
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdac  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000034c  0800bf74  0800bf74  0001bf74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2c0  0800c2c0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800c2c0  0800c2c0  0001c2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2c8  0800c2c8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2c8  0800c2c8  0001c2c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c2cc  0800c2cc  0001c2cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800c2d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000066c  20000074  0800c344  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006e0  0800c344  000206e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00048b82  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000467f  00000000  00000000  00068c26  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001988  00000000  00000000  0006d2a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000017f0  00000000  00000000  0006ec30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a280  00000000  00000000  00070420  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014630  00000000  00000000  0009a6a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fba38  00000000  00000000  000aecd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001aa708  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000717c  00000000  00000000  001aa784  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000074 	.word	0x20000074
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800bf5c 	.word	0x0800bf5c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000078 	.word	0x20000078
 8000204:	0800bf5c 	.word	0x0800bf5c

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_d2f>:
 8000580:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000584:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000588:	bf24      	itt	cs
 800058a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800058e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000592:	d90d      	bls.n	80005b0 <__aeabi_d2f+0x30>
 8000594:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000598:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800059c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80005a0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80005a4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80005a8:	bf08      	it	eq
 80005aa:	f020 0001 	biceq.w	r0, r0, #1
 80005ae:	4770      	bx	lr
 80005b0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80005b4:	d121      	bne.n	80005fa <__aeabi_d2f+0x7a>
 80005b6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80005ba:	bfbc      	itt	lt
 80005bc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80005c0:	4770      	bxlt	lr
 80005c2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80005ca:	f1c2 0218 	rsb	r2, r2, #24
 80005ce:	f1c2 0c20 	rsb	ip, r2, #32
 80005d2:	fa10 f30c 	lsls.w	r3, r0, ip
 80005d6:	fa20 f002 	lsr.w	r0, r0, r2
 80005da:	bf18      	it	ne
 80005dc:	f040 0001 	orrne.w	r0, r0, #1
 80005e0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005e4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005e8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005ec:	ea40 000c 	orr.w	r0, r0, ip
 80005f0:	fa23 f302 	lsr.w	r3, r3, r2
 80005f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005f8:	e7cc      	b.n	8000594 <__aeabi_d2f+0x14>
 80005fa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005fe:	d107      	bne.n	8000610 <__aeabi_d2f+0x90>
 8000600:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000604:	bf1e      	ittt	ne
 8000606:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800060a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800060e:	4770      	bxne	lr
 8000610:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000614:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000618:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop

08000620 <__aeabi_uldivmod>:
 8000620:	b953      	cbnz	r3, 8000638 <__aeabi_uldivmod+0x18>
 8000622:	b94a      	cbnz	r2, 8000638 <__aeabi_uldivmod+0x18>
 8000624:	2900      	cmp	r1, #0
 8000626:	bf08      	it	eq
 8000628:	2800      	cmpeq	r0, #0
 800062a:	bf1c      	itt	ne
 800062c:	f04f 31ff 	movne.w	r1, #4294967295
 8000630:	f04f 30ff 	movne.w	r0, #4294967295
 8000634:	f000 b972 	b.w	800091c <__aeabi_idiv0>
 8000638:	f1ad 0c08 	sub.w	ip, sp, #8
 800063c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000640:	f000 f806 	bl	8000650 <__udivmoddi4>
 8000644:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000648:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800064c:	b004      	add	sp, #16
 800064e:	4770      	bx	lr

08000650 <__udivmoddi4>:
 8000650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000654:	9e08      	ldr	r6, [sp, #32]
 8000656:	4604      	mov	r4, r0
 8000658:	4688      	mov	r8, r1
 800065a:	2b00      	cmp	r3, #0
 800065c:	d14b      	bne.n	80006f6 <__udivmoddi4+0xa6>
 800065e:	428a      	cmp	r2, r1
 8000660:	4615      	mov	r5, r2
 8000662:	d967      	bls.n	8000734 <__udivmoddi4+0xe4>
 8000664:	fab2 f282 	clz	r2, r2
 8000668:	b14a      	cbz	r2, 800067e <__udivmoddi4+0x2e>
 800066a:	f1c2 0720 	rsb	r7, r2, #32
 800066e:	fa01 f302 	lsl.w	r3, r1, r2
 8000672:	fa20 f707 	lsr.w	r7, r0, r7
 8000676:	4095      	lsls	r5, r2
 8000678:	ea47 0803 	orr.w	r8, r7, r3
 800067c:	4094      	lsls	r4, r2
 800067e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000682:	0c23      	lsrs	r3, r4, #16
 8000684:	fbb8 f7fe 	udiv	r7, r8, lr
 8000688:	fa1f fc85 	uxth.w	ip, r5
 800068c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000690:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000694:	fb07 f10c 	mul.w	r1, r7, ip
 8000698:	4299      	cmp	r1, r3
 800069a:	d909      	bls.n	80006b0 <__udivmoddi4+0x60>
 800069c:	18eb      	adds	r3, r5, r3
 800069e:	f107 30ff 	add.w	r0, r7, #4294967295
 80006a2:	f080 811b 	bcs.w	80008dc <__udivmoddi4+0x28c>
 80006a6:	4299      	cmp	r1, r3
 80006a8:	f240 8118 	bls.w	80008dc <__udivmoddi4+0x28c>
 80006ac:	3f02      	subs	r7, #2
 80006ae:	442b      	add	r3, r5
 80006b0:	1a5b      	subs	r3, r3, r1
 80006b2:	b2a4      	uxth	r4, r4
 80006b4:	fbb3 f0fe 	udiv	r0, r3, lr
 80006b8:	fb0e 3310 	mls	r3, lr, r0, r3
 80006bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006c0:	fb00 fc0c 	mul.w	ip, r0, ip
 80006c4:	45a4      	cmp	ip, r4
 80006c6:	d909      	bls.n	80006dc <__udivmoddi4+0x8c>
 80006c8:	192c      	adds	r4, r5, r4
 80006ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80006ce:	f080 8107 	bcs.w	80008e0 <__udivmoddi4+0x290>
 80006d2:	45a4      	cmp	ip, r4
 80006d4:	f240 8104 	bls.w	80008e0 <__udivmoddi4+0x290>
 80006d8:	3802      	subs	r0, #2
 80006da:	442c      	add	r4, r5
 80006dc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80006e0:	eba4 040c 	sub.w	r4, r4, ip
 80006e4:	2700      	movs	r7, #0
 80006e6:	b11e      	cbz	r6, 80006f0 <__udivmoddi4+0xa0>
 80006e8:	40d4      	lsrs	r4, r2
 80006ea:	2300      	movs	r3, #0
 80006ec:	e9c6 4300 	strd	r4, r3, [r6]
 80006f0:	4639      	mov	r1, r7
 80006f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006f6:	428b      	cmp	r3, r1
 80006f8:	d909      	bls.n	800070e <__udivmoddi4+0xbe>
 80006fa:	2e00      	cmp	r6, #0
 80006fc:	f000 80eb 	beq.w	80008d6 <__udivmoddi4+0x286>
 8000700:	2700      	movs	r7, #0
 8000702:	e9c6 0100 	strd	r0, r1, [r6]
 8000706:	4638      	mov	r0, r7
 8000708:	4639      	mov	r1, r7
 800070a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800070e:	fab3 f783 	clz	r7, r3
 8000712:	2f00      	cmp	r7, #0
 8000714:	d147      	bne.n	80007a6 <__udivmoddi4+0x156>
 8000716:	428b      	cmp	r3, r1
 8000718:	d302      	bcc.n	8000720 <__udivmoddi4+0xd0>
 800071a:	4282      	cmp	r2, r0
 800071c:	f200 80fa 	bhi.w	8000914 <__udivmoddi4+0x2c4>
 8000720:	1a84      	subs	r4, r0, r2
 8000722:	eb61 0303 	sbc.w	r3, r1, r3
 8000726:	2001      	movs	r0, #1
 8000728:	4698      	mov	r8, r3
 800072a:	2e00      	cmp	r6, #0
 800072c:	d0e0      	beq.n	80006f0 <__udivmoddi4+0xa0>
 800072e:	e9c6 4800 	strd	r4, r8, [r6]
 8000732:	e7dd      	b.n	80006f0 <__udivmoddi4+0xa0>
 8000734:	b902      	cbnz	r2, 8000738 <__udivmoddi4+0xe8>
 8000736:	deff      	udf	#255	; 0xff
 8000738:	fab2 f282 	clz	r2, r2
 800073c:	2a00      	cmp	r2, #0
 800073e:	f040 808f 	bne.w	8000860 <__udivmoddi4+0x210>
 8000742:	1b49      	subs	r1, r1, r5
 8000744:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000748:	fa1f f885 	uxth.w	r8, r5
 800074c:	2701      	movs	r7, #1
 800074e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000752:	0c23      	lsrs	r3, r4, #16
 8000754:	fb0e 111c 	mls	r1, lr, ip, r1
 8000758:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800075c:	fb08 f10c 	mul.w	r1, r8, ip
 8000760:	4299      	cmp	r1, r3
 8000762:	d907      	bls.n	8000774 <__udivmoddi4+0x124>
 8000764:	18eb      	adds	r3, r5, r3
 8000766:	f10c 30ff 	add.w	r0, ip, #4294967295
 800076a:	d202      	bcs.n	8000772 <__udivmoddi4+0x122>
 800076c:	4299      	cmp	r1, r3
 800076e:	f200 80cd 	bhi.w	800090c <__udivmoddi4+0x2bc>
 8000772:	4684      	mov	ip, r0
 8000774:	1a59      	subs	r1, r3, r1
 8000776:	b2a3      	uxth	r3, r4
 8000778:	fbb1 f0fe 	udiv	r0, r1, lr
 800077c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000780:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000784:	fb08 f800 	mul.w	r8, r8, r0
 8000788:	45a0      	cmp	r8, r4
 800078a:	d907      	bls.n	800079c <__udivmoddi4+0x14c>
 800078c:	192c      	adds	r4, r5, r4
 800078e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000792:	d202      	bcs.n	800079a <__udivmoddi4+0x14a>
 8000794:	45a0      	cmp	r8, r4
 8000796:	f200 80b6 	bhi.w	8000906 <__udivmoddi4+0x2b6>
 800079a:	4618      	mov	r0, r3
 800079c:	eba4 0408 	sub.w	r4, r4, r8
 80007a0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80007a4:	e79f      	b.n	80006e6 <__udivmoddi4+0x96>
 80007a6:	f1c7 0c20 	rsb	ip, r7, #32
 80007aa:	40bb      	lsls	r3, r7
 80007ac:	fa22 fe0c 	lsr.w	lr, r2, ip
 80007b0:	ea4e 0e03 	orr.w	lr, lr, r3
 80007b4:	fa01 f407 	lsl.w	r4, r1, r7
 80007b8:	fa20 f50c 	lsr.w	r5, r0, ip
 80007bc:	fa21 f30c 	lsr.w	r3, r1, ip
 80007c0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80007c4:	4325      	orrs	r5, r4
 80007c6:	fbb3 f9f8 	udiv	r9, r3, r8
 80007ca:	0c2c      	lsrs	r4, r5, #16
 80007cc:	fb08 3319 	mls	r3, r8, r9, r3
 80007d0:	fa1f fa8e 	uxth.w	sl, lr
 80007d4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80007d8:	fb09 f40a 	mul.w	r4, r9, sl
 80007dc:	429c      	cmp	r4, r3
 80007de:	fa02 f207 	lsl.w	r2, r2, r7
 80007e2:	fa00 f107 	lsl.w	r1, r0, r7
 80007e6:	d90b      	bls.n	8000800 <__udivmoddi4+0x1b0>
 80007e8:	eb1e 0303 	adds.w	r3, lr, r3
 80007ec:	f109 30ff 	add.w	r0, r9, #4294967295
 80007f0:	f080 8087 	bcs.w	8000902 <__udivmoddi4+0x2b2>
 80007f4:	429c      	cmp	r4, r3
 80007f6:	f240 8084 	bls.w	8000902 <__udivmoddi4+0x2b2>
 80007fa:	f1a9 0902 	sub.w	r9, r9, #2
 80007fe:	4473      	add	r3, lr
 8000800:	1b1b      	subs	r3, r3, r4
 8000802:	b2ad      	uxth	r5, r5
 8000804:	fbb3 f0f8 	udiv	r0, r3, r8
 8000808:	fb08 3310 	mls	r3, r8, r0, r3
 800080c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000810:	fb00 fa0a 	mul.w	sl, r0, sl
 8000814:	45a2      	cmp	sl, r4
 8000816:	d908      	bls.n	800082a <__udivmoddi4+0x1da>
 8000818:	eb1e 0404 	adds.w	r4, lr, r4
 800081c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000820:	d26b      	bcs.n	80008fa <__udivmoddi4+0x2aa>
 8000822:	45a2      	cmp	sl, r4
 8000824:	d969      	bls.n	80008fa <__udivmoddi4+0x2aa>
 8000826:	3802      	subs	r0, #2
 8000828:	4474      	add	r4, lr
 800082a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800082e:	fba0 8902 	umull	r8, r9, r0, r2
 8000832:	eba4 040a 	sub.w	r4, r4, sl
 8000836:	454c      	cmp	r4, r9
 8000838:	46c2      	mov	sl, r8
 800083a:	464b      	mov	r3, r9
 800083c:	d354      	bcc.n	80008e8 <__udivmoddi4+0x298>
 800083e:	d051      	beq.n	80008e4 <__udivmoddi4+0x294>
 8000840:	2e00      	cmp	r6, #0
 8000842:	d069      	beq.n	8000918 <__udivmoddi4+0x2c8>
 8000844:	ebb1 050a 	subs.w	r5, r1, sl
 8000848:	eb64 0403 	sbc.w	r4, r4, r3
 800084c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000850:	40fd      	lsrs	r5, r7
 8000852:	40fc      	lsrs	r4, r7
 8000854:	ea4c 0505 	orr.w	r5, ip, r5
 8000858:	e9c6 5400 	strd	r5, r4, [r6]
 800085c:	2700      	movs	r7, #0
 800085e:	e747      	b.n	80006f0 <__udivmoddi4+0xa0>
 8000860:	f1c2 0320 	rsb	r3, r2, #32
 8000864:	fa20 f703 	lsr.w	r7, r0, r3
 8000868:	4095      	lsls	r5, r2
 800086a:	fa01 f002 	lsl.w	r0, r1, r2
 800086e:	fa21 f303 	lsr.w	r3, r1, r3
 8000872:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000876:	4338      	orrs	r0, r7
 8000878:	0c01      	lsrs	r1, r0, #16
 800087a:	fbb3 f7fe 	udiv	r7, r3, lr
 800087e:	fa1f f885 	uxth.w	r8, r5
 8000882:	fb0e 3317 	mls	r3, lr, r7, r3
 8000886:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800088a:	fb07 f308 	mul.w	r3, r7, r8
 800088e:	428b      	cmp	r3, r1
 8000890:	fa04 f402 	lsl.w	r4, r4, r2
 8000894:	d907      	bls.n	80008a6 <__udivmoddi4+0x256>
 8000896:	1869      	adds	r1, r5, r1
 8000898:	f107 3cff 	add.w	ip, r7, #4294967295
 800089c:	d22f      	bcs.n	80008fe <__udivmoddi4+0x2ae>
 800089e:	428b      	cmp	r3, r1
 80008a0:	d92d      	bls.n	80008fe <__udivmoddi4+0x2ae>
 80008a2:	3f02      	subs	r7, #2
 80008a4:	4429      	add	r1, r5
 80008a6:	1acb      	subs	r3, r1, r3
 80008a8:	b281      	uxth	r1, r0
 80008aa:	fbb3 f0fe 	udiv	r0, r3, lr
 80008ae:	fb0e 3310 	mls	r3, lr, r0, r3
 80008b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b6:	fb00 f308 	mul.w	r3, r0, r8
 80008ba:	428b      	cmp	r3, r1
 80008bc:	d907      	bls.n	80008ce <__udivmoddi4+0x27e>
 80008be:	1869      	adds	r1, r5, r1
 80008c0:	f100 3cff 	add.w	ip, r0, #4294967295
 80008c4:	d217      	bcs.n	80008f6 <__udivmoddi4+0x2a6>
 80008c6:	428b      	cmp	r3, r1
 80008c8:	d915      	bls.n	80008f6 <__udivmoddi4+0x2a6>
 80008ca:	3802      	subs	r0, #2
 80008cc:	4429      	add	r1, r5
 80008ce:	1ac9      	subs	r1, r1, r3
 80008d0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80008d4:	e73b      	b.n	800074e <__udivmoddi4+0xfe>
 80008d6:	4637      	mov	r7, r6
 80008d8:	4630      	mov	r0, r6
 80008da:	e709      	b.n	80006f0 <__udivmoddi4+0xa0>
 80008dc:	4607      	mov	r7, r0
 80008de:	e6e7      	b.n	80006b0 <__udivmoddi4+0x60>
 80008e0:	4618      	mov	r0, r3
 80008e2:	e6fb      	b.n	80006dc <__udivmoddi4+0x8c>
 80008e4:	4541      	cmp	r1, r8
 80008e6:	d2ab      	bcs.n	8000840 <__udivmoddi4+0x1f0>
 80008e8:	ebb8 0a02 	subs.w	sl, r8, r2
 80008ec:	eb69 020e 	sbc.w	r2, r9, lr
 80008f0:	3801      	subs	r0, #1
 80008f2:	4613      	mov	r3, r2
 80008f4:	e7a4      	b.n	8000840 <__udivmoddi4+0x1f0>
 80008f6:	4660      	mov	r0, ip
 80008f8:	e7e9      	b.n	80008ce <__udivmoddi4+0x27e>
 80008fa:	4618      	mov	r0, r3
 80008fc:	e795      	b.n	800082a <__udivmoddi4+0x1da>
 80008fe:	4667      	mov	r7, ip
 8000900:	e7d1      	b.n	80008a6 <__udivmoddi4+0x256>
 8000902:	4681      	mov	r9, r0
 8000904:	e77c      	b.n	8000800 <__udivmoddi4+0x1b0>
 8000906:	3802      	subs	r0, #2
 8000908:	442c      	add	r4, r5
 800090a:	e747      	b.n	800079c <__udivmoddi4+0x14c>
 800090c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000910:	442b      	add	r3, r5
 8000912:	e72f      	b.n	8000774 <__udivmoddi4+0x124>
 8000914:	4638      	mov	r0, r7
 8000916:	e708      	b.n	800072a <__udivmoddi4+0xda>
 8000918:	4637      	mov	r7, r6
 800091a:	e6e9      	b.n	80006f0 <__udivmoddi4+0xa0>

0800091c <__aeabi_idiv0>:
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop

08000920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000924:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <HAL_Init+0x40>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a0d      	ldr	r2, [pc, #52]	; (8000960 <HAL_Init+0x40>)
 800092a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800092e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000930:	4b0b      	ldr	r3, [pc, #44]	; (8000960 <HAL_Init+0x40>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a0a      	ldr	r2, [pc, #40]	; (8000960 <HAL_Init+0x40>)
 8000936:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800093a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800093c:	4b08      	ldr	r3, [pc, #32]	; (8000960 <HAL_Init+0x40>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a07      	ldr	r2, [pc, #28]	; (8000960 <HAL_Init+0x40>)
 8000942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000946:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000948:	2003      	movs	r0, #3
 800094a:	f000 ff21 	bl	8001790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800094e:	2000      	movs	r0, #0
 8000950:	f000 f808 	bl	8000964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000954:	f00a fd96 	bl	800b484 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000958:	2300      	movs	r3, #0
}
 800095a:	4618      	mov	r0, r3
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40023c00 	.word	0x40023c00

08000964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800096c:	4b12      	ldr	r3, [pc, #72]	; (80009b8 <HAL_InitTick+0x54>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	4b12      	ldr	r3, [pc, #72]	; (80009bc <HAL_InitTick+0x58>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	4619      	mov	r1, r3
 8000976:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800097a:	fbb3 f3f1 	udiv	r3, r3, r1
 800097e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000982:	4618      	mov	r0, r3
 8000984:	f000 ff39 	bl	80017fa <HAL_SYSTICK_Config>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800098e:	2301      	movs	r3, #1
 8000990:	e00e      	b.n	80009b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	2b0f      	cmp	r3, #15
 8000996:	d80a      	bhi.n	80009ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000998:	2200      	movs	r2, #0
 800099a:	6879      	ldr	r1, [r7, #4]
 800099c:	f04f 30ff 	mov.w	r0, #4294967295
 80009a0:	f000 ff01 	bl	80017a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009a4:	4a06      	ldr	r2, [pc, #24]	; (80009c0 <HAL_InitTick+0x5c>)
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009aa:	2300      	movs	r3, #0
 80009ac:	e000      	b.n	80009b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009ae:	2301      	movs	r3, #1
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	20000008 	.word	0x20000008
 80009bc:	20000004 	.word	0x20000004
 80009c0:	20000000 	.word	0x20000000

080009c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  return uwTick;
 80009c8:	4b03      	ldr	r3, [pc, #12]	; (80009d8 <HAL_GetTick+0x14>)
 80009ca:	681b      	ldr	r3, [r3, #0]
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	20000270 	.word	0x20000270

080009dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009e4:	f7ff ffee 	bl	80009c4 <HAL_GetTick>
 80009e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009f4:	d005      	beq.n	8000a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009f6:	4b09      	ldr	r3, [pc, #36]	; (8000a1c <HAL_Delay+0x40>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	461a      	mov	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	4413      	add	r3, r2
 8000a00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a02:	bf00      	nop
 8000a04:	f7ff ffde 	bl	80009c4 <HAL_GetTick>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	68fa      	ldr	r2, [r7, #12]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d8f7      	bhi.n	8000a04 <HAL_Delay+0x28>
  {
  }
}
 8000a14:	bf00      	nop
 8000a16:	3710      	adds	r7, #16
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000004 	.word	0x20000004

08000a20 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d101      	bne.n	8000a32 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	e0ed      	b.n	8000c0e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d102      	bne.n	8000a44 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000a3e:	6878      	ldr	r0, [r7, #4]
 8000a40:	f00a fd48 	bl	800b4d4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	f022 0202 	bic.w	r2, r2, #2
 8000a52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a54:	f7ff ffb6 	bl	80009c4 <HAL_GetTick>
 8000a58:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a5a:	e012      	b.n	8000a82 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a5c:	f7ff ffb2 	bl	80009c4 <HAL_GetTick>
 8000a60:	4602      	mov	r2, r0
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	2b0a      	cmp	r3, #10
 8000a68:	d90b      	bls.n	8000a82 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a6e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2205      	movs	r2, #5
 8000a7a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e0c5      	b.n	8000c0e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f003 0302 	and.w	r3, r3, #2
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d1e5      	bne.n	8000a5c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f042 0201 	orr.w	r2, r2, #1
 8000a9e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000aa0:	f7ff ff90 	bl	80009c4 <HAL_GetTick>
 8000aa4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000aa6:	e012      	b.n	8000ace <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000aa8:	f7ff ff8c 	bl	80009c4 <HAL_GetTick>
 8000aac:	4602      	mov	r2, r0
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	2b0a      	cmp	r3, #10
 8000ab4:	d90b      	bls.n	8000ace <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2205      	movs	r2, #5
 8000ac6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
 8000acc:	e09f      	b.n	8000c0e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d0e5      	beq.n	8000aa8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	7e1b      	ldrb	r3, [r3, #24]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d108      	bne.n	8000af6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	e007      	b.n	8000b06 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	7e5b      	ldrb	r3, [r3, #25]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d108      	bne.n	8000b20 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000b1c:	601a      	str	r2, [r3, #0]
 8000b1e:	e007      	b.n	8000b30 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000b2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	7e9b      	ldrb	r3, [r3, #26]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d108      	bne.n	8000b4a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f042 0220 	orr.w	r2, r2, #32
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	e007      	b.n	8000b5a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f022 0220 	bic.w	r2, r2, #32
 8000b58:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	7edb      	ldrb	r3, [r3, #27]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d108      	bne.n	8000b74 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f022 0210 	bic.w	r2, r2, #16
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	e007      	b.n	8000b84 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f042 0210 	orr.w	r2, r2, #16
 8000b82:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	7f1b      	ldrb	r3, [r3, #28]
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d108      	bne.n	8000b9e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f042 0208 	orr.w	r2, r2, #8
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	e007      	b.n	8000bae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f022 0208 	bic.w	r2, r2, #8
 8000bac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	7f5b      	ldrb	r3, [r3, #29]
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d108      	bne.n	8000bc8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f042 0204 	orr.w	r2, r2, #4
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	e007      	b.n	8000bd8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f022 0204 	bic.w	r2, r2, #4
 8000bd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	689a      	ldr	r2, [r3, #8]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	431a      	orrs	r2, r3
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	691b      	ldr	r3, [r3, #16]
 8000be6:	431a      	orrs	r2, r3
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	695b      	ldr	r3, [r3, #20]
 8000bec:	ea42 0103 	orr.w	r1, r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	1e5a      	subs	r2, r3, #1
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2200      	movs	r2, #0
 8000c02:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2201      	movs	r2, #1
 8000c08:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000c0c:	2300      	movs	r3, #0
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3710      	adds	r7, #16
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
	...

08000c18 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b087      	sub	sp, #28
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c2e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000c30:	7cfb      	ldrb	r3, [r7, #19]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d003      	beq.n	8000c3e <HAL_CAN_ConfigFilter+0x26>
 8000c36:	7cfb      	ldrb	r3, [r7, #19]
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	f040 80be 	bne.w	8000dba <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8000c3e:	4b65      	ldr	r3, [pc, #404]	; (8000dd4 <HAL_CAN_ConfigFilter+0x1bc>)
 8000c40:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000c48:	f043 0201 	orr.w	r2, r3, #1
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000c58:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c6c:	021b      	lsls	r3, r3, #8
 8000c6e:	431a      	orrs	r2, r3
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	695b      	ldr	r3, [r3, #20]
 8000c7a:	f003 031f 	and.w	r3, r3, #31
 8000c7e:	2201      	movs	r2, #1
 8000c80:	fa02 f303 	lsl.w	r3, r2, r3
 8000c84:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	43db      	mvns	r3, r3
 8000c90:	401a      	ands	r2, r3
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	69db      	ldr	r3, [r3, #28]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d123      	bne.n	8000ce8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	401a      	ands	r2, r3
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	68db      	ldr	r3, [r3, #12]
 8000cb6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cbe:	683a      	ldr	r2, [r7, #0]
 8000cc0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000cc2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	3248      	adds	r2, #72	; 0x48
 8000cc8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	689b      	ldr	r3, [r3, #8]
 8000cd0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000cdc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000cde:	6979      	ldr	r1, [r7, #20]
 8000ce0:	3348      	adds	r3, #72	; 0x48
 8000ce2:	00db      	lsls	r3, r3, #3
 8000ce4:	440b      	add	r3, r1
 8000ce6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	69db      	ldr	r3, [r3, #28]
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d122      	bne.n	8000d36 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	431a      	orrs	r2, r3
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d0c:	683a      	ldr	r2, [r7, #0]
 8000d0e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000d10:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	3248      	adds	r2, #72	; 0x48
 8000d16:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	689b      	ldr	r3, [r3, #8]
 8000d1e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d2a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d2c:	6979      	ldr	r1, [r7, #20]
 8000d2e:	3348      	adds	r3, #72	; 0x48
 8000d30:	00db      	lsls	r3, r3, #3
 8000d32:	440b      	add	r3, r1
 8000d34:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	699b      	ldr	r3, [r3, #24]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d109      	bne.n	8000d52 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	43db      	mvns	r3, r3
 8000d48:	401a      	ands	r2, r3
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000d50:	e007      	b.n	8000d62 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	431a      	orrs	r2, r3
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	691b      	ldr	r3, [r3, #16]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d109      	bne.n	8000d7e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	43db      	mvns	r3, r3
 8000d74:	401a      	ands	r2, r3
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000d7c:	e007      	b.n	8000d8e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	431a      	orrs	r2, r3
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	6a1b      	ldr	r3, [r3, #32]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d107      	bne.n	8000da6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	431a      	orrs	r2, r3
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000dac:	f023 0201 	bic.w	r2, r3, #1
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000db6:	2300      	movs	r3, #0
 8000db8:	e006      	b.n	8000dc8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dbe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
  }
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	371c      	adds	r7, #28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	40006400 	.word	0x40006400

08000dd8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b089      	sub	sp, #36	; 0x24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
 8000de4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dec:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000df6:	7ffb      	ldrb	r3, [r7, #31]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d003      	beq.n	8000e04 <HAL_CAN_AddTxMessage+0x2c>
 8000dfc:	7ffb      	ldrb	r3, [r7, #31]
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	f040 80b8 	bne.w	8000f74 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e04:	69bb      	ldr	r3, [r7, #24]
 8000e06:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d10a      	bne.n	8000e24 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d105      	bne.n	8000e24 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f000 80a0 	beq.w	8000f64 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000e24:	69bb      	ldr	r3, [r7, #24]
 8000e26:	0e1b      	lsrs	r3, r3, #24
 8000e28:	f003 0303 	and.w	r3, r3, #3
 8000e2c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	2b02      	cmp	r3, #2
 8000e32:	d907      	bls.n	8000e44 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e38:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000e40:	2301      	movs	r3, #1
 8000e42:	e09e      	b.n	8000f82 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000e44:	2201      	movs	r2, #1
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	409a      	lsls	r2, r3
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d10d      	bne.n	8000e72 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e60:	68f9      	ldr	r1, [r7, #12]
 8000e62:	6809      	ldr	r1, [r1, #0]
 8000e64:	431a      	orrs	r2, r3
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3318      	adds	r3, #24
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	440b      	add	r3, r1
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	e00f      	b.n	8000e92 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e7c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e82:	68f9      	ldr	r1, [r7, #12]
 8000e84:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000e86:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	3318      	adds	r3, #24
 8000e8c:	011b      	lsls	r3, r3, #4
 8000e8e:	440b      	add	r3, r1
 8000e90:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	6819      	ldr	r1, [r3, #0]
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	691a      	ldr	r2, [r3, #16]
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	3318      	adds	r3, #24
 8000e9e:	011b      	lsls	r3, r3, #4
 8000ea0:	440b      	add	r3, r1
 8000ea2:	3304      	adds	r3, #4
 8000ea4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	7d1b      	ldrb	r3, [r3, #20]
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d111      	bne.n	8000ed2 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	3318      	adds	r3, #24
 8000eb6:	011b      	lsls	r3, r3, #4
 8000eb8:	4413      	add	r3, r2
 8000eba:	3304      	adds	r3, #4
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	6811      	ldr	r1, [r2, #0]
 8000ec2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	3318      	adds	r3, #24
 8000eca:	011b      	lsls	r3, r3, #4
 8000ecc:	440b      	add	r3, r1
 8000ece:	3304      	adds	r3, #4
 8000ed0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	3307      	adds	r3, #7
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	061a      	lsls	r2, r3, #24
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	3306      	adds	r3, #6
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	041b      	lsls	r3, r3, #16
 8000ee2:	431a      	orrs	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	3305      	adds	r3, #5
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	021b      	lsls	r3, r3, #8
 8000eec:	4313      	orrs	r3, r2
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	3204      	adds	r2, #4
 8000ef2:	7812      	ldrb	r2, [r2, #0]
 8000ef4:	4610      	mov	r0, r2
 8000ef6:	68fa      	ldr	r2, [r7, #12]
 8000ef8:	6811      	ldr	r1, [r2, #0]
 8000efa:	ea43 0200 	orr.w	r2, r3, r0
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	011b      	lsls	r3, r3, #4
 8000f02:	440b      	add	r3, r1
 8000f04:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000f08:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3303      	adds	r3, #3
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	061a      	lsls	r2, r3, #24
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	3302      	adds	r3, #2
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	041b      	lsls	r3, r3, #16
 8000f1a:	431a      	orrs	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	021b      	lsls	r3, r3, #8
 8000f24:	4313      	orrs	r3, r2
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	7812      	ldrb	r2, [r2, #0]
 8000f2a:	4610      	mov	r0, r2
 8000f2c:	68fa      	ldr	r2, [r7, #12]
 8000f2e:	6811      	ldr	r1, [r2, #0]
 8000f30:	ea43 0200 	orr.w	r2, r3, r0
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	440b      	add	r3, r1
 8000f3a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000f3e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	3318      	adds	r3, #24
 8000f48:	011b      	lsls	r3, r3, #4
 8000f4a:	4413      	add	r3, r2
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	68fa      	ldr	r2, [r7, #12]
 8000f50:	6811      	ldr	r1, [r2, #0]
 8000f52:	f043 0201 	orr.w	r2, r3, #1
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	3318      	adds	r3, #24
 8000f5a:	011b      	lsls	r3, r3, #4
 8000f5c:	440b      	add	r3, r1
 8000f5e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000f60:	2300      	movs	r3, #0
 8000f62:	e00e      	b.n	8000f82 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f68:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e006      	b.n	8000f82 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f78:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
  }
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3724      	adds	r7, #36	; 0x24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b087      	sub	sp, #28
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	60f8      	str	r0, [r7, #12]
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	607a      	str	r2, [r7, #4]
 8000f9a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fa2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000fa4:	7dfb      	ldrb	r3, [r7, #23]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d003      	beq.n	8000fb2 <HAL_CAN_GetRxMessage+0x24>
 8000faa:	7dfb      	ldrb	r3, [r7, #23]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	f040 80f3 	bne.w	8001198 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d10e      	bne.n	8000fd6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	68db      	ldr	r3, [r3, #12]
 8000fbe:	f003 0303 	and.w	r3, r3, #3
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d116      	bne.n	8000ff4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e0e7      	b.n	80011a6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	691b      	ldr	r3, [r3, #16]
 8000fdc:	f003 0303 	and.w	r3, r3, #3
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d107      	bne.n	8000ff4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e0d8      	b.n	80011a6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	331b      	adds	r3, #27
 8000ffc:	011b      	lsls	r3, r3, #4
 8000ffe:	4413      	add	r3, r2
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0204 	and.w	r2, r3, #4
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10c      	bne.n	800102c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	331b      	adds	r3, #27
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	4413      	add	r3, r2
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	0d5b      	lsrs	r3, r3, #21
 8001022:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	e00b      	b.n	8001044 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	331b      	adds	r3, #27
 8001034:	011b      	lsls	r3, r3, #4
 8001036:	4413      	add	r3, r2
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	08db      	lsrs	r3, r3, #3
 800103c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	331b      	adds	r3, #27
 800104c:	011b      	lsls	r3, r3, #4
 800104e:	4413      	add	r3, r2
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f003 0202 	and.w	r2, r3, #2
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	331b      	adds	r3, #27
 8001062:	011b      	lsls	r3, r3, #4
 8001064:	4413      	add	r3, r2
 8001066:	3304      	adds	r3, #4
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 020f 	and.w	r2, r3, #15
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	331b      	adds	r3, #27
 800107a:	011b      	lsls	r3, r3, #4
 800107c:	4413      	add	r3, r2
 800107e:	3304      	adds	r3, #4
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	0a1b      	lsrs	r3, r3, #8
 8001084:	b2da      	uxtb	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	331b      	adds	r3, #27
 8001092:	011b      	lsls	r3, r3, #4
 8001094:	4413      	add	r3, r2
 8001096:	3304      	adds	r3, #4
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	0c1b      	lsrs	r3, r3, #16
 800109c:	b29a      	uxth	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	011b      	lsls	r3, r3, #4
 80010aa:	4413      	add	r3, r2
 80010ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	b2da      	uxtb	r2, r3
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	011b      	lsls	r3, r3, #4
 80010c0:	4413      	add	r3, r2
 80010c2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	0a1a      	lsrs	r2, r3, #8
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3301      	adds	r3, #1
 80010ce:	b2d2      	uxtb	r2, r2
 80010d0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	011b      	lsls	r3, r3, #4
 80010da:	4413      	add	r3, r2
 80010dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	0c1a      	lsrs	r2, r3, #16
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	3302      	adds	r3, #2
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	011b      	lsls	r3, r3, #4
 80010f4:	4413      	add	r3, r2
 80010f6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	0e1a      	lsrs	r2, r3, #24
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	3303      	adds	r3, #3
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	011b      	lsls	r3, r3, #4
 800110e:	4413      	add	r3, r2
 8001110:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	3304      	adds	r3, #4
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	011b      	lsls	r3, r3, #4
 8001126:	4413      	add	r3, r2
 8001128:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	0a1a      	lsrs	r2, r3, #8
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	3305      	adds	r3, #5
 8001134:	b2d2      	uxtb	r2, r2
 8001136:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	011b      	lsls	r3, r3, #4
 8001140:	4413      	add	r3, r2
 8001142:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	0c1a      	lsrs	r2, r3, #16
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	3306      	adds	r3, #6
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	011b      	lsls	r3, r3, #4
 800115a:	4413      	add	r3, r2
 800115c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	0e1a      	lsrs	r2, r3, #24
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	3307      	adds	r3, #7
 8001168:	b2d2      	uxtb	r2, r2
 800116a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d108      	bne.n	8001184 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	68da      	ldr	r2, [r3, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f042 0220 	orr.w	r2, r2, #32
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	e007      	b.n	8001194 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	691a      	ldr	r2, [r3, #16]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f042 0220 	orr.w	r2, r2, #32
 8001192:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001194:	2300      	movs	r3, #0
 8001196:	e006      	b.n	80011a6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
  }
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	371c      	adds	r7, #28
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b08a      	sub	sp, #40	; 0x28
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80011ba:	2300      	movs	r3, #0
 80011bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	695b      	ldr	r3, [r3, #20]
 80011c4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	691b      	ldr	r3, [r3, #16]
 80011e4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80011ee:	6a3b      	ldr	r3, [r7, #32]
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d07c      	beq.n	80012f2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d023      	beq.n	800124a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2201      	movs	r2, #1
 8001208:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	f003 0302 	and.w	r3, r3, #2
 8001210:	2b00      	cmp	r3, #0
 8001212:	d003      	beq.n	800121c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f000 f97d 	bl	8001514 <HAL_CAN_TxMailbox0CompleteCallback>
 800121a:	e016      	b.n	800124a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	f003 0304 	and.w	r3, r3, #4
 8001222:	2b00      	cmp	r3, #0
 8001224:	d004      	beq.n	8001230 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001228:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
 800122e:	e00c      	b.n	800124a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	f003 0308 	and.w	r3, r3, #8
 8001236:	2b00      	cmp	r3, #0
 8001238:	d004      	beq.n	8001244 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800123a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001240:	627b      	str	r3, [r7, #36]	; 0x24
 8001242:	e002      	b.n	800124a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 f983 	bl	8001550 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001250:	2b00      	cmp	r3, #0
 8001252:	d024      	beq.n	800129e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f44f 7280 	mov.w	r2, #256	; 0x100
 800125c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f000 f95d 	bl	8001528 <HAL_CAN_TxMailbox1CompleteCallback>
 800126e:	e016      	b.n	800129e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001276:	2b00      	cmp	r3, #0
 8001278:	d004      	beq.n	8001284 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800127a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001280:	627b      	str	r3, [r7, #36]	; 0x24
 8001282:	e00c      	b.n	800129e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800128a:	2b00      	cmp	r3, #0
 800128c:	d004      	beq.n	8001298 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800128e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001290:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001294:	627b      	str	r3, [r7, #36]	; 0x24
 8001296:	e002      	b.n	800129e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f000 f963 	bl	8001564 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d024      	beq.n	80012f2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012b0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d003      	beq.n	80012c4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f000 f93d 	bl	800153c <HAL_CAN_TxMailbox2CompleteCallback>
 80012c2:	e016      	b.n	80012f2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d004      	beq.n	80012d8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80012ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012d4:	627b      	str	r3, [r7, #36]	; 0x24
 80012d6:	e00c      	b.n	80012f2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d004      	beq.n	80012ec <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80012e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
 80012ea:	e002      	b.n	80012f2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f000 f943 	bl	8001578 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80012f2:	6a3b      	ldr	r3, [r7, #32]
 80012f4:	f003 0308 	and.w	r3, r3, #8
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d00c      	beq.n	8001316 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	f003 0310 	and.w	r3, r3, #16
 8001302:	2b00      	cmp	r3, #0
 8001304:	d007      	beq.n	8001316 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001308:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800130c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2210      	movs	r2, #16
 8001314:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001316:	6a3b      	ldr	r3, [r7, #32]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	2b00      	cmp	r3, #0
 800131e:	d00b      	beq.n	8001338 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	f003 0308 	and.w	r3, r3, #8
 8001326:	2b00      	cmp	r3, #0
 8001328:	d006      	beq.n	8001338 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2208      	movs	r2, #8
 8001330:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f000 f92a 	bl	800158c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001338:	6a3b      	ldr	r3, [r7, #32]
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d009      	beq.n	8001356 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	f003 0303 	and.w	r3, r3, #3
 800134c:	2b00      	cmp	r3, #0
 800134e:	d002      	beq.n	8001356 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f009 fb5f 	bl	800aa14 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001356:	6a3b      	ldr	r3, [r7, #32]
 8001358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800135c:	2b00      	cmp	r3, #0
 800135e:	d00c      	beq.n	800137a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	2b00      	cmp	r3, #0
 8001368:	d007      	beq.n	800137a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800136a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001370:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2210      	movs	r2, #16
 8001378:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800137a:	6a3b      	ldr	r3, [r7, #32]
 800137c:	f003 0320 	and.w	r3, r3, #32
 8001380:	2b00      	cmp	r3, #0
 8001382:	d00b      	beq.n	800139c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	f003 0308 	and.w	r3, r3, #8
 800138a:	2b00      	cmp	r3, #0
 800138c:	d006      	beq.n	800139c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2208      	movs	r2, #8
 8001394:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f000 f902 	bl	80015a0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800139c:	6a3b      	ldr	r3, [r7, #32]
 800139e:	f003 0310 	and.w	r3, r3, #16
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d009      	beq.n	80013ba <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	691b      	ldr	r3, [r3, #16]
 80013ac:	f003 0303 	and.w	r3, r3, #3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d002      	beq.n	80013ba <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f009 fbc3 	bl	800ab40 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80013ba:	6a3b      	ldr	r3, [r7, #32]
 80013bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d00b      	beq.n	80013dc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f003 0310 	and.w	r3, r3, #16
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d006      	beq.n	80013dc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2210      	movs	r2, #16
 80013d4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f000 f8ec 	bl	80015b4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80013dc:	6a3b      	ldr	r3, [r7, #32]
 80013de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d00b      	beq.n	80013fe <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	f003 0308 	and.w	r3, r3, #8
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d006      	beq.n	80013fe <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2208      	movs	r2, #8
 80013f6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f000 f8e5 	bl	80015c8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80013fe:	6a3b      	ldr	r3, [r7, #32]
 8001400:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d075      	beq.n	80014f4 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	2b00      	cmp	r3, #0
 8001410:	d06c      	beq.n	80014ec <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001412:	6a3b      	ldr	r3, [r7, #32]
 8001414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001418:	2b00      	cmp	r3, #0
 800141a:	d008      	beq.n	800142e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001422:	2b00      	cmp	r3, #0
 8001424:	d003      	beq.n	800142e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800142e:	6a3b      	ldr	r3, [r7, #32]
 8001430:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001434:	2b00      	cmp	r3, #0
 8001436:	d008      	beq.n	800144a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001444:	f043 0302 	orr.w	r3, r3, #2
 8001448:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800144a:	6a3b      	ldr	r3, [r7, #32]
 800144c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001450:	2b00      	cmp	r3, #0
 8001452:	d008      	beq.n	8001466 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800145a:	2b00      	cmp	r3, #0
 800145c:	d003      	beq.n	8001466 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800145e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001460:	f043 0304 	orr.w	r3, r3, #4
 8001464:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001466:	6a3b      	ldr	r3, [r7, #32]
 8001468:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800146c:	2b00      	cmp	r3, #0
 800146e:	d03d      	beq.n	80014ec <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001476:	2b00      	cmp	r3, #0
 8001478:	d038      	beq.n	80014ec <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001480:	2b30      	cmp	r3, #48	; 0x30
 8001482:	d017      	beq.n	80014b4 <HAL_CAN_IRQHandler+0x302>
 8001484:	2b30      	cmp	r3, #48	; 0x30
 8001486:	d804      	bhi.n	8001492 <HAL_CAN_IRQHandler+0x2e0>
 8001488:	2b10      	cmp	r3, #16
 800148a:	d009      	beq.n	80014a0 <HAL_CAN_IRQHandler+0x2ee>
 800148c:	2b20      	cmp	r3, #32
 800148e:	d00c      	beq.n	80014aa <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001490:	e024      	b.n	80014dc <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8001492:	2b50      	cmp	r3, #80	; 0x50
 8001494:	d018      	beq.n	80014c8 <HAL_CAN_IRQHandler+0x316>
 8001496:	2b60      	cmp	r3, #96	; 0x60
 8001498:	d01b      	beq.n	80014d2 <HAL_CAN_IRQHandler+0x320>
 800149a:	2b40      	cmp	r3, #64	; 0x40
 800149c:	d00f      	beq.n	80014be <HAL_CAN_IRQHandler+0x30c>
            break;
 800149e:	e01d      	b.n	80014dc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80014a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a2:	f043 0308 	orr.w	r3, r3, #8
 80014a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80014a8:	e018      	b.n	80014dc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80014aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ac:	f043 0310 	orr.w	r3, r3, #16
 80014b0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80014b2:	e013      	b.n	80014dc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80014b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b6:	f043 0320 	orr.w	r3, r3, #32
 80014ba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80014bc:	e00e      	b.n	80014dc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80014be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014c4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80014c6:	e009      	b.n	80014dc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80014c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014ce:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80014d0:	e004      	b.n	80014dc <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80014d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80014da:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	699a      	ldr	r2, [r3, #24]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80014ea:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2204      	movs	r2, #4
 80014f2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80014f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d008      	beq.n	800150c <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001500:	431a      	orrs	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f000 f868 	bl	80015dc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800150c:	bf00      	nop
 800150e:	3728      	adds	r7, #40	; 0x28
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80015e4:	bf00      	nop
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f003 0307 	and.w	r3, r3, #7
 80015fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001600:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <__NVIC_SetPriorityGrouping+0x44>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001606:	68ba      	ldr	r2, [r7, #8]
 8001608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800160c:	4013      	ands	r3, r2
 800160e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001618:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800161c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001622:	4a04      	ldr	r2, [pc, #16]	; (8001634 <__NVIC_SetPriorityGrouping+0x44>)
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	60d3      	str	r3, [r2, #12]
}
 8001628:	bf00      	nop
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800163c:	4b04      	ldr	r3, [pc, #16]	; (8001650 <__NVIC_GetPriorityGrouping+0x18>)
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	0a1b      	lsrs	r3, r3, #8
 8001642:	f003 0307 	and.w	r3, r3, #7
}
 8001646:	4618      	mov	r0, r3
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	e000ed00 	.word	0xe000ed00

08001654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800165e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001662:	2b00      	cmp	r3, #0
 8001664:	db0b      	blt.n	800167e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001666:	79fb      	ldrb	r3, [r7, #7]
 8001668:	f003 021f 	and.w	r2, r3, #31
 800166c:	4907      	ldr	r1, [pc, #28]	; (800168c <__NVIC_EnableIRQ+0x38>)
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	095b      	lsrs	r3, r3, #5
 8001674:	2001      	movs	r0, #1
 8001676:	fa00 f202 	lsl.w	r2, r0, r2
 800167a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	e000e100 	.word	0xe000e100

08001690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	6039      	str	r1, [r7, #0]
 800169a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800169c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	db0a      	blt.n	80016ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	490c      	ldr	r1, [pc, #48]	; (80016dc <__NVIC_SetPriority+0x4c>)
 80016aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ae:	0112      	lsls	r2, r2, #4
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	440b      	add	r3, r1
 80016b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016b8:	e00a      	b.n	80016d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4908      	ldr	r1, [pc, #32]	; (80016e0 <__NVIC_SetPriority+0x50>)
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	3b04      	subs	r3, #4
 80016c8:	0112      	lsls	r2, r2, #4
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	440b      	add	r3, r1
 80016ce:	761a      	strb	r2, [r3, #24]
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	e000e100 	.word	0xe000e100
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b089      	sub	sp, #36	; 0x24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f1c3 0307 	rsb	r3, r3, #7
 80016fe:	2b04      	cmp	r3, #4
 8001700:	bf28      	it	cs
 8001702:	2304      	movcs	r3, #4
 8001704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	3304      	adds	r3, #4
 800170a:	2b06      	cmp	r3, #6
 800170c:	d902      	bls.n	8001714 <NVIC_EncodePriority+0x30>
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3b03      	subs	r3, #3
 8001712:	e000      	b.n	8001716 <NVIC_EncodePriority+0x32>
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001718:	f04f 32ff 	mov.w	r2, #4294967295
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43da      	mvns	r2, r3
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	401a      	ands	r2, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800172c:	f04f 31ff 	mov.w	r1, #4294967295
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	fa01 f303 	lsl.w	r3, r1, r3
 8001736:	43d9      	mvns	r1, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800173c:	4313      	orrs	r3, r2
         );
}
 800173e:	4618      	mov	r0, r3
 8001740:	3724      	adds	r7, #36	; 0x24
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
	...

0800174c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3b01      	subs	r3, #1
 8001758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800175c:	d301      	bcc.n	8001762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800175e:	2301      	movs	r3, #1
 8001760:	e00f      	b.n	8001782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001762:	4a0a      	ldr	r2, [pc, #40]	; (800178c <SysTick_Config+0x40>)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800176a:	210f      	movs	r1, #15
 800176c:	f04f 30ff 	mov.w	r0, #4294967295
 8001770:	f7ff ff8e 	bl	8001690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <SysTick_Config+0x40>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177a:	4b04      	ldr	r3, [pc, #16]	; (800178c <SysTick_Config+0x40>)
 800177c:	2207      	movs	r2, #7
 800177e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	e000e010 	.word	0xe000e010

08001790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff29 	bl	80015f0 <__NVIC_SetPriorityGrouping>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	4603      	mov	r3, r0
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017b8:	f7ff ff3e 	bl	8001638 <__NVIC_GetPriorityGrouping>
 80017bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	68b9      	ldr	r1, [r7, #8]
 80017c2:	6978      	ldr	r0, [r7, #20]
 80017c4:	f7ff ff8e 	bl	80016e4 <NVIC_EncodePriority>
 80017c8:	4602      	mov	r2, r0
 80017ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ce:	4611      	mov	r1, r2
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff ff5d 	bl	8001690 <__NVIC_SetPriority>
}
 80017d6:	bf00      	nop
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	4603      	mov	r3, r0
 80017e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ff31 	bl	8001654 <__NVIC_EnableIRQ>
}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7ff ffa2 	bl	800174c <SysTick_Config>
 8001808:	4603      	mov	r3, r0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001814:	b480      	push	{r7}
 8001816:	b089      	sub	sp, #36	; 0x24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001822:	2300      	movs	r3, #0
 8001824:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001826:	2300      	movs	r3, #0
 8001828:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
 800182e:	e165      	b.n	8001afc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001830:	2201      	movs	r2, #1
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	4013      	ands	r3, r2
 8001842:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	429a      	cmp	r2, r3
 800184a:	f040 8154 	bne.w	8001af6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d00b      	beq.n	800186e <HAL_GPIO_Init+0x5a>
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d007      	beq.n	800186e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001862:	2b11      	cmp	r3, #17
 8001864:	d003      	beq.n	800186e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b12      	cmp	r3, #18
 800186c:	d130      	bne.n	80018d0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	2203      	movs	r2, #3
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	43db      	mvns	r3, r3
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	4013      	ands	r3, r2
 8001884:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	68da      	ldr	r2, [r3, #12]
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	4313      	orrs	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69ba      	ldr	r2, [r7, #24]
 800189c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018a4:	2201      	movs	r2, #1
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	4013      	ands	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	091b      	lsrs	r3, r3, #4
 80018ba:	f003 0201 	and.w	r2, r3, #1
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	2203      	movs	r2, #3
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4013      	ands	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69ba      	ldr	r2, [r7, #24]
 80018fe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2b02      	cmp	r3, #2
 8001906:	d003      	beq.n	8001910 <HAL_GPIO_Init+0xfc>
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2b12      	cmp	r3, #18
 800190e:	d123      	bne.n	8001958 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	08da      	lsrs	r2, r3, #3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3208      	adds	r2, #8
 8001918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800191c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	f003 0307 	and.w	r3, r3, #7
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	220f      	movs	r2, #15
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	43db      	mvns	r3, r3
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4013      	ands	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	691a      	ldr	r2, [r3, #16]
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	f003 0307 	and.w	r3, r3, #7
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4313      	orrs	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	08da      	lsrs	r2, r3, #3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	3208      	adds	r2, #8
 8001952:	69b9      	ldr	r1, [r7, #24]
 8001954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	2203      	movs	r2, #3
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	43db      	mvns	r3, r3
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4013      	ands	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 0203 	and.w	r2, r3, #3
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4313      	orrs	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001994:	2b00      	cmp	r3, #0
 8001996:	f000 80ae 	beq.w	8001af6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	4b5c      	ldr	r3, [pc, #368]	; (8001b10 <HAL_GPIO_Init+0x2fc>)
 80019a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a2:	4a5b      	ldr	r2, [pc, #364]	; (8001b10 <HAL_GPIO_Init+0x2fc>)
 80019a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a8:	6453      	str	r3, [r2, #68]	; 0x44
 80019aa:	4b59      	ldr	r3, [pc, #356]	; (8001b10 <HAL_GPIO_Init+0x2fc>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019b6:	4a57      	ldr	r2, [pc, #348]	; (8001b14 <HAL_GPIO_Init+0x300>)
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	089b      	lsrs	r3, r3, #2
 80019bc:	3302      	adds	r3, #2
 80019be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f003 0303 	and.w	r3, r3, #3
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	220f      	movs	r2, #15
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43db      	mvns	r3, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4013      	ands	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a4e      	ldr	r2, [pc, #312]	; (8001b18 <HAL_GPIO_Init+0x304>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d025      	beq.n	8001a2e <HAL_GPIO_Init+0x21a>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a4d      	ldr	r2, [pc, #308]	; (8001b1c <HAL_GPIO_Init+0x308>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d01f      	beq.n	8001a2a <HAL_GPIO_Init+0x216>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a4c      	ldr	r2, [pc, #304]	; (8001b20 <HAL_GPIO_Init+0x30c>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d019      	beq.n	8001a26 <HAL_GPIO_Init+0x212>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a4b      	ldr	r2, [pc, #300]	; (8001b24 <HAL_GPIO_Init+0x310>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d013      	beq.n	8001a22 <HAL_GPIO_Init+0x20e>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a4a      	ldr	r2, [pc, #296]	; (8001b28 <HAL_GPIO_Init+0x314>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d00d      	beq.n	8001a1e <HAL_GPIO_Init+0x20a>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a49      	ldr	r2, [pc, #292]	; (8001b2c <HAL_GPIO_Init+0x318>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d007      	beq.n	8001a1a <HAL_GPIO_Init+0x206>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a48      	ldr	r2, [pc, #288]	; (8001b30 <HAL_GPIO_Init+0x31c>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d101      	bne.n	8001a16 <HAL_GPIO_Init+0x202>
 8001a12:	2306      	movs	r3, #6
 8001a14:	e00c      	b.n	8001a30 <HAL_GPIO_Init+0x21c>
 8001a16:	2307      	movs	r3, #7
 8001a18:	e00a      	b.n	8001a30 <HAL_GPIO_Init+0x21c>
 8001a1a:	2305      	movs	r3, #5
 8001a1c:	e008      	b.n	8001a30 <HAL_GPIO_Init+0x21c>
 8001a1e:	2304      	movs	r3, #4
 8001a20:	e006      	b.n	8001a30 <HAL_GPIO_Init+0x21c>
 8001a22:	2303      	movs	r3, #3
 8001a24:	e004      	b.n	8001a30 <HAL_GPIO_Init+0x21c>
 8001a26:	2302      	movs	r3, #2
 8001a28:	e002      	b.n	8001a30 <HAL_GPIO_Init+0x21c>
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e000      	b.n	8001a30 <HAL_GPIO_Init+0x21c>
 8001a2e:	2300      	movs	r3, #0
 8001a30:	69fa      	ldr	r2, [r7, #28]
 8001a32:	f002 0203 	and.w	r2, r2, #3
 8001a36:	0092      	lsls	r2, r2, #2
 8001a38:	4093      	lsls	r3, r2
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a40:	4934      	ldr	r1, [pc, #208]	; (8001b14 <HAL_GPIO_Init+0x300>)
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	089b      	lsrs	r3, r3, #2
 8001a46:	3302      	adds	r3, #2
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a4e:	4b39      	ldr	r3, [pc, #228]	; (8001b34 <HAL_GPIO_Init+0x320>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	43db      	mvns	r3, r3
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d003      	beq.n	8001a72 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a72:	4a30      	ldr	r2, [pc, #192]	; (8001b34 <HAL_GPIO_Init+0x320>)
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a78:	4b2e      	ldr	r3, [pc, #184]	; (8001b34 <HAL_GPIO_Init+0x320>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	43db      	mvns	r3, r3
 8001a82:	69ba      	ldr	r2, [r7, #24]
 8001a84:	4013      	ands	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d003      	beq.n	8001a9c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a9c:	4a25      	ldr	r2, [pc, #148]	; (8001b34 <HAL_GPIO_Init+0x320>)
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aa2:	4b24      	ldr	r3, [pc, #144]	; (8001b34 <HAL_GPIO_Init+0x320>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	43db      	mvns	r3, r3
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	4013      	ands	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d003      	beq.n	8001ac6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ac6:	4a1b      	ldr	r2, [pc, #108]	; (8001b34 <HAL_GPIO_Init+0x320>)
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001acc:	4b19      	ldr	r3, [pc, #100]	; (8001b34 <HAL_GPIO_Init+0x320>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001af0:	4a10      	ldr	r2, [pc, #64]	; (8001b34 <HAL_GPIO_Init+0x320>)
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	3301      	adds	r3, #1
 8001afa:	61fb      	str	r3, [r7, #28]
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	2b0f      	cmp	r3, #15
 8001b00:	f67f ae96 	bls.w	8001830 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b04:	bf00      	nop
 8001b06:	3724      	adds	r7, #36	; 0x24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	40023800 	.word	0x40023800
 8001b14:	40013800 	.word	0x40013800
 8001b18:	40020000 	.word	0x40020000
 8001b1c:	40020400 	.word	0x40020400
 8001b20:	40020800 	.word	0x40020800
 8001b24:	40020c00 	.word	0x40020c00
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	40021400 	.word	0x40021400
 8001b30:	40021800 	.word	0x40021800
 8001b34:	40013c00 	.word	0x40013c00

08001b38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	460b      	mov	r3, r1
 8001b42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	691a      	ldr	r2, [r3, #16]
 8001b48:	887b      	ldrh	r3, [r7, #2]
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d002      	beq.n	8001b56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b50:	2301      	movs	r3, #1
 8001b52:	73fb      	strb	r3, [r7, #15]
 8001b54:	e001      	b.n	8001b5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b56:	2300      	movs	r3, #0
 8001b58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3714      	adds	r7, #20
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	460b      	mov	r3, r1
 8001b72:	807b      	strh	r3, [r7, #2]
 8001b74:	4613      	mov	r3, r2
 8001b76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b78:	787b      	ldrb	r3, [r7, #1]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d003      	beq.n	8001b86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b7e:	887a      	ldrh	r2, [r7, #2]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b84:	e003      	b.n	8001b8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b86:	887b      	ldrh	r3, [r7, #2]
 8001b88:	041a      	lsls	r2, r3, #16
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	619a      	str	r2, [r3, #24]
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr

08001b9a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	b083      	sub	sp, #12
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695a      	ldr	r2, [r3, #20]
 8001baa:	887b      	ldrh	r3, [r7, #2]
 8001bac:	401a      	ands	r2, r3
 8001bae:	887b      	ldrh	r3, [r7, #2]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d104      	bne.n	8001bbe <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001bb4:	887b      	ldrh	r3, [r7, #2]
 8001bb6:	041a      	lsls	r2, r3, #16
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001bbc:	e002      	b.n	8001bc4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001bbe:	887a      	ldrh	r2, [r7, #2]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	619a      	str	r2, [r3, #24]
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d101      	bne.n	8001be4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e0cc      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001be4:	4b68      	ldr	r3, [pc, #416]	; (8001d88 <HAL_RCC_ClockConfig+0x1b8>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 030f 	and.w	r3, r3, #15
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d90c      	bls.n	8001c0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf2:	4b65      	ldr	r3, [pc, #404]	; (8001d88 <HAL_RCC_ClockConfig+0x1b8>)
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	b2d2      	uxtb	r2, r2
 8001bf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bfa:	4b63      	ldr	r3, [pc, #396]	; (8001d88 <HAL_RCC_ClockConfig+0x1b8>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 030f 	and.w	r3, r3, #15
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d001      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e0b8      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d020      	beq.n	8001c5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d005      	beq.n	8001c30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c24:	4b59      	ldr	r3, [pc, #356]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	4a58      	ldr	r2, [pc, #352]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0308 	and.w	r3, r3, #8
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d005      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c3c:	4b53      	ldr	r3, [pc, #332]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	4a52      	ldr	r2, [pc, #328]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001c46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c48:	4b50      	ldr	r3, [pc, #320]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	494d      	ldr	r1, [pc, #308]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c56:	4313      	orrs	r3, r2
 8001c58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d044      	beq.n	8001cf0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d107      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c6e:	4b47      	ldr	r3, [pc, #284]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d119      	bne.n	8001cae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e07f      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d003      	beq.n	8001c8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c8a:	2b03      	cmp	r3, #3
 8001c8c:	d107      	bne.n	8001c9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c8e:	4b3f      	ldr	r3, [pc, #252]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d109      	bne.n	8001cae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e06f      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c9e:	4b3b      	ldr	r3, [pc, #236]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e067      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cae:	4b37      	ldr	r3, [pc, #220]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f023 0203 	bic.w	r2, r3, #3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4934      	ldr	r1, [pc, #208]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cc0:	f7fe fe80 	bl	80009c4 <HAL_GetTick>
 8001cc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cc6:	e00a      	b.n	8001cde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cc8:	f7fe fe7c 	bl	80009c4 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e04f      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cde:	4b2b      	ldr	r3, [pc, #172]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	f003 020c 	and.w	r2, r3, #12
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d1eb      	bne.n	8001cc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cf0:	4b25      	ldr	r3, [pc, #148]	; (8001d88 <HAL_RCC_ClockConfig+0x1b8>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 030f 	and.w	r3, r3, #15
 8001cf8:	683a      	ldr	r2, [r7, #0]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d20c      	bcs.n	8001d18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cfe:	4b22      	ldr	r3, [pc, #136]	; (8001d88 <HAL_RCC_ClockConfig+0x1b8>)
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	b2d2      	uxtb	r2, r2
 8001d04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d06:	4b20      	ldr	r3, [pc, #128]	; (8001d88 <HAL_RCC_ClockConfig+0x1b8>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 030f 	and.w	r3, r3, #15
 8001d0e:	683a      	ldr	r2, [r7, #0]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d001      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e032      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0304 	and.w	r3, r3, #4
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d008      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d24:	4b19      	ldr	r3, [pc, #100]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	4916      	ldr	r1, [pc, #88]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0308 	and.w	r3, r3, #8
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d009      	beq.n	8001d56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d42:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	490e      	ldr	r1, [pc, #56]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d56:	f000 fb4b 	bl	80023f0 <HAL_RCC_GetSysClockFreq>
 8001d5a:	4601      	mov	r1, r0
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <HAL_RCC_ClockConfig+0x1bc>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	091b      	lsrs	r3, r3, #4
 8001d62:	f003 030f 	and.w	r3, r3, #15
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <HAL_RCC_ClockConfig+0x1c0>)
 8001d68:	5cd3      	ldrb	r3, [r2, r3]
 8001d6a:	fa21 f303 	lsr.w	r3, r1, r3
 8001d6e:	4a09      	ldr	r2, [pc, #36]	; (8001d94 <HAL_RCC_ClockConfig+0x1c4>)
 8001d70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <HAL_RCC_ClockConfig+0x1c8>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7fe fdf4 	bl	8000964 <HAL_InitTick>

  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40023c00 	.word	0x40023c00
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	0800c2a8 	.word	0x0800c2a8
 8001d94:	20000008 	.word	0x20000008
 8001d98:	20000000 	.word	0x20000000

08001d9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08c      	sub	sp, #48	; 0x30
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001da4:	2300      	movs	r3, #0
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d010      	beq.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001dd4:	4b6f      	ldr	r3, [pc, #444]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001dda:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001de2:	496c      	ldr	r1, [pc, #432]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8001df2:	2301      	movs	r3, #1
 8001df4:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d010      	beq.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001e02:	4b64      	ldr	r3, [pc, #400]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e08:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e10:	4960      	ldr	r1, [pc, #384]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d101      	bne.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001e20:	2301      	movs	r3, #1
 8001e22:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0304 	and.w	r3, r3, #4
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d017      	beq.n	8001e60 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e30:	4b58      	ldr	r3, [pc, #352]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e36:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	4955      	ldr	r1, [pc, #340]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e4e:	d101      	bne.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001e50:	2301      	movs	r3, #1
 8001e52:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0308 	and.w	r3, r3, #8
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d017      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001e6c:	4b49      	ldr	r3, [pc, #292]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e7a:	4946      	ldr	r1, [pc, #280]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e8a:	d101      	bne.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 808a 	beq.w	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	4b39      	ldr	r3, [pc, #228]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	4a38      	ldr	r2, [pc, #224]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eba:	4b36      	ldr	r3, [pc, #216]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec2:	60bb      	str	r3, [r7, #8]
 8001ec4:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001ec6:	4b34      	ldr	r3, [pc, #208]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a33      	ldr	r2, [pc, #204]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001ecc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ed2:	f7fe fd77 	bl	80009c4 <HAL_GetTick>
 8001ed6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001ed8:	e008      	b.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001eda:	f7fe fd73 	bl	80009c4 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e278      	b.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001eec:	4b2a      	ldr	r3, [pc, #168]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0f0      	beq.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ef8:	4b26      	ldr	r3, [pc, #152]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f00:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f02:	6a3b      	ldr	r3, [r7, #32]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d02f      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f10:	6a3a      	ldr	r2, [r7, #32]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d028      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f16:	4b1f      	ldr	r3, [pc, #124]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f1e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f20:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f26:	4b1d      	ldr	r3, [pc, #116]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001f2c:	4a19      	ldr	r2, [pc, #100]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f2e:	6a3b      	ldr	r3, [r7, #32]
 8001f30:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f32:	4b18      	ldr	r3, [pc, #96]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d114      	bne.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001f3e:	f7fe fd41 	bl	80009c4 <HAL_GetTick>
 8001f42:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f44:	e00a      	b.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f46:	f7fe fd3d 	bl	80009c4 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e240      	b.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f5c:	4b0d      	ldr	r3, [pc, #52]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f60:	f003 0302 	and.w	r3, r3, #2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d0ee      	beq.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f74:	d114      	bne.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8001f76:	4b07      	ldr	r3, [pc, #28]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001f86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f8a:	4902      	ldr	r1, [pc, #8]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	608b      	str	r3, [r1, #8]
 8001f90:	e00c      	b.n	8001fac <HAL_RCCEx_PeriphCLKConfig+0x210>
 8001f92:	bf00      	nop
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40007000 	.word	0x40007000
 8001f9c:	42470e40 	.word	0x42470e40
 8001fa0:	4b4a      	ldr	r3, [pc, #296]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	4a49      	ldr	r2, [pc, #292]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001fa6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001faa:	6093      	str	r3, [r2, #8]
 8001fac:	4b47      	ldr	r3, [pc, #284]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001fae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb8:	4944      	ldr	r1, [pc, #272]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0310 	and.w	r3, r3, #16
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d004      	beq.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8001fd0:	4b3f      	ldr	r3, [pc, #252]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8001fd2:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00a      	beq.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8001fe0:	4b3a      	ldr	r3, [pc, #232]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001fe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fe6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fee:	4937      	ldr	r1, [pc, #220]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00a      	beq.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002002:	4b32      	ldr	r3, [pc, #200]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002004:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002008:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002010:	492e      	ldr	r1, [pc, #184]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002012:	4313      	orrs	r3, r2
 8002014:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002020:	2b00      	cmp	r3, #0
 8002022:	d011      	beq.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002024:	4b29      	ldr	r3, [pc, #164]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002026:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800202a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002032:	4926      	ldr	r1, [pc, #152]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002034:	4313      	orrs	r3, r2
 8002036:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800203e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002042:	d101      	bne.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002044:	2301      	movs	r3, #1
 8002046:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002050:	2b00      	cmp	r3, #0
 8002052:	d00a      	beq.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002054:	4b1d      	ldr	r3, [pc, #116]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002056:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800205a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	491a      	ldr	r1, [pc, #104]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002064:	4313      	orrs	r3, r2
 8002066:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002072:	2b00      	cmp	r3, #0
 8002074:	d011      	beq.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002076:	4b15      	ldr	r3, [pc, #84]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002078:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800207c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002084:	4911      	ldr	r1, [pc, #68]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002086:	4313      	orrs	r3, r2
 8002088:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002090:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002094:	d101      	bne.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002096:	2301      	movs	r3, #1
 8002098:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800209a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800209c:	2b01      	cmp	r3, #1
 800209e:	d005      	beq.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x310>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80020a8:	f040 80ff 	bne.w	80022aa <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80020ac:	4b09      	ldr	r3, [pc, #36]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80020b2:	f7fe fc87 	bl	80009c4 <HAL_GetTick>
 80020b6:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80020b8:	e00e      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80020ba:	f7fe fc83 	bl	80009c4 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d907      	bls.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e188      	b.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x642>
 80020cc:	40023800 	.word	0x40023800
 80020d0:	424711e0 	.word	0x424711e0
 80020d4:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80020d8:	4b7e      	ldr	r3, [pc, #504]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1ea      	bne.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d009      	beq.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002100:	2b00      	cmp	r3, #0
 8002102:	d028      	beq.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002108:	2b00      	cmp	r3, #0
 800210a:	d124      	bne.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800210c:	4b71      	ldr	r3, [pc, #452]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800210e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002112:	0c1b      	lsrs	r3, r3, #16
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	3301      	adds	r3, #1
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800211e:	4b6d      	ldr	r3, [pc, #436]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002120:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002124:	0e1b      	lsrs	r3, r3, #24
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685a      	ldr	r2, [r3, #4]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	019b      	lsls	r3, r3, #6
 8002136:	431a      	orrs	r2, r3
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	085b      	lsrs	r3, r3, #1
 800213c:	3b01      	subs	r3, #1
 800213e:	041b      	lsls	r3, r3, #16
 8002140:	431a      	orrs	r2, r3
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	061b      	lsls	r3, r3, #24
 8002146:	431a      	orrs	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	071b      	lsls	r3, r3, #28
 800214e:	4961      	ldr	r1, [pc, #388]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002150:	4313      	orrs	r3, r2
 8002152:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0304 	and.w	r3, r3, #4
 800215e:	2b00      	cmp	r3, #0
 8002160:	d004      	beq.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800216a:	d00a      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002174:	2b00      	cmp	r3, #0
 8002176:	d035      	beq.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800217c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002180:	d130      	bne.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002182:	4b54      	ldr	r3, [pc, #336]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002184:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002188:	0c1b      	lsrs	r3, r3, #16
 800218a:	f003 0303 	and.w	r3, r3, #3
 800218e:	3301      	adds	r3, #1
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002194:	4b4f      	ldr	r3, [pc, #316]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002196:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800219a:	0f1b      	lsrs	r3, r3, #28
 800219c:	f003 0307 	and.w	r3, r3, #7
 80021a0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	019b      	lsls	r3, r3, #6
 80021ac:	431a      	orrs	r2, r3
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	085b      	lsrs	r3, r3, #1
 80021b2:	3b01      	subs	r3, #1
 80021b4:	041b      	lsls	r3, r3, #16
 80021b6:	431a      	orrs	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	061b      	lsls	r3, r3, #24
 80021be:	431a      	orrs	r2, r3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	071b      	lsls	r3, r3, #28
 80021c4:	4943      	ldr	r1, [pc, #268]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80021cc:	4b41      	ldr	r3, [pc, #260]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021d2:	f023 021f 	bic.w	r2, r3, #31
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021da:	3b01      	subs	r3, #1
 80021dc:	493d      	ldr	r1, [pc, #244]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d029      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021f8:	d124      	bne.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80021fa:	4b36      	ldr	r3, [pc, #216]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002200:	0c1b      	lsrs	r3, r3, #16
 8002202:	f003 0303 	and.w	r3, r3, #3
 8002206:	3301      	adds	r3, #1
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800220c:	4b31      	ldr	r3, [pc, #196]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800220e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002212:	0f1b      	lsrs	r3, r3, #28
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	019b      	lsls	r3, r3, #6
 8002224:	431a      	orrs	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	085b      	lsrs	r3, r3, #1
 800222c:	3b01      	subs	r3, #1
 800222e:	041b      	lsls	r3, r3, #16
 8002230:	431a      	orrs	r2, r3
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	061b      	lsls	r3, r3, #24
 8002236:	431a      	orrs	r2, r3
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	071b      	lsls	r3, r3, #28
 800223c:	4925      	ldr	r1, [pc, #148]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800223e:	4313      	orrs	r3, r2
 8002240:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800224c:	2b00      	cmp	r3, #0
 800224e:	d016      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685a      	ldr	r2, [r3, #4]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	019b      	lsls	r3, r3, #6
 800225a:	431a      	orrs	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	085b      	lsrs	r3, r3, #1
 8002262:	3b01      	subs	r3, #1
 8002264:	041b      	lsls	r3, r3, #16
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	061b      	lsls	r3, r3, #24
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	695b      	ldr	r3, [r3, #20]
 8002274:	071b      	lsls	r3, r3, #28
 8002276:	4917      	ldr	r1, [pc, #92]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002278:	4313      	orrs	r3, r2
 800227a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800227e:	4b16      	ldr	r3, [pc, #88]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002280:	2201      	movs	r2, #1
 8002282:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002284:	f7fe fb9e 	bl	80009c4 <HAL_GetTick>
 8002288:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800228a:	e008      	b.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800228c:	f7fe fb9a 	bl	80009c4 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d901      	bls.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e09f      	b.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800229e:	4b0d      	ldr	r3, [pc, #52]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d0f0      	beq.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80022aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	f040 8095 	bne.w	80023dc <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80022b2:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80022b8:	f7fe fb84 	bl	80009c4 <HAL_GetTick>
 80022bc:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80022be:	e00f      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80022c0:	f7fe fb80 	bl	80009c4 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d908      	bls.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e085      	b.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x642>
 80022d2:	bf00      	nop
 80022d4:	40023800 	.word	0x40023800
 80022d8:	42470068 	.word	0x42470068
 80022dc:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80022e0:	4b41      	ldr	r3, [pc, #260]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022ec:	d0e8      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0304 	and.w	r3, r3, #4
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x566>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d009      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800230a:	2b00      	cmp	r3, #0
 800230c:	d02b      	beq.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002312:	2b00      	cmp	r3, #0
 8002314:	d127      	bne.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002316:	4b34      	ldr	r3, [pc, #208]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800231c:	0c1b      	lsrs	r3, r3, #16
 800231e:	f003 0303 	and.w	r3, r3, #3
 8002322:	3301      	adds	r3, #1
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	699a      	ldr	r2, [r3, #24]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	019b      	lsls	r3, r3, #6
 8002332:	431a      	orrs	r2, r3
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	085b      	lsrs	r3, r3, #1
 8002338:	3b01      	subs	r3, #1
 800233a:	041b      	lsls	r3, r3, #16
 800233c:	431a      	orrs	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002342:	061b      	lsls	r3, r3, #24
 8002344:	4928      	ldr	r1, [pc, #160]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002346:	4313      	orrs	r3, r2
 8002348:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800234c:	4b26      	ldr	r3, [pc, #152]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800234e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002352:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235a:	3b01      	subs	r3, #1
 800235c:	021b      	lsls	r3, r3, #8
 800235e:	4922      	ldr	r1, [pc, #136]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002360:	4313      	orrs	r3, r2
 8002362:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800236e:	2b00      	cmp	r3, #0
 8002370:	d01d      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x612>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002376:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800237a:	d118      	bne.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800237c:	4b1a      	ldr	r3, [pc, #104]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800237e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002382:	0e1b      	lsrs	r3, r3, #24
 8002384:	f003 030f 	and.w	r3, r3, #15
 8002388:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	699a      	ldr	r2, [r3, #24]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	019b      	lsls	r3, r3, #6
 8002394:	431a      	orrs	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	085b      	lsrs	r3, r3, #1
 800239c:	3b01      	subs	r3, #1
 800239e:	041b      	lsls	r3, r3, #16
 80023a0:	431a      	orrs	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	061b      	lsls	r3, r3, #24
 80023a6:	4910      	ldr	r1, [pc, #64]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80023ae:	4b0f      	ldr	r3, [pc, #60]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80023b0:	2201      	movs	r2, #1
 80023b2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80023b4:	f7fe fb06 	bl	80009c4 <HAL_GetTick>
 80023b8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80023ba:	e008      	b.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80023bc:	f7fe fb02 	bl	80009c4 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d901      	bls.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e007      	b.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80023ce:	4b06      	ldr	r3, [pc, #24]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80023d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80023da:	d1ef      	bne.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3730      	adds	r7, #48	; 0x30
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800
 80023ec:	42470070 	.word	0x42470070

080023f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023f2:	b087      	sub	sp, #28
 80023f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80023fe:	2300      	movs	r3, #0
 8002400:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8002402:	2300      	movs	r3, #0
 8002404:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800240a:	4b9f      	ldr	r3, [pc, #636]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 030c 	and.w	r3, r3, #12
 8002412:	2b0c      	cmp	r3, #12
 8002414:	f200 8130 	bhi.w	8002678 <HAL_RCC_GetSysClockFreq+0x288>
 8002418:	a201      	add	r2, pc, #4	; (adr r2, 8002420 <HAL_RCC_GetSysClockFreq+0x30>)
 800241a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800241e:	bf00      	nop
 8002420:	08002455 	.word	0x08002455
 8002424:	08002679 	.word	0x08002679
 8002428:	08002679 	.word	0x08002679
 800242c:	08002679 	.word	0x08002679
 8002430:	0800245b 	.word	0x0800245b
 8002434:	08002679 	.word	0x08002679
 8002438:	08002679 	.word	0x08002679
 800243c:	08002679 	.word	0x08002679
 8002440:	08002461 	.word	0x08002461
 8002444:	08002679 	.word	0x08002679
 8002448:	08002679 	.word	0x08002679
 800244c:	08002679 	.word	0x08002679
 8002450:	0800256f 	.word	0x0800256f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002454:	4b8d      	ldr	r3, [pc, #564]	; (800268c <HAL_RCC_GetSysClockFreq+0x29c>)
 8002456:	613b      	str	r3, [r7, #16]
       break;
 8002458:	e111      	b.n	800267e <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800245a:	4b8d      	ldr	r3, [pc, #564]	; (8002690 <HAL_RCC_GetSysClockFreq+0x2a0>)
 800245c:	613b      	str	r3, [r7, #16]
      break;
 800245e:	e10e      	b.n	800267e <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002460:	4b89      	ldr	r3, [pc, #548]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002468:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800246a:	4b87      	ldr	r3, [pc, #540]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d023      	beq.n	80024be <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002476:	4b84      	ldr	r3, [pc, #528]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	099b      	lsrs	r3, r3, #6
 800247c:	f04f 0400 	mov.w	r4, #0
 8002480:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002484:	f04f 0200 	mov.w	r2, #0
 8002488:	ea03 0501 	and.w	r5, r3, r1
 800248c:	ea04 0602 	and.w	r6, r4, r2
 8002490:	4a7f      	ldr	r2, [pc, #508]	; (8002690 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002492:	fb02 f106 	mul.w	r1, r2, r6
 8002496:	2200      	movs	r2, #0
 8002498:	fb02 f205 	mul.w	r2, r2, r5
 800249c:	440a      	add	r2, r1
 800249e:	497c      	ldr	r1, [pc, #496]	; (8002690 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80024a0:	fba5 0101 	umull	r0, r1, r5, r1
 80024a4:	1853      	adds	r3, r2, r1
 80024a6:	4619      	mov	r1, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f04f 0400 	mov.w	r4, #0
 80024ae:	461a      	mov	r2, r3
 80024b0:	4623      	mov	r3, r4
 80024b2:	f7fe f8b5 	bl	8000620 <__aeabi_uldivmod>
 80024b6:	4603      	mov	r3, r0
 80024b8:	460c      	mov	r4, r1
 80024ba:	617b      	str	r3, [r7, #20]
 80024bc:	e049      	b.n	8002552 <HAL_RCC_GetSysClockFreq+0x162>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024be:	4b72      	ldr	r3, [pc, #456]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	099b      	lsrs	r3, r3, #6
 80024c4:	f04f 0400 	mov.w	r4, #0
 80024c8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80024cc:	f04f 0200 	mov.w	r2, #0
 80024d0:	ea03 0501 	and.w	r5, r3, r1
 80024d4:	ea04 0602 	and.w	r6, r4, r2
 80024d8:	4629      	mov	r1, r5
 80024da:	4632      	mov	r2, r6
 80024dc:	f04f 0300 	mov.w	r3, #0
 80024e0:	f04f 0400 	mov.w	r4, #0
 80024e4:	0154      	lsls	r4, r2, #5
 80024e6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80024ea:	014b      	lsls	r3, r1, #5
 80024ec:	4619      	mov	r1, r3
 80024ee:	4622      	mov	r2, r4
 80024f0:	1b49      	subs	r1, r1, r5
 80024f2:	eb62 0206 	sbc.w	r2, r2, r6
 80024f6:	f04f 0300 	mov.w	r3, #0
 80024fa:	f04f 0400 	mov.w	r4, #0
 80024fe:	0194      	lsls	r4, r2, #6
 8002500:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002504:	018b      	lsls	r3, r1, #6
 8002506:	1a5b      	subs	r3, r3, r1
 8002508:	eb64 0402 	sbc.w	r4, r4, r2
 800250c:	f04f 0100 	mov.w	r1, #0
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	00e2      	lsls	r2, r4, #3
 8002516:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800251a:	00d9      	lsls	r1, r3, #3
 800251c:	460b      	mov	r3, r1
 800251e:	4614      	mov	r4, r2
 8002520:	195b      	adds	r3, r3, r5
 8002522:	eb44 0406 	adc.w	r4, r4, r6
 8002526:	f04f 0100 	mov.w	r1, #0
 800252a:	f04f 0200 	mov.w	r2, #0
 800252e:	02a2      	lsls	r2, r4, #10
 8002530:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002534:	0299      	lsls	r1, r3, #10
 8002536:	460b      	mov	r3, r1
 8002538:	4614      	mov	r4, r2
 800253a:	4618      	mov	r0, r3
 800253c:	4621      	mov	r1, r4
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f04f 0400 	mov.w	r4, #0
 8002544:	461a      	mov	r2, r3
 8002546:	4623      	mov	r3, r4
 8002548:	f7fe f86a 	bl	8000620 <__aeabi_uldivmod>
 800254c:	4603      	mov	r3, r0
 800254e:	460c      	mov	r4, r1
 8002550:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002552:	4b4d      	ldr	r3, [pc, #308]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	0c1b      	lsrs	r3, r3, #16
 8002558:	f003 0303 	and.w	r3, r3, #3
 800255c:	3301      	adds	r3, #1
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	fbb2 f3f3 	udiv	r3, r2, r3
 800256a:	613b      	str	r3, [r7, #16]
      break;
 800256c:	e087      	b.n	800267e <HAL_RCC_GetSysClockFreq+0x28e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800256e:	4b46      	ldr	r3, [pc, #280]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002576:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002578:	4b43      	ldr	r3, [pc, #268]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d023      	beq.n	80025cc <HAL_RCC_GetSysClockFreq+0x1dc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002584:	4b40      	ldr	r3, [pc, #256]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	099b      	lsrs	r3, r3, #6
 800258a:	f04f 0400 	mov.w	r4, #0
 800258e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	ea03 0501 	and.w	r5, r3, r1
 800259a:	ea04 0602 	and.w	r6, r4, r2
 800259e:	4a3c      	ldr	r2, [pc, #240]	; (8002690 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80025a0:	fb02 f106 	mul.w	r1, r2, r6
 80025a4:	2200      	movs	r2, #0
 80025a6:	fb02 f205 	mul.w	r2, r2, r5
 80025aa:	440a      	add	r2, r1
 80025ac:	4938      	ldr	r1, [pc, #224]	; (8002690 <HAL_RCC_GetSysClockFreq+0x2a0>)
 80025ae:	fba5 0101 	umull	r0, r1, r5, r1
 80025b2:	1853      	adds	r3, r2, r1
 80025b4:	4619      	mov	r1, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f04f 0400 	mov.w	r4, #0
 80025bc:	461a      	mov	r2, r3
 80025be:	4623      	mov	r3, r4
 80025c0:	f7fe f82e 	bl	8000620 <__aeabi_uldivmod>
 80025c4:	4603      	mov	r3, r0
 80025c6:	460c      	mov	r4, r1
 80025c8:	617b      	str	r3, [r7, #20]
 80025ca:	e049      	b.n	8002660 <HAL_RCC_GetSysClockFreq+0x270>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025cc:	4b2e      	ldr	r3, [pc, #184]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	099b      	lsrs	r3, r3, #6
 80025d2:	f04f 0400 	mov.w	r4, #0
 80025d6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80025da:	f04f 0200 	mov.w	r2, #0
 80025de:	ea03 0501 	and.w	r5, r3, r1
 80025e2:	ea04 0602 	and.w	r6, r4, r2
 80025e6:	4629      	mov	r1, r5
 80025e8:	4632      	mov	r2, r6
 80025ea:	f04f 0300 	mov.w	r3, #0
 80025ee:	f04f 0400 	mov.w	r4, #0
 80025f2:	0154      	lsls	r4, r2, #5
 80025f4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80025f8:	014b      	lsls	r3, r1, #5
 80025fa:	4619      	mov	r1, r3
 80025fc:	4622      	mov	r2, r4
 80025fe:	1b49      	subs	r1, r1, r5
 8002600:	eb62 0206 	sbc.w	r2, r2, r6
 8002604:	f04f 0300 	mov.w	r3, #0
 8002608:	f04f 0400 	mov.w	r4, #0
 800260c:	0194      	lsls	r4, r2, #6
 800260e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002612:	018b      	lsls	r3, r1, #6
 8002614:	1a5b      	subs	r3, r3, r1
 8002616:	eb64 0402 	sbc.w	r4, r4, r2
 800261a:	f04f 0100 	mov.w	r1, #0
 800261e:	f04f 0200 	mov.w	r2, #0
 8002622:	00e2      	lsls	r2, r4, #3
 8002624:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002628:	00d9      	lsls	r1, r3, #3
 800262a:	460b      	mov	r3, r1
 800262c:	4614      	mov	r4, r2
 800262e:	195b      	adds	r3, r3, r5
 8002630:	eb44 0406 	adc.w	r4, r4, r6
 8002634:	f04f 0100 	mov.w	r1, #0
 8002638:	f04f 0200 	mov.w	r2, #0
 800263c:	02a2      	lsls	r2, r4, #10
 800263e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002642:	0299      	lsls	r1, r3, #10
 8002644:	460b      	mov	r3, r1
 8002646:	4614      	mov	r4, r2
 8002648:	4618      	mov	r0, r3
 800264a:	4621      	mov	r1, r4
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f04f 0400 	mov.w	r4, #0
 8002652:	461a      	mov	r2, r3
 8002654:	4623      	mov	r3, r4
 8002656:	f7fd ffe3 	bl	8000620 <__aeabi_uldivmod>
 800265a:	4603      	mov	r3, r0
 800265c:	460c      	mov	r4, r1
 800265e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002660:	4b09      	ldr	r3, [pc, #36]	; (8002688 <HAL_RCC_GetSysClockFreq+0x298>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	0f1b      	lsrs	r3, r3, #28
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800266c:	697a      	ldr	r2, [r7, #20]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	fbb2 f3f3 	udiv	r3, r2, r3
 8002674:	613b      	str	r3, [r7, #16]
      break;
 8002676:	e002      	b.n	800267e <HAL_RCC_GetSysClockFreq+0x28e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002678:	4b04      	ldr	r3, [pc, #16]	; (800268c <HAL_RCC_GetSysClockFreq+0x29c>)
 800267a:	613b      	str	r3, [r7, #16]
      break;
 800267c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800267e:	693b      	ldr	r3, [r7, #16]
}
 8002680:	4618      	mov	r0, r3
 8002682:	371c      	adds	r7, #28
 8002684:	46bd      	mov	sp, r7
 8002686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002688:	40023800 	.word	0x40023800
 800268c:	00f42400 	.word	0x00f42400
 8002690:	017d7840 	.word	0x017d7840

08002694 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800269c:	2300      	movs	r3, #0
 800269e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0301 	and.w	r3, r3, #1
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f000 8083 	beq.w	80027b4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80026ae:	4b95      	ldr	r3, [pc, #596]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 030c 	and.w	r3, r3, #12
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d019      	beq.n	80026ee <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80026ba:	4b92      	ldr	r3, [pc, #584]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80026c2:	2b08      	cmp	r3, #8
 80026c4:	d106      	bne.n	80026d4 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80026c6:	4b8f      	ldr	r3, [pc, #572]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026d2:	d00c      	beq.n	80026ee <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026d4:	4b8b      	ldr	r3, [pc, #556]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80026dc:	2b0c      	cmp	r3, #12
 80026de:	d112      	bne.n	8002706 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026e0:	4b88      	ldr	r3, [pc, #544]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026ec:	d10b      	bne.n	8002706 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ee:	4b85      	ldr	r3, [pc, #532]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d05b      	beq.n	80027b2 <HAL_RCC_OscConfig+0x11e>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d157      	bne.n	80027b2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e216      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800270e:	d106      	bne.n	800271e <HAL_RCC_OscConfig+0x8a>
 8002710:	4b7c      	ldr	r3, [pc, #496]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a7b      	ldr	r2, [pc, #492]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002716:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800271a:	6013      	str	r3, [r2, #0]
 800271c:	e01d      	b.n	800275a <HAL_RCC_OscConfig+0xc6>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002726:	d10c      	bne.n	8002742 <HAL_RCC_OscConfig+0xae>
 8002728:	4b76      	ldr	r3, [pc, #472]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a75      	ldr	r2, [pc, #468]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 800272e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002732:	6013      	str	r3, [r2, #0]
 8002734:	4b73      	ldr	r3, [pc, #460]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a72      	ldr	r2, [pc, #456]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 800273a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800273e:	6013      	str	r3, [r2, #0]
 8002740:	e00b      	b.n	800275a <HAL_RCC_OscConfig+0xc6>
 8002742:	4b70      	ldr	r3, [pc, #448]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a6f      	ldr	r2, [pc, #444]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002748:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	4b6d      	ldr	r3, [pc, #436]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a6c      	ldr	r2, [pc, #432]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002754:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002758:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d013      	beq.n	800278a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002762:	f7fe f92f 	bl	80009c4 <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800276a:	f7fe f92b 	bl	80009c4 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b64      	cmp	r3, #100	; 0x64
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e1db      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800277c:	4b61      	ldr	r3, [pc, #388]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d0f0      	beq.n	800276a <HAL_RCC_OscConfig+0xd6>
 8002788:	e014      	b.n	80027b4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278a:	f7fe f91b 	bl	80009c4 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002792:	f7fe f917 	bl	80009c4 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b64      	cmp	r3, #100	; 0x64
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e1c7      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027a4:	4b57      	ldr	r3, [pc, #348]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1f0      	bne.n	8002792 <HAL_RCC_OscConfig+0xfe>
 80027b0:	e000      	b.n	80027b4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d06f      	beq.n	80028a0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80027c0:	4b50      	ldr	r3, [pc, #320]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f003 030c 	and.w	r3, r3, #12
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d017      	beq.n	80027fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80027cc:	4b4d      	ldr	r3, [pc, #308]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d105      	bne.n	80027e4 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80027d8:	4b4a      	ldr	r3, [pc, #296]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00b      	beq.n	80027fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027e4:	4b47      	ldr	r3, [pc, #284]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80027ec:	2b0c      	cmp	r3, #12
 80027ee:	d11c      	bne.n	800282a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027f0:	4b44      	ldr	r3, [pc, #272]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d116      	bne.n	800282a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027fc:	4b41      	ldr	r3, [pc, #260]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0302 	and.w	r3, r3, #2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d005      	beq.n	8002814 <HAL_RCC_OscConfig+0x180>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d001      	beq.n	8002814 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e18f      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002814:	4b3b      	ldr	r3, [pc, #236]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	00db      	lsls	r3, r3, #3
 8002822:	4938      	ldr	r1, [pc, #224]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002824:	4313      	orrs	r3, r2
 8002826:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002828:	e03a      	b.n	80028a0 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d020      	beq.n	8002874 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002832:	4b35      	ldr	r3, [pc, #212]	; (8002908 <HAL_RCC_OscConfig+0x274>)
 8002834:	2201      	movs	r2, #1
 8002836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002838:	f7fe f8c4 	bl	80009c4 <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002840:	f7fe f8c0 	bl	80009c4 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e170      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002852:	4b2c      	ldr	r3, [pc, #176]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f0      	beq.n	8002840 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285e:	4b29      	ldr	r3, [pc, #164]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	4925      	ldr	r1, [pc, #148]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 800286e:	4313      	orrs	r3, r2
 8002870:	600b      	str	r3, [r1, #0]
 8002872:	e015      	b.n	80028a0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002874:	4b24      	ldr	r3, [pc, #144]	; (8002908 <HAL_RCC_OscConfig+0x274>)
 8002876:	2200      	movs	r2, #0
 8002878:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800287a:	f7fe f8a3 	bl	80009c4 <HAL_GetTick>
 800287e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002880:	e008      	b.n	8002894 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002882:	f7fe f89f 	bl	80009c4 <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e14f      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002894:	4b1b      	ldr	r3, [pc, #108]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d1f0      	bne.n	8002882 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0308 	and.w	r3, r3, #8
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d037      	beq.n	800291c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	695b      	ldr	r3, [r3, #20]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d016      	beq.n	80028e2 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028b4:	4b15      	ldr	r3, [pc, #84]	; (800290c <HAL_RCC_OscConfig+0x278>)
 80028b6:	2201      	movs	r2, #1
 80028b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ba:	f7fe f883 	bl	80009c4 <HAL_GetTick>
 80028be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028c2:	f7fe f87f 	bl	80009c4 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e12f      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028d4:	4b0b      	ldr	r3, [pc, #44]	; (8002904 <HAL_RCC_OscConfig+0x270>)
 80028d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d0f0      	beq.n	80028c2 <HAL_RCC_OscConfig+0x22e>
 80028e0:	e01c      	b.n	800291c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028e2:	4b0a      	ldr	r3, [pc, #40]	; (800290c <HAL_RCC_OscConfig+0x278>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e8:	f7fe f86c 	bl	80009c4 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ee:	e00f      	b.n	8002910 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028f0:	f7fe f868 	bl	80009c4 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d908      	bls.n	8002910 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e118      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
 8002902:	bf00      	nop
 8002904:	40023800 	.word	0x40023800
 8002908:	42470000 	.word	0x42470000
 800290c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002910:	4b8a      	ldr	r3, [pc, #552]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002912:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1e9      	bne.n	80028f0 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	2b00      	cmp	r3, #0
 8002926:	f000 8097 	beq.w	8002a58 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800292a:	2300      	movs	r3, #0
 800292c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800292e:	4b83      	ldr	r3, [pc, #524]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10f      	bne.n	800295a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800293a:	2300      	movs	r3, #0
 800293c:	60fb      	str	r3, [r7, #12]
 800293e:	4b7f      	ldr	r3, [pc, #508]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	4a7e      	ldr	r2, [pc, #504]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002948:	6413      	str	r3, [r2, #64]	; 0x40
 800294a:	4b7c      	ldr	r3, [pc, #496]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002956:	2301      	movs	r3, #1
 8002958:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800295a:	4b79      	ldr	r3, [pc, #484]	; (8002b40 <HAL_RCC_OscConfig+0x4ac>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002962:	2b00      	cmp	r3, #0
 8002964:	d118      	bne.n	8002998 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002966:	4b76      	ldr	r3, [pc, #472]	; (8002b40 <HAL_RCC_OscConfig+0x4ac>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a75      	ldr	r2, [pc, #468]	; (8002b40 <HAL_RCC_OscConfig+0x4ac>)
 800296c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002970:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002972:	f7fe f827 	bl	80009c4 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002978:	e008      	b.n	800298c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800297a:	f7fe f823 	bl	80009c4 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d901      	bls.n	800298c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e0d3      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800298c:	4b6c      	ldr	r3, [pc, #432]	; (8002b40 <HAL_RCC_OscConfig+0x4ac>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002994:	2b00      	cmp	r3, #0
 8002996:	d0f0      	beq.n	800297a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d106      	bne.n	80029ae <HAL_RCC_OscConfig+0x31a>
 80029a0:	4b66      	ldr	r3, [pc, #408]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a4:	4a65      	ldr	r2, [pc, #404]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029a6:	f043 0301 	orr.w	r3, r3, #1
 80029aa:	6713      	str	r3, [r2, #112]	; 0x70
 80029ac:	e01c      	b.n	80029e8 <HAL_RCC_OscConfig+0x354>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	2b05      	cmp	r3, #5
 80029b4:	d10c      	bne.n	80029d0 <HAL_RCC_OscConfig+0x33c>
 80029b6:	4b61      	ldr	r3, [pc, #388]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ba:	4a60      	ldr	r2, [pc, #384]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029bc:	f043 0304 	orr.w	r3, r3, #4
 80029c0:	6713      	str	r3, [r2, #112]	; 0x70
 80029c2:	4b5e      	ldr	r3, [pc, #376]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c6:	4a5d      	ldr	r2, [pc, #372]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029c8:	f043 0301 	orr.w	r3, r3, #1
 80029cc:	6713      	str	r3, [r2, #112]	; 0x70
 80029ce:	e00b      	b.n	80029e8 <HAL_RCC_OscConfig+0x354>
 80029d0:	4b5a      	ldr	r3, [pc, #360]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d4:	4a59      	ldr	r2, [pc, #356]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029d6:	f023 0301 	bic.w	r3, r3, #1
 80029da:	6713      	str	r3, [r2, #112]	; 0x70
 80029dc:	4b57      	ldr	r3, [pc, #348]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029e0:	4a56      	ldr	r2, [pc, #344]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 80029e2:	f023 0304 	bic.w	r3, r3, #4
 80029e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d015      	beq.n	8002a1c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f0:	f7fd ffe8 	bl	80009c4 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029f6:	e00a      	b.n	8002a0e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029f8:	f7fd ffe4 	bl	80009c4 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e092      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a0e:	4b4b      	ldr	r3, [pc, #300]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0ee      	beq.n	80029f8 <HAL_RCC_OscConfig+0x364>
 8002a1a:	e014      	b.n	8002a46 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1c:	f7fd ffd2 	bl	80009c4 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a22:	e00a      	b.n	8002a3a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a24:	f7fd ffce 	bl	80009c4 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e07c      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a3a:	4b40      	ldr	r3, [pc, #256]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1ee      	bne.n	8002a24 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a46:	7dfb      	ldrb	r3, [r7, #23]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d105      	bne.n	8002a58 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a4c:	4b3b      	ldr	r3, [pc, #236]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	4a3a      	ldr	r2, [pc, #232]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002a52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a56:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d068      	beq.n	8002b32 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a60:	4b36      	ldr	r3, [pc, #216]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 030c 	and.w	r3, r3, #12
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d060      	beq.n	8002b2e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d145      	bne.n	8002b00 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a74:	4b33      	ldr	r3, [pc, #204]	; (8002b44 <HAL_RCC_OscConfig+0x4b0>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7a:	f7fd ffa3 	bl	80009c4 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a82:	f7fd ff9f 	bl	80009c4 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e04f      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a94:	4b29      	ldr	r3, [pc, #164]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1f0      	bne.n	8002a82 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	69da      	ldr	r2, [r3, #28]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	019b      	lsls	r3, r3, #6
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab6:	085b      	lsrs	r3, r3, #1
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	041b      	lsls	r3, r3, #16
 8002abc:	431a      	orrs	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac2:	061b      	lsls	r3, r3, #24
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	071b      	lsls	r3, r3, #28
 8002acc:	491b      	ldr	r1, [pc, #108]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ad2:	4b1c      	ldr	r3, [pc, #112]	; (8002b44 <HAL_RCC_OscConfig+0x4b0>)
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad8:	f7fd ff74 	bl	80009c4 <HAL_GetTick>
 8002adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ae0:	f7fd ff70 	bl	80009c4 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e020      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af2:	4b12      	ldr	r3, [pc, #72]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d0f0      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x44c>
 8002afe:	e018      	b.n	8002b32 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b00:	4b10      	ldr	r3, [pc, #64]	; (8002b44 <HAL_RCC_OscConfig+0x4b0>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b06:	f7fd ff5d 	bl	80009c4 <HAL_GetTick>
 8002b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b0c:	e008      	b.n	8002b20 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b0e:	f7fd ff59 	bl	80009c4 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e009      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b20:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <HAL_RCC_OscConfig+0x4a8>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1f0      	bne.n	8002b0e <HAL_RCC_OscConfig+0x47a>
 8002b2c:	e001      	b.n	8002b32 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e000      	b.n	8002b34 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3718      	adds	r7, #24
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40023800 	.word	0x40023800
 8002b40:	40007000 	.word	0x40007000
 8002b44:	42470060 	.word	0x42470060

08002b48 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e022      	b.n	8002ba0 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d105      	bne.n	8002b72 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f008 fd63 	bl	800b638 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2203      	movs	r2, #3
 8002b76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f814 	bl	8002ba8 <HAL_SD_InitCard>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e00a      	b.n	8002ba0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002ba8:	b5b0      	push	{r4, r5, r7, lr}
 8002baa:	b08e      	sub	sp, #56	; 0x38
 8002bac:	af04      	add	r7, sp, #16
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8002bc4:	2376      	movs	r3, #118	; 0x76
 8002bc6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681d      	ldr	r5, [r3, #0]
 8002bcc:	466c      	mov	r4, sp
 8002bce:	f107 0314 	add.w	r3, r7, #20
 8002bd2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002bd6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002bda:	f107 0308 	add.w	r3, r7, #8
 8002bde:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002be0:	4628      	mov	r0, r5
 8002be2:	f002 fc25 	bl	8005430 <SDIO_Init>
 8002be6:	4603      	mov	r3, r0
 8002be8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8002bec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e031      	b.n	8002c5c <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8002bf8:	4b1a      	ldr	r3, [pc, #104]	; (8002c64 <HAL_SD_InitCard+0xbc>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f002 fc5d 	bl	80054c2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8002c08:	4b16      	ldr	r3, [pc, #88]	; (8002c64 <HAL_SD_InitCard+0xbc>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 fefc 	bl	8003a0c <SD_PowerON>
 8002c14:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002c16:	6a3b      	ldr	r3, [r7, #32]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00b      	beq.n	8002c34 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c28:	6a3b      	ldr	r3, [r7, #32]
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e013      	b.n	8002c5c <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f000 fe1b 	bl	8003870 <SD_InitCard>
 8002c3a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002c3c:	6a3b      	ldr	r3, [r7, #32]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00b      	beq.n	8002c5a <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2201      	movs	r2, #1
 8002c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c4e:	6a3b      	ldr	r3, [r7, #32]
 8002c50:	431a      	orrs	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3728      	adds	r7, #40	; 0x28
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bdb0      	pop	{r4, r5, r7, pc}
 8002c64:	422580a0 	.word	0x422580a0

08002c68 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b092      	sub	sp, #72	; 0x48
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
 8002c74:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002c76:	f7fd fea5 	bl	80009c4 <HAL_GetTick>
 8002c7a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d107      	bne.n	8002c9a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c8e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e1d7      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	f040 81ca 	bne.w	800303c <HAL_SD_ReadBlocks+0x3d4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002cae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	441a      	add	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d907      	bls.n	8002ccc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e1be      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2203      	movs	r2, #3
 8002cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d002      	beq.n	8002cea <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8002ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ce6:	025b      	lsls	r3, r3, #9
 8002ce8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f002 fc78 	bl	80055e8 <SDMMC_CmdBlockLength>
 8002cf8:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8002cfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00f      	beq.n	8002d20 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a9a      	ldr	r2, [pc, #616]	; (8002f70 <HAL_SD_ReadBlocks+0x308>)
 8002d06:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e194      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002d20:	f04f 33ff 	mov.w	r3, #4294967295
 8002d24:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	025b      	lsls	r3, r3, #9
 8002d2a:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002d2c:	2390      	movs	r3, #144	; 0x90
 8002d2e:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002d30:	2302      	movs	r3, #2
 8002d32:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002d34:	2300      	movs	r3, #0
 8002d36:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f107 0214 	add.w	r2, r7, #20
 8002d44:	4611      	mov	r1, r2
 8002d46:	4618      	mov	r0, r3
 8002d48:	f002 fc22 	bl	8005590 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d90a      	bls.n	8002d68 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2202      	movs	r2, #2
 8002d56:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f002 fc86 	bl	8005670 <SDMMC_CmdReadMultiBlock>
 8002d64:	6478      	str	r0, [r7, #68]	; 0x44
 8002d66:	e009      	b.n	8002d7c <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002d74:	4618      	mov	r0, r3
 8002d76:	f002 fc59 	bl	800562c <SDMMC_CmdReadSingleBlock>
 8002d7a:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8002d7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d012      	beq.n	8002da8 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a7a      	ldr	r2, [pc, #488]	; (8002f70 <HAL_SD_ReadBlocks+0x308>)
 8002d88:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d90:	431a      	orrs	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e150      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8002dac:	e061      	b.n	8002e72 <HAL_SD_ReadBlocks+0x20a>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d03c      	beq.n	8002e36 <HAL_SD_ReadBlocks+0x1ce>
 8002dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d039      	beq.n	8002e36 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	643b      	str	r3, [r7, #64]	; 0x40
 8002dc6:	e033      	b.n	8002e30 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f002 fb5a 	bl	8005486 <SDIO_ReadFIFO>
 8002dd2:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8002dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd6:	b2da      	uxtb	r2, r3
 8002dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dda:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8002ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dde:	3301      	adds	r3, #1
 8002de0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002de2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002de4:	3b01      	subs	r3, #1
 8002de6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dea:	0a1b      	lsrs	r3, r3, #8
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002df0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8002df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002df4:	3301      	adds	r3, #1
 8002df6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e00:	0c1b      	lsrs	r3, r3, #16
 8002e02:	b2da      	uxtb	r2, r3
 8002e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e06:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8002e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e10:	3b01      	subs	r3, #1
 8002e12:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e16:	0e1b      	lsrs	r3, r3, #24
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e1c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8002e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e20:	3301      	adds	r3, #1
 8002e22:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8002e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e26:	3b01      	subs	r3, #1
 8002e28:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8002e2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	643b      	str	r3, [r7, #64]	; 0x40
 8002e30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e32:	2b07      	cmp	r3, #7
 8002e34:	d9c8      	bls.n	8002dc8 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002e36:	f7fd fdc5 	bl	80009c4 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d902      	bls.n	8002e4c <HAL_SD_ReadBlocks+0x1e4>
 8002e46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d112      	bne.n	8002e72 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a47      	ldr	r2, [pc, #284]	; (8002f70 <HAL_SD_ReadBlocks+0x308>)
 8002e52:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e58:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e0eb      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e78:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d096      	beq.n	8002dae <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d022      	beq.n	8002ed4 <HAL_SD_ReadBlocks+0x26c>
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d91f      	bls.n	8002ed4 <HAL_SD_ReadBlocks+0x26c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d01b      	beq.n	8002ed4 <HAL_SD_ReadBlocks+0x26c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f002 fc4b 	bl	800573c <SDMMC_CmdStopTransfer>
 8002ea6:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8002ea8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d012      	beq.n	8002ed4 <HAL_SD_ReadBlocks+0x26c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a2f      	ldr	r2, [pc, #188]	; (8002f70 <HAL_SD_ReadBlocks+0x308>)
 8002eb4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e0ba      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eda:	f003 0308 	and.w	r3, r3, #8
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d012      	beq.n	8002f08 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a22      	ldr	r2, [pc, #136]	; (8002f70 <HAL_SD_ReadBlocks+0x308>)
 8002ee8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eee:	f043 0208 	orr.w	r2, r3, #8
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e0a0      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d012      	beq.n	8002f3c <HAL_SD_ReadBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a15      	ldr	r2, [pc, #84]	; (8002f70 <HAL_SD_ReadBlocks+0x308>)
 8002f1c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f22:	f043 0202 	orr.w	r2, r3, #2
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e086      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f42:	f003 0320 	and.w	r3, r3, #32
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d063      	beq.n	8003012 <HAL_SD_ReadBlocks+0x3aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a08      	ldr	r2, [pc, #32]	; (8002f70 <HAL_SD_ReadBlocks+0x308>)
 8002f50:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f56:	f043 0220 	orr.w	r2, r3, #32
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e06c      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
 8002f70:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f002 fa84 	bl	8005486 <SDIO_ReadFIFO>
 8002f7e:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8002f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f82:	b2da      	uxtb	r2, r3
 8002f84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f86:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8002f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f90:	3b01      	subs	r3, #1
 8002f92:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8002f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f96:	0a1b      	lsrs	r3, r3, #8
 8002f98:	b2da      	uxtb	r2, r3
 8002f9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f9c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002f9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8002fa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8002faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fac:	0c1b      	lsrs	r3, r3, #16
 8002fae:	b2da      	uxtb	r2, r3
 8002fb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8002fba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8002fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc2:	0e1b      	lsrs	r3, r3, #24
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fc8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8002fca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fcc:	3301      	adds	r3, #1
 8002fce:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8002fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8002fd6:	f7fd fcf5 	bl	80009c4 <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d902      	bls.n	8002fec <HAL_SD_ReadBlocks+0x384>
 8002fe6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d112      	bne.n	8003012 <HAL_SD_ReadBlocks+0x3aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a18      	ldr	r2, [pc, #96]	; (8003054 <HAL_SD_ReadBlocks+0x3ec>)
 8002ff2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e01b      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003018:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d002      	beq.n	8003026 <HAL_SD_ReadBlocks+0x3be>
 8003020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1a6      	bne.n	8002f74 <HAL_SD_ReadBlocks+0x30c>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f240 523a 	movw	r2, #1338	; 0x53a
 800302e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8003038:	2300      	movs	r3, #0
 800303a:	e006      	b.n	800304a <HAL_SD_ReadBlocks+0x3e2>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003040:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
  }
}
 800304a:	4618      	mov	r0, r3
 800304c:	3748      	adds	r7, #72	; 0x48
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	004005ff 	.word	0x004005ff

08003058 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b092      	sub	sp, #72	; 0x48
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
 8003064:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003066:	f7fd fcad 	bl	80009c4 <HAL_GetTick>
 800306a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d107      	bne.n	800308a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e182      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b01      	cmp	r3, #1
 8003094:	f040 8175 	bne.w	8003382 <HAL_SD_WriteBlocks+0x32a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800309e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	441a      	add	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d907      	bls.n	80030bc <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e169      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2203      	movs	r2, #3
 80030c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2200      	movs	r2, #0
 80030ca:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d002      	beq.n	80030da <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80030d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030d6:	025b      	lsls	r3, r3, #9
 80030d8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80030e2:	4618      	mov	r0, r3
 80030e4:	f002 fa80 	bl	80055e8 <SDMMC_CmdBlockLength>
 80030e8:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80030ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00f      	beq.n	8003110 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a9c      	ldr	r2, [pc, #624]	; (8003368 <HAL_SD_WriteBlocks+0x310>)
 80030f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030fe:	431a      	orrs	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e13f      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003110:	f04f 33ff 	mov.w	r3, #4294967295
 8003114:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	025b      	lsls	r3, r3, #9
 800311a:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800311c:	2390      	movs	r3, #144	; 0x90
 800311e:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003120:	2300      	movs	r3, #0
 8003122:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003124:	2300      	movs	r3, #0
 8003126:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003128:	2301      	movs	r3, #1
 800312a:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f107 0218 	add.w	r2, r7, #24
 8003134:	4611      	mov	r1, r2
 8003136:	4618      	mov	r0, r3
 8003138:	f002 fa2a 	bl	8005590 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d90a      	bls.n	8003158 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2220      	movs	r2, #32
 8003146:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800314e:	4618      	mov	r0, r3
 8003150:	f002 fad2 	bl	80056f8 <SDMMC_CmdWriteMultiBlock>
 8003154:	6478      	str	r0, [r7, #68]	; 0x44
 8003156:	e009      	b.n	800316c <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2210      	movs	r2, #16
 800315c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003164:	4618      	mov	r0, r3
 8003166:	f002 faa5 	bl	80056b4 <SDMMC_CmdWriteSingleBlock>
 800316a:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800316c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800316e:	2b00      	cmp	r3, #0
 8003170:	d012      	beq.n	8003198 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a7c      	ldr	r2, [pc, #496]	; (8003368 <HAL_SD_WriteBlocks+0x310>)
 8003178:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800317e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003180:	431a      	orrs	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e0fb      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800319c:	e065      	b.n	800326a <HAL_SD_WriteBlocks+0x212>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d040      	beq.n	800322e <HAL_SD_WriteBlocks+0x1d6>
 80031ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d03d      	beq.n	800322e <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80031b2:	2300      	movs	r3, #0
 80031b4:	643b      	str	r3, [r7, #64]	; 0x40
 80031b6:	e037      	b.n	8003228 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 80031b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80031be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031c0:	3301      	adds	r3, #1
 80031c2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80031c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031c6:	3b01      	subs	r3, #1
 80031c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80031ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	021a      	lsls	r2, r3, #8
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80031d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031d8:	3301      	adds	r3, #1
 80031da:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80031dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031de:	3b01      	subs	r3, #1
 80031e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80031e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	041a      	lsls	r2, r3, #16
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80031ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031f0:	3301      	adds	r3, #1
 80031f2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80031f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80031f6:	3b01      	subs	r3, #1
 80031f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80031fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	061a      	lsls	r2, r3, #24
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	4313      	orrs	r3, r2
 8003204:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003206:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003208:	3301      	adds	r3, #1
 800320a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800320c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800320e:	3b01      	subs	r3, #1
 8003210:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f107 0214 	add.w	r2, r7, #20
 800321a:	4611      	mov	r1, r2
 800321c:	4618      	mov	r0, r3
 800321e:	f002 f93f 	bl	80054a0 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8003222:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003224:	3301      	adds	r3, #1
 8003226:	643b      	str	r3, [r7, #64]	; 0x40
 8003228:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800322a:	2b07      	cmp	r3, #7
 800322c:	d9c4      	bls.n	80031b8 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800322e:	f7fd fbc9 	bl	80009c4 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800323a:	429a      	cmp	r2, r3
 800323c:	d902      	bls.n	8003244 <HAL_SD_WriteBlocks+0x1ec>
 800323e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003240:	2b00      	cmp	r3, #0
 8003242:	d112      	bne.n	800326a <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a47      	ldr	r2, [pc, #284]	; (8003368 <HAL_SD_WriteBlocks+0x310>)
 800324a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003250:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003252:	431a      	orrs	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e092      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003270:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8003274:	2b00      	cmp	r3, #0
 8003276:	d092      	beq.n	800319e <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800327e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003282:	2b00      	cmp	r3, #0
 8003284:	d022      	beq.n	80032cc <HAL_SD_WriteBlocks+0x274>
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d91f      	bls.n	80032cc <HAL_SD_WriteBlocks+0x274>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003290:	2b03      	cmp	r3, #3
 8003292:	d01b      	beq.n	80032cc <HAL_SD_WriteBlocks+0x274>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4618      	mov	r0, r3
 800329a:	f002 fa4f 	bl	800573c <SDMMC_CmdStopTransfer>
 800329e:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80032a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d012      	beq.n	80032cc <HAL_SD_WriteBlocks+0x274>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a2f      	ldr	r2, [pc, #188]	; (8003368 <HAL_SD_WriteBlocks+0x310>)
 80032ac:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032b4:	431a      	orrs	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e061      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d012      	beq.n	8003300 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a22      	ldr	r2, [pc, #136]	; (8003368 <HAL_SD_WriteBlocks+0x310>)
 80032e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e6:	f043 0208 	orr.w	r2, r3, #8
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e047      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d012      	beq.n	8003334 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a15      	ldr	r2, [pc, #84]	; (8003368 <HAL_SD_WriteBlocks+0x310>)
 8003314:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331a:	f043 0202 	orr.w	r2, r3, #2
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e02d      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800333a:	f003 0310 	and.w	r3, r3, #16
 800333e:	2b00      	cmp	r3, #0
 8003340:	d014      	beq.n	800336c <HAL_SD_WriteBlocks+0x314>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a08      	ldr	r2, [pc, #32]	; (8003368 <HAL_SD_WriteBlocks+0x310>)
 8003348:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800334e:	f043 0210 	orr.w	r2, r3, #16
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e013      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
 8003368:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f240 523a 	movw	r2, #1338	; 0x53a
 8003374:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	e006      	b.n	8003390 <HAL_SD_WriteBlocks+0x338>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003386:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
  }
}
 8003390:	4618      	mov	r0, r3
 8003392:	3748      	adds	r7, #72	; 0x48
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033a6:	0f9b      	lsrs	r3, r3, #30
 80033a8:	b2da      	uxtb	r2, r3
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033b2:	0e9b      	lsrs	r3, r3, #26
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	f003 030f 	and.w	r3, r3, #15
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033c4:	0e1b      	lsrs	r3, r3, #24
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	f003 0303 	and.w	r3, r3, #3
 80033cc:	b2da      	uxtb	r2, r3
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033d6:	0c1b      	lsrs	r3, r3, #16
 80033d8:	b2da      	uxtb	r2, r3
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033e2:	0a1b      	lsrs	r3, r3, #8
 80033e4:	b2da      	uxtb	r2, r3
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033f8:	0d1b      	lsrs	r3, r3, #20
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003404:	0c1b      	lsrs	r3, r3, #16
 8003406:	b2db      	uxtb	r3, r3
 8003408:	f003 030f 	and.w	r3, r3, #15
 800340c:	b2da      	uxtb	r2, r3
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003416:	0bdb      	lsrs	r3, r3, #15
 8003418:	b2db      	uxtb	r3, r3
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	b2da      	uxtb	r2, r3
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003428:	0b9b      	lsrs	r3, r3, #14
 800342a:	b2db      	uxtb	r3, r3
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	b2da      	uxtb	r2, r3
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800343a:	0b5b      	lsrs	r3, r3, #13
 800343c:	b2db      	uxtb	r3, r3
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	b2da      	uxtb	r2, r3
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800344c:	0b1b      	lsrs	r3, r3, #12
 800344e:	b2db      	uxtb	r3, r3
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	b2da      	uxtb	r2, r3
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	2200      	movs	r2, #0
 800345e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003464:	2b00      	cmp	r3, #0
 8003466:	d163      	bne.n	8003530 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800346c:	009a      	lsls	r2, r3, #2
 800346e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003472:	4013      	ands	r3, r2
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003478:	0f92      	lsrs	r2, r2, #30
 800347a:	431a      	orrs	r2, r3
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003484:	0edb      	lsrs	r3, r3, #27
 8003486:	b2db      	uxtb	r3, r3
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	b2da      	uxtb	r2, r3
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003496:	0e1b      	lsrs	r3, r3, #24
 8003498:	b2db      	uxtb	r3, r3
 800349a:	f003 0307 	and.w	r3, r3, #7
 800349e:	b2da      	uxtb	r2, r3
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034a8:	0d5b      	lsrs	r3, r3, #21
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	b2da      	uxtb	r2, r3
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034ba:	0c9b      	lsrs	r3, r3, #18
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	f003 0307 	and.w	r3, r3, #7
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034cc:	0bdb      	lsrs	r3, r3, #15
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	1c5a      	adds	r2, r3, #1
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	7e1b      	ldrb	r3, [r3, #24]
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	3302      	adds	r3, #2
 80034f0:	2201      	movs	r2, #1
 80034f2:	fa02 f303 	lsl.w	r3, r2, r3
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80034fa:	fb02 f203 	mul.w	r2, r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	7a1b      	ldrb	r3, [r3, #8]
 8003506:	b2db      	uxtb	r3, r3
 8003508:	f003 030f 	and.w	r3, r3, #15
 800350c:	2201      	movs	r2, #1
 800350e:	409a      	lsls	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800351c:	0a52      	lsrs	r2, r2, #9
 800351e:	fb02 f203 	mul.w	r2, r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f44f 7200 	mov.w	r2, #512	; 0x200
 800352c:	661a      	str	r2, [r3, #96]	; 0x60
 800352e:	e031      	b.n	8003594 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003534:	2b01      	cmp	r3, #1
 8003536:	d11d      	bne.n	8003574 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800353c:	041b      	lsls	r3, r3, #16
 800353e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003546:	0c1b      	lsrs	r3, r3, #16
 8003548:	431a      	orrs	r2, r3
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	3301      	adds	r3, #1
 8003554:	029a      	lsls	r2, r3, #10
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003568:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	661a      	str	r2, [r3, #96]	; 0x60
 8003572:	e00f      	b.n	8003594 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a58      	ldr	r2, [pc, #352]	; (80036dc <HAL_SD_GetCardCSD+0x344>)
 800357a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003580:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e09d      	b.n	80036d0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003598:	0b9b      	lsrs	r3, r3, #14
 800359a:	b2db      	uxtb	r3, r3
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	b2da      	uxtb	r2, r3
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035aa:	09db      	lsrs	r3, r3, #7
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035c2:	b2da      	uxtb	r2, r3
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035cc:	0fdb      	lsrs	r3, r3, #31
 80035ce:	b2da      	uxtb	r2, r3
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d8:	0f5b      	lsrs	r3, r3, #29
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	f003 0303 	and.w	r3, r3, #3
 80035e0:	b2da      	uxtb	r2, r3
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ea:	0e9b      	lsrs	r3, r3, #26
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	b2da      	uxtb	r2, r3
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035fc:	0d9b      	lsrs	r3, r3, #22
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	f003 030f 	and.w	r3, r3, #15
 8003604:	b2da      	uxtb	r2, r3
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800360e:	0d5b      	lsrs	r3, r3, #21
 8003610:	b2db      	uxtb	r3, r3
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	b2da      	uxtb	r2, r3
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800362a:	0c1b      	lsrs	r3, r3, #16
 800362c:	b2db      	uxtb	r3, r3
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	b2da      	uxtb	r2, r3
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800363e:	0bdb      	lsrs	r3, r3, #15
 8003640:	b2db      	uxtb	r3, r3
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	b2da      	uxtb	r2, r3
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003652:	0b9b      	lsrs	r3, r3, #14
 8003654:	b2db      	uxtb	r3, r3
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	b2da      	uxtb	r2, r3
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003666:	0b5b      	lsrs	r3, r3, #13
 8003668:	b2db      	uxtb	r3, r3
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	b2da      	uxtb	r2, r3
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800367a:	0b1b      	lsrs	r3, r3, #12
 800367c:	b2db      	uxtb	r3, r3
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	b2da      	uxtb	r2, r3
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800368e:	0a9b      	lsrs	r3, r3, #10
 8003690:	b2db      	uxtb	r3, r3
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	b2da      	uxtb	r2, r3
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a2:	0a1b      	lsrs	r3, r3, #8
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	f003 0303 	and.w	r3, r3, #3
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b6:	085b      	lsrs	r3, r3, #1
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr
 80036dc:	004005ff 	.word	0x004005ff

080036e0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8003738:	b5b0      	push	{r4, r5, r7, lr}
 800373a:	b08e      	sub	sp, #56	; 0x38
 800373c:	af04      	add	r7, sp, #16
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2203      	movs	r2, #3
 8003746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374e:	2b03      	cmp	r3, #3
 8003750:	d02e      	beq.n	80037b0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003758:	d106      	bne.n	8003768 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800375e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	639a      	str	r2, [r3, #56]	; 0x38
 8003766:	e029      	b.n	80037bc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800376e:	d10a      	bne.n	8003786 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 fa01 	bl	8003b78 <SD_WideBus_Enable>
 8003776:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800377c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	639a      	str	r2, [r3, #56]	; 0x38
 8003784:	e01a      	b.n	80037bc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d10a      	bne.n	80037a2 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f000 fa3e 	bl	8003c0e <SD_WideBus_Disable>
 8003792:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379a:	431a      	orrs	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	639a      	str	r2, [r3, #56]	; 0x38
 80037a0:	e00c      	b.n	80037bc <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037a6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	639a      	str	r2, [r3, #56]	; 0x38
 80037ae:	e005      	b.n	80037bc <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d009      	beq.n	80037d8 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a18      	ldr	r2, [pc, #96]	; (800382c <HAL_SD_ConfigWideBusOperation+0xf4>)
 80037ca:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e024      	b.n	8003822 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681d      	ldr	r5, [r3, #0]
 80037fe:	466c      	mov	r4, sp
 8003800:	f107 0318 	add.w	r3, r7, #24
 8003804:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003808:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800380c:	f107 030c 	add.w	r3, r7, #12
 8003810:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003812:	4628      	mov	r0, r5
 8003814:	f001 fe0c 	bl	8005430 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3728      	adds	r7, #40	; 0x28
 8003826:	46bd      	mov	sp, r7
 8003828:	bdb0      	pop	{r4, r5, r7, pc}
 800382a:	bf00      	nop
 800382c:	004005ff 	.word	0x004005ff

08003830 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8003838:	2300      	movs	r3, #0
 800383a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800383c:	f107 030c 	add.w	r3, r7, #12
 8003840:	4619      	mov	r1, r3
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f000 f970 	bl	8003b28 <SD_SendStatus>
 8003848:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d005      	beq.n	800385c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	431a      	orrs	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	0a5b      	lsrs	r3, r3, #9
 8003860:	f003 030f 	and.w	r3, r3, #15
 8003864:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8003866:	693b      	ldr	r3, [r7, #16]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3718      	adds	r7, #24
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003870:	b5b0      	push	{r4, r5, r7, lr}
 8003872:	b094      	sub	sp, #80	; 0x50
 8003874:	af04      	add	r7, sp, #16
 8003876:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8003878:	2301      	movs	r3, #1
 800387a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4618      	mov	r0, r3
 8003882:	f001 fe2d 	bl	80054e0 <SDIO_GetPowerState>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d102      	bne.n	8003892 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800388c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003890:	e0b7      	b.n	8003a02 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003896:	2b03      	cmp	r3, #3
 8003898:	d02f      	beq.n	80038fa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f002 f856 	bl	8005950 <SDMMC_CmdSendCID>
 80038a4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80038a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <SD_InitCard+0x40>
    {
      return errorstate;
 80038ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038ae:	e0a8      	b.n	8003a02 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2100      	movs	r1, #0
 80038b6:	4618      	mov	r0, r3
 80038b8:	f001 fe57 	bl	800556a <SDIO_GetResponse>
 80038bc:	4602      	mov	r2, r0
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2104      	movs	r1, #4
 80038c8:	4618      	mov	r0, r3
 80038ca:	f001 fe4e 	bl	800556a <SDIO_GetResponse>
 80038ce:	4602      	mov	r2, r0
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2108      	movs	r1, #8
 80038da:	4618      	mov	r0, r3
 80038dc:	f001 fe45 	bl	800556a <SDIO_GetResponse>
 80038e0:	4602      	mov	r2, r0
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	210c      	movs	r1, #12
 80038ec:	4618      	mov	r0, r3
 80038ee:	f001 fe3c 	bl	800556a <SDIO_GetResponse>
 80038f2:	4602      	mov	r2, r0
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fe:	2b03      	cmp	r3, #3
 8003900:	d00d      	beq.n	800391e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f107 020e 	add.w	r2, r7, #14
 800390a:	4611      	mov	r1, r2
 800390c:	4618      	mov	r0, r3
 800390e:	f002 f85c 	bl	80059ca <SDMMC_CmdSetRelAdd>
 8003912:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003914:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <SD_InitCard+0xae>
    {
      return errorstate;
 800391a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800391c:	e071      	b.n	8003a02 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003922:	2b03      	cmp	r3, #3
 8003924:	d036      	beq.n	8003994 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8003926:	89fb      	ldrh	r3, [r7, #14]
 8003928:	461a      	mov	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003936:	041b      	lsls	r3, r3, #16
 8003938:	4619      	mov	r1, r3
 800393a:	4610      	mov	r0, r2
 800393c:	f002 f826 	bl	800598c <SDMMC_CmdSendCSD>
 8003940:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003942:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <SD_InitCard+0xdc>
    {
      return errorstate;
 8003948:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800394a:	e05a      	b.n	8003a02 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2100      	movs	r1, #0
 8003952:	4618      	mov	r0, r3
 8003954:	f001 fe09 	bl	800556a <SDIO_GetResponse>
 8003958:	4602      	mov	r2, r0
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2104      	movs	r1, #4
 8003964:	4618      	mov	r0, r3
 8003966:	f001 fe00 	bl	800556a <SDIO_GetResponse>
 800396a:	4602      	mov	r2, r0
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2108      	movs	r1, #8
 8003976:	4618      	mov	r0, r3
 8003978:	f001 fdf7 	bl	800556a <SDIO_GetResponse>
 800397c:	4602      	mov	r2, r0
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	210c      	movs	r1, #12
 8003988:	4618      	mov	r0, r3
 800398a:	f001 fdee 	bl	800556a <SDIO_GetResponse>
 800398e:	4602      	mov	r2, r0
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2104      	movs	r1, #4
 800399a:	4618      	mov	r0, r3
 800399c:	f001 fde5 	bl	800556a <SDIO_GetResponse>
 80039a0:	4603      	mov	r3, r0
 80039a2:	0d1a      	lsrs	r2, r3, #20
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80039a8:	f107 0310 	add.w	r3, r7, #16
 80039ac:	4619      	mov	r1, r3
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7ff fcf2 	bl	8003398 <HAL_SD_GetCardCSD>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d002      	beq.n	80039c0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80039ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80039be:	e020      	b.n	8003a02 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6819      	ldr	r1, [r3, #0]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039c8:	041b      	lsls	r3, r3, #16
 80039ca:	f04f 0400 	mov.w	r4, #0
 80039ce:	461a      	mov	r2, r3
 80039d0:	4623      	mov	r3, r4
 80039d2:	4608      	mov	r0, r1
 80039d4:	f001 fed4 	bl	8005780 <SDMMC_CmdSelDesel>
 80039d8:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80039da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <SD_InitCard+0x174>
  {
    return errorstate;
 80039e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039e2:	e00e      	b.n	8003a02 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681d      	ldr	r5, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	466c      	mov	r4, sp
 80039ec:	f103 0210 	add.w	r2, r3, #16
 80039f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80039f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80039f6:	3304      	adds	r3, #4
 80039f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039fa:	4628      	mov	r0, r5
 80039fc:	f001 fd18 	bl	8005430 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3740      	adds	r7, #64	; 0x40
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003a0c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f001 fece 	bl	80057c6 <SDMMC_CmdGoIdleState>
 8003a2a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <SD_PowerON+0x2a>
  {
    return errorstate;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	e072      	b.n	8003b1c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f001 fee1 	bl	8005802 <SDMMC_CmdOperCond>
 8003a40:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00d      	beq.n	8003a64 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4618      	mov	r0, r3
 8003a54:	f001 feb7 	bl	80057c6 <SDMMC_CmdGoIdleState>
 8003a58:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d004      	beq.n	8003a6a <SD_PowerON+0x5e>
    {
      return errorstate;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	e05b      	b.n	8003b1c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d137      	bne.n	8003ae2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2100      	movs	r1, #0
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f001 fee1 	bl	8005840 <SDMMC_CmdAppCommand>
 8003a7e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d02d      	beq.n	8003ae2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003a86:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003a8a:	e047      	b.n	8003b1c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2100      	movs	r1, #0
 8003a92:	4618      	mov	r0, r3
 8003a94:	f001 fed4 	bl	8005840 <SDMMC_CmdAppCommand>
 8003a98:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <SD_PowerON+0x98>
    {
      return errorstate;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	e03b      	b.n	8003b1c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	491e      	ldr	r1, [pc, #120]	; (8003b24 <SD_PowerON+0x118>)
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f001 feea 	bl	8005884 <SDMMC_CmdAppOperCommand>
 8003ab0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d002      	beq.n	8003abe <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003ab8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003abc:	e02e      	b.n	8003b1c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f001 fd50 	bl	800556a <SDIO_GetResponse>
 8003aca:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	0fdb      	lsrs	r3, r3, #31
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d101      	bne.n	8003ad8 <SD_PowerON+0xcc>
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e000      	b.n	8003ada <SD_PowerON+0xce>
 8003ad8:	2300      	movs	r3, #0
 8003ada:	613b      	str	r3, [r7, #16]

    count++;
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d802      	bhi.n	8003af2 <SD_PowerON+0xe6>
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d0cc      	beq.n	8003a8c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d902      	bls.n	8003b02 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8003afc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b00:	e00c      	b.n	8003b1c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	645a      	str	r2, [r3, #68]	; 0x44
 8003b12:	e002      	b.n	8003b1a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3718      	adds	r7, #24
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	c1100000 	.word	0xc1100000

08003b28 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d102      	bne.n	8003b3e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8003b38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003b3c:	e018      	b.n	8003b70 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b46:	041b      	lsls	r3, r3, #16
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4610      	mov	r0, r2
 8003b4c:	f001 ff5e 	bl	8005a0c <SDMMC_CmdSendStatus>
 8003b50:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <SD_SendStatus+0x34>
  {
    return errorstate;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	e009      	b.n	8003b70 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2100      	movs	r1, #0
 8003b62:	4618      	mov	r0, r3
 8003b64:	f001 fd01 	bl	800556a <SDIO_GetResponse>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8003b80:	2300      	movs	r3, #0
 8003b82:	60fb      	str	r3, [r7, #12]
 8003b84:	2300      	movs	r3, #0
 8003b86:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f001 fceb 	bl	800556a <SDIO_GetResponse>
 8003b94:	4603      	mov	r3, r0
 8003b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003b9e:	d102      	bne.n	8003ba6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8003ba0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ba4:	e02f      	b.n	8003c06 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8003ba6:	f107 030c 	add.w	r3, r7, #12
 8003baa:	4619      	mov	r1, r3
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 f879 	bl	8003ca4 <SD_FindSCR>
 8003bb2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	e023      	b.n	8003c06 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01c      	beq.n	8003c02 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bd0:	041b      	lsls	r3, r3, #16
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	4610      	mov	r0, r2
 8003bd6:	f001 fe33 	bl	8005840 <SDMMC_CmdAppCommand>
 8003bda:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d001      	beq.n	8003be6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	e00f      	b.n	8003c06 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2102      	movs	r1, #2
 8003bec:	4618      	mov	r0, r3
 8003bee:	f001 fe6c 	bl	80058ca <SDMMC_CmdBusWidth>
 8003bf2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	e003      	b.n	8003c06 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	e001      	b.n	8003c06 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003c02:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3718      	adds	r7, #24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b086      	sub	sp, #24
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8003c16:	2300      	movs	r3, #0
 8003c18:	60fb      	str	r3, [r7, #12]
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2100      	movs	r1, #0
 8003c24:	4618      	mov	r0, r3
 8003c26:	f001 fca0 	bl	800556a <SDIO_GetResponse>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003c34:	d102      	bne.n	8003c3c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8003c36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c3a:	e02f      	b.n	8003c9c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8003c3c:	f107 030c 	add.w	r3, r7, #12
 8003c40:	4619      	mov	r1, r3
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f82e 	bl	8003ca4 <SD_FindSCR>
 8003c48:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	e023      	b.n	8003c9c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d01c      	beq.n	8003c98 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c66:	041b      	lsls	r3, r3, #16
 8003c68:	4619      	mov	r1, r3
 8003c6a:	4610      	mov	r0, r2
 8003c6c:	f001 fde8 	bl	8005840 <SDMMC_CmdAppCommand>
 8003c70:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	e00f      	b.n	8003c9c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2100      	movs	r1, #0
 8003c82:	4618      	mov	r0, r3
 8003c84:	f001 fe21 	bl	80058ca <SDMMC_CmdBusWidth>
 8003c88:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	e003      	b.n	8003c9c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8003c94:	2300      	movs	r3, #0
 8003c96:	e001      	b.n	8003c9c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003c98:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8003ca4:	b590      	push	{r4, r7, lr}
 8003ca6:	b08f      	sub	sp, #60	; 0x3c
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003cae:	f7fc fe89 	bl	80009c4 <HAL_GetTick>
 8003cb2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60bb      	str	r3, [r7, #8]
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2108      	movs	r1, #8
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f001 fc8c 	bl	80055e8 <SDMMC_CmdBlockLength>
 8003cd0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8003cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <SD_FindSCR+0x38>
  {
    return errorstate;
 8003cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cda:	e0a9      	b.n	8003e30 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ce4:	041b      	lsls	r3, r3, #16
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	4610      	mov	r0, r2
 8003cea:	f001 fda9 	bl	8005840 <SDMMC_CmdAppCommand>
 8003cee:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8003cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <SD_FindSCR+0x56>
  {
    return errorstate;
 8003cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf8:	e09a      	b.n	8003e30 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003cfe:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8003d00:	2308      	movs	r3, #8
 8003d02:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8003d04:	2330      	movs	r3, #48	; 0x30
 8003d06:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003d08:	2302      	movs	r3, #2
 8003d0a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8003d10:	2301      	movs	r3, #1
 8003d12:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f107 0210 	add.w	r2, r7, #16
 8003d1c:	4611      	mov	r1, r2
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f001 fc36 	bl	8005590 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f001 fdf0 	bl	800590e <SDMMC_CmdSendSCR>
 8003d2e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8003d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d022      	beq.n	8003d7c <SD_FindSCR+0xd8>
  {
    return errorstate;
 8003d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d38:	e07a      	b.n	8003e30 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00e      	beq.n	8003d66 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6819      	ldr	r1, [r3, #0]
 8003d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	f107 0208 	add.w	r2, r7, #8
 8003d54:	18d4      	adds	r4, r2, r3
 8003d56:	4608      	mov	r0, r1
 8003d58:	f001 fb95 	bl	8005486 <SDIO_ReadFIFO>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	6023      	str	r3, [r4, #0]
      index++;
 8003d60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d62:	3301      	adds	r3, #1
 8003d64:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8003d66:	f7fc fe2d 	bl	80009c4 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d74:	d102      	bne.n	8003d7c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8003d76:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003d7a:	e059      	b.n	8003e30 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d82:	f240 432a 	movw	r3, #1066	; 0x42a
 8003d86:	4013      	ands	r3, r2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0d6      	beq.n	8003d3a <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d92:	f003 0308 	and.w	r3, r3, #8
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d005      	beq.n	8003da6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	2208      	movs	r2, #8
 8003da0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8003da2:	2308      	movs	r3, #8
 8003da4:	e044      	b.n	8003e30 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d005      	beq.n	8003dc0 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2202      	movs	r2, #2
 8003dba:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	e037      	b.n	8003e30 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dc6:	f003 0320 	and.w	r3, r3, #32
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d005      	beq.n	8003dda <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2220      	movs	r2, #32
 8003dd4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8003dd6:	2320      	movs	r3, #32
 8003dd8:	e02a      	b.n	8003e30 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f240 523a 	movw	r2, #1338	; 0x53a
 8003de2:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	061a      	lsls	r2, r3, #24
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	021b      	lsls	r3, r3, #8
 8003dec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003df0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	0a1b      	lsrs	r3, r3, #8
 8003df6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8003dfa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	0e1b      	lsrs	r3, r3, #24
 8003e00:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8003e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e04:	601a      	str	r2, [r3, #0]
    scr++;
 8003e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e08:	3304      	adds	r3, #4
 8003e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	061a      	lsls	r2, r3, #24
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	021b      	lsls	r3, r3, #8
 8003e14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003e18:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	0a1b      	lsrs	r3, r3, #8
 8003e1e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8003e22:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	0e1b      	lsrs	r3, r3, #24
 8003e28:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8003e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e2c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	373c      	adds	r7, #60	; 0x3c
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd90      	pop	{r4, r7, pc}

08003e38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e056      	b.n	8003ef8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d106      	bne.n	8003e6a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f007 fc4f 	bl	800b708 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e80:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	431a      	orrs	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	431a      	orrs	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	695b      	ldr	r3, [r3, #20]
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	431a      	orrs	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	ea42 0103 	orr.w	r1, r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	0c1b      	lsrs	r3, r3, #16
 8003ec8:	f003 0104 	and.w	r1, r3, #4
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	69da      	ldr	r2, [r3, #28]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ee6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3708      	adds	r7, #8
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t const * const pData, uint16_t Size, uint32_t Timeout)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b088      	sub	sp, #32
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	60b9      	str	r1, [r7, #8]
 8003f0a:	603b      	str	r3, [r7, #0]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f10:	2300      	movs	r3, #0
 8003f12:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d101      	bne.n	8003f22 <HAL_SPI_Transmit+0x22>
 8003f1e:	2302      	movs	r3, #2
 8003f20:	e11e      	b.n	8004160 <HAL_SPI_Transmit+0x260>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f2a:	f7fc fd4b 	bl	80009c4 <HAL_GetTick>
 8003f2e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003f30:	88fb      	ldrh	r3, [r7, #6]
 8003f32:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d002      	beq.n	8003f46 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
 8003f42:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f44:	e103      	b.n	800414e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d002      	beq.n	8003f52 <HAL_SPI_Transmit+0x52>
 8003f4c:	88fb      	ldrh	r3, [r7, #6]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d102      	bne.n	8003f58 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f56:	e0fa      	b.n	800414e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2203      	movs	r2, #3
 8003f5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	88fa      	ldrh	r2, [r7, #6]
 8003f70:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	88fa      	ldrh	r2, [r7, #6]
 8003f76:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f9e:	d107      	bne.n	8003fb0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fba:	2b40      	cmp	r3, #64	; 0x40
 8003fbc:	d007      	beq.n	8003fce <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fcc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fd6:	d14b      	bne.n	8004070 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <HAL_SPI_Transmit+0xe6>
 8003fe0:	8afb      	ldrh	r3, [r7, #22]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d13e      	bne.n	8004064 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fea:	881a      	ldrh	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff6:	1c9a      	adds	r2, r3, #2
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004000:	b29b      	uxth	r3, r3
 8004002:	3b01      	subs	r3, #1
 8004004:	b29a      	uxth	r2, r3
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800400a:	e02b      	b.n	8004064 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b02      	cmp	r3, #2
 8004018:	d112      	bne.n	8004040 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401e:	881a      	ldrh	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402a:	1c9a      	adds	r2, r3, #2
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004034:	b29b      	uxth	r3, r3
 8004036:	3b01      	subs	r3, #1
 8004038:	b29a      	uxth	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	86da      	strh	r2, [r3, #54]	; 0x36
 800403e:	e011      	b.n	8004064 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004040:	f7fc fcc0 	bl	80009c4 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d803      	bhi.n	8004058 <HAL_SPI_Transmit+0x158>
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004056:	d102      	bne.n	800405e <HAL_SPI_Transmit+0x15e>
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d102      	bne.n	8004064 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004062:	e074      	b.n	800414e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004068:	b29b      	uxth	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1ce      	bne.n	800400c <HAL_SPI_Transmit+0x10c>
 800406e:	e04c      	b.n	800410a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d002      	beq.n	800407e <HAL_SPI_Transmit+0x17e>
 8004078:	8afb      	ldrh	r3, [r7, #22]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d140      	bne.n	8004100 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	330c      	adds	r3, #12
 8004088:	7812      	ldrb	r2, [r2, #0]
 800408a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800409a:	b29b      	uxth	r3, r3
 800409c:	3b01      	subs	r3, #1
 800409e:	b29a      	uxth	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80040a4:	e02c      	b.n	8004100 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d113      	bne.n	80040dc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	330c      	adds	r3, #12
 80040be:	7812      	ldrb	r2, [r2, #0]
 80040c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c6:	1c5a      	adds	r2, r3, #1
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	3b01      	subs	r3, #1
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	86da      	strh	r2, [r3, #54]	; 0x36
 80040da:	e011      	b.n	8004100 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040dc:	f7fc fc72 	bl	80009c4 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d803      	bhi.n	80040f4 <HAL_SPI_Transmit+0x1f4>
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f2:	d102      	bne.n	80040fa <HAL_SPI_Transmit+0x1fa>
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d102      	bne.n	8004100 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80040fe:	e026      	b.n	800414e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004104:	b29b      	uxth	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d1cd      	bne.n	80040a6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	6839      	ldr	r1, [r7, #0]
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 fba4 	bl	800485c <SPI_EndRxTxTransaction>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d002      	beq.n	8004120 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2220      	movs	r2, #32
 800411e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10a      	bne.n	800413e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004128:	2300      	movs	r3, #0
 800412a:	613b      	str	r3, [r7, #16]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	613b      	str	r3, [r7, #16]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	613b      	str	r3, [r7, #16]
 800413c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004142:	2b00      	cmp	r3, #0
 8004144:	d002      	beq.n	800414c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	77fb      	strb	r3, [r7, #31]
 800414a:	e000      	b.n	800414e <HAL_SPI_Transmit+0x24e>
  }

error:
 800414c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800415e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004160:	4618      	mov	r0, r3
 8004162:	3720      	adds	r7, #32
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b088      	sub	sp, #32
 800416c:	af02      	add	r7, sp, #8
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	603b      	str	r3, [r7, #0]
 8004174:	4613      	mov	r3, r2
 8004176:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004178:	2300      	movs	r3, #0
 800417a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004184:	d112      	bne.n	80041ac <HAL_SPI_Receive+0x44>
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d10e      	bne.n	80041ac <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2204      	movs	r2, #4
 8004192:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004196:	88fa      	ldrh	r2, [r7, #6]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	4613      	mov	r3, r2
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	68b9      	ldr	r1, [r7, #8]
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 f8e9 	bl	800437a <HAL_SPI_TransmitReceive>
 80041a8:	4603      	mov	r3, r0
 80041aa:	e0e2      	b.n	8004372 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d101      	bne.n	80041ba <HAL_SPI_Receive+0x52>
 80041b6:	2302      	movs	r3, #2
 80041b8:	e0db      	b.n	8004372 <HAL_SPI_Receive+0x20a>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2201      	movs	r2, #1
 80041be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041c2:	f7fc fbff 	bl	80009c4 <HAL_GetTick>
 80041c6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d002      	beq.n	80041da <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80041d4:	2302      	movs	r3, #2
 80041d6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041d8:	e0c2      	b.n	8004360 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d002      	beq.n	80041e6 <HAL_SPI_Receive+0x7e>
 80041e0:	88fb      	ldrh	r3, [r7, #6]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d102      	bne.n	80041ec <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041ea:	e0b9      	b.n	8004360 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2204      	movs	r2, #4
 80041f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	88fa      	ldrh	r2, [r7, #6]
 8004204:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	88fa      	ldrh	r2, [r7, #6]
 800420a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004232:	d107      	bne.n	8004244 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004242:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800424e:	2b40      	cmp	r3, #64	; 0x40
 8004250:	d007      	beq.n	8004262 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004260:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d162      	bne.n	8004330 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800426a:	e02e      	b.n	80042ca <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b01      	cmp	r3, #1
 8004278:	d115      	bne.n	80042a6 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f103 020c 	add.w	r2, r3, #12
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004286:	7812      	ldrb	r2, [r2, #0]
 8004288:	b2d2      	uxtb	r2, r2
 800428a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80042a4:	e011      	b.n	80042ca <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042a6:	f7fc fb8d 	bl	80009c4 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d803      	bhi.n	80042be <HAL_SPI_Receive+0x156>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042bc:	d102      	bne.n	80042c4 <HAL_SPI_Receive+0x15c>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d102      	bne.n	80042ca <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80042c8:	e04a      	b.n	8004360 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d1cb      	bne.n	800426c <HAL_SPI_Receive+0x104>
 80042d4:	e031      	b.n	800433a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f003 0301 	and.w	r3, r3, #1
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d113      	bne.n	800430c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68da      	ldr	r2, [r3, #12]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ee:	b292      	uxth	r2, r2
 80042f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f6:	1c9a      	adds	r2, r3, #2
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004300:	b29b      	uxth	r3, r3
 8004302:	3b01      	subs	r3, #1
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	87da      	strh	r2, [r3, #62]	; 0x3e
 800430a:	e011      	b.n	8004330 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800430c:	f7fc fb5a 	bl	80009c4 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	683a      	ldr	r2, [r7, #0]
 8004318:	429a      	cmp	r2, r3
 800431a:	d803      	bhi.n	8004324 <HAL_SPI_Receive+0x1bc>
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004322:	d102      	bne.n	800432a <HAL_SPI_Receive+0x1c2>
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d102      	bne.n	8004330 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800432e:	e017      	b.n	8004360 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1cd      	bne.n	80042d6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	6839      	ldr	r1, [r7, #0]
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	f000 fa27 	bl	8004792 <SPI_EndRxTransaction>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d002      	beq.n	8004350 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2220      	movs	r2, #32
 800434e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004354:	2b00      	cmp	r3, #0
 8004356:	d002      	beq.n	800435e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	75fb      	strb	r3, [r7, #23]
 800435c:	e000      	b.n	8004360 <HAL_SPI_Receive+0x1f8>
  }

error :
 800435e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004370:	7dfb      	ldrb	r3, [r7, #23]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b08c      	sub	sp, #48	; 0x30
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
 8004386:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004388:	2301      	movs	r3, #1
 800438a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800438c:	2300      	movs	r3, #0
 800438e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004398:	2b01      	cmp	r3, #1
 800439a:	d101      	bne.n	80043a0 <HAL_SPI_TransmitReceive+0x26>
 800439c:	2302      	movs	r3, #2
 800439e:	e18a      	b.n	80046b6 <HAL_SPI_TransmitReceive+0x33c>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043a8:	f7fc fb0c 	bl	80009c4 <HAL_GetTick>
 80043ac:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80043be:	887b      	ldrh	r3, [r7, #2]
 80043c0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80043c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d00f      	beq.n	80043ea <HAL_SPI_TransmitReceive+0x70>
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043d0:	d107      	bne.n	80043e2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d103      	bne.n	80043e2 <HAL_SPI_TransmitReceive+0x68>
 80043da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043de:	2b04      	cmp	r3, #4
 80043e0:	d003      	beq.n	80043ea <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80043e2:	2302      	movs	r3, #2
 80043e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80043e8:	e15b      	b.n	80046a2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <HAL_SPI_TransmitReceive+0x82>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d002      	beq.n	80043fc <HAL_SPI_TransmitReceive+0x82>
 80043f6:	887b      	ldrh	r3, [r7, #2]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d103      	bne.n	8004404 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004402:	e14e      	b.n	80046a2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800440a:	b2db      	uxtb	r3, r3
 800440c:	2b04      	cmp	r3, #4
 800440e:	d003      	beq.n	8004418 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2205      	movs	r2, #5
 8004414:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	887a      	ldrh	r2, [r7, #2]
 8004428:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	887a      	ldrh	r2, [r7, #2]
 800442e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	68ba      	ldr	r2, [r7, #8]
 8004434:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	887a      	ldrh	r2, [r7, #2]
 800443a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	887a      	ldrh	r2, [r7, #2]
 8004440:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004458:	2b40      	cmp	r3, #64	; 0x40
 800445a:	d007      	beq.n	800446c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800446a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004474:	d178      	bne.n	8004568 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d002      	beq.n	8004484 <HAL_SPI_TransmitReceive+0x10a>
 800447e:	8b7b      	ldrh	r3, [r7, #26]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d166      	bne.n	8004552 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004488:	881a      	ldrh	r2, [r3, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004494:	1c9a      	adds	r2, r3, #2
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800449e:	b29b      	uxth	r3, r3
 80044a0:	3b01      	subs	r3, #1
 80044a2:	b29a      	uxth	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044a8:	e053      	b.n	8004552 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d11b      	bne.n	80044f0 <HAL_SPI_TransmitReceive+0x176>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d016      	beq.n	80044f0 <HAL_SPI_TransmitReceive+0x176>
 80044c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d113      	bne.n	80044f0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044cc:	881a      	ldrh	r2, [r3, #0]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d8:	1c9a      	adds	r2, r3, #2
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	3b01      	subs	r3, #1
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044ec:	2300      	movs	r3, #0
 80044ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d119      	bne.n	8004532 <HAL_SPI_TransmitReceive+0x1b8>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004502:	b29b      	uxth	r3, r3
 8004504:	2b00      	cmp	r3, #0
 8004506:	d014      	beq.n	8004532 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	68da      	ldr	r2, [r3, #12]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004512:	b292      	uxth	r2, r2
 8004514:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800451a:	1c9a      	adds	r2, r3, #2
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004524:	b29b      	uxth	r3, r3
 8004526:	3b01      	subs	r3, #1
 8004528:	b29a      	uxth	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800452e:	2301      	movs	r3, #1
 8004530:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004532:	f7fc fa47 	bl	80009c4 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800453e:	429a      	cmp	r2, r3
 8004540:	d807      	bhi.n	8004552 <HAL_SPI_TransmitReceive+0x1d8>
 8004542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004548:	d003      	beq.n	8004552 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004550:	e0a7      	b.n	80046a2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004556:	b29b      	uxth	r3, r3
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1a6      	bne.n	80044aa <HAL_SPI_TransmitReceive+0x130>
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004560:	b29b      	uxth	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1a1      	bne.n	80044aa <HAL_SPI_TransmitReceive+0x130>
 8004566:	e07c      	b.n	8004662 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d002      	beq.n	8004576 <HAL_SPI_TransmitReceive+0x1fc>
 8004570:	8b7b      	ldrh	r3, [r7, #26]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d16b      	bne.n	800464e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	330c      	adds	r3, #12
 8004580:	7812      	ldrb	r2, [r2, #0]
 8004582:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004588:	1c5a      	adds	r2, r3, #1
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800459c:	e057      	b.n	800464e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d11c      	bne.n	80045e6 <HAL_SPI_TransmitReceive+0x26c>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d017      	beq.n	80045e6 <HAL_SPI_TransmitReceive+0x26c>
 80045b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d114      	bne.n	80045e6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	330c      	adds	r3, #12
 80045c6:	7812      	ldrb	r2, [r2, #0]
 80045c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ce:	1c5a      	adds	r2, r3, #1
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045d8:	b29b      	uxth	r3, r3
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045e2:	2300      	movs	r3, #0
 80045e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d119      	bne.n	8004628 <HAL_SPI_TransmitReceive+0x2ae>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d014      	beq.n	8004628 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68da      	ldr	r2, [r3, #12]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004608:	b2d2      	uxtb	r2, r2
 800460a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004610:	1c5a      	adds	r2, r3, #1
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800461a:	b29b      	uxth	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004624:	2301      	movs	r3, #1
 8004626:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004628:	f7fc f9cc 	bl	80009c4 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004634:	429a      	cmp	r2, r3
 8004636:	d803      	bhi.n	8004640 <HAL_SPI_TransmitReceive+0x2c6>
 8004638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800463a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800463e:	d102      	bne.n	8004646 <HAL_SPI_TransmitReceive+0x2cc>
 8004640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004642:	2b00      	cmp	r3, #0
 8004644:	d103      	bne.n	800464e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800464c:	e029      	b.n	80046a2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004652:	b29b      	uxth	r3, r3
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1a2      	bne.n	800459e <HAL_SPI_TransmitReceive+0x224>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800465c:	b29b      	uxth	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d19d      	bne.n	800459e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004664:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f000 f8f8 	bl	800485c <SPI_EndRxTxTransaction>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d006      	beq.n	8004680 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2220      	movs	r2, #32
 800467c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800467e:	e010      	b.n	80046a2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10b      	bne.n	80046a0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004688:	2300      	movs	r3, #0
 800468a:	617b      	str	r3, [r7, #20]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	617b      	str	r3, [r7, #20]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	e000      	b.n	80046a2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80046a0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80046b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3730      	adds	r7, #48	; 0x30
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b084      	sub	sp, #16
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	60f8      	str	r0, [r7, #12]
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	603b      	str	r3, [r7, #0]
 80046ca:	4613      	mov	r3, r2
 80046cc:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046ce:	e04c      	b.n	800476a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d6:	d048      	beq.n	800476a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80046d8:	f7fc f974 	bl	80009c4 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	683a      	ldr	r2, [r7, #0]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d902      	bls.n	80046ee <SPI_WaitFlagStateUntilTimeout+0x30>
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d13d      	bne.n	800476a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	685a      	ldr	r2, [r3, #4]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80046fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004706:	d111      	bne.n	800472c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004710:	d004      	beq.n	800471c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800471a:	d107      	bne.n	800472c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800472a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004730:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004734:	d10f      	bne.n	8004756 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004744:	601a      	str	r2, [r3, #0]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004754:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e00f      	b.n	800478a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	689a      	ldr	r2, [r3, #8]
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	4013      	ands	r3, r2
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	429a      	cmp	r2, r3
 8004778:	bf0c      	ite	eq
 800477a:	2301      	moveq	r3, #1
 800477c:	2300      	movne	r3, #0
 800477e:	b2db      	uxtb	r3, r3
 8004780:	461a      	mov	r2, r3
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	429a      	cmp	r2, r3
 8004786:	d1a3      	bne.n	80046d0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b086      	sub	sp, #24
 8004796:	af02      	add	r7, sp, #8
 8004798:	60f8      	str	r0, [r7, #12]
 800479a:	60b9      	str	r1, [r7, #8]
 800479c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047a6:	d111      	bne.n	80047cc <SPI_EndRxTransaction+0x3a>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047b0:	d004      	beq.n	80047bc <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ba:	d107      	bne.n	80047cc <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047ca:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047d4:	d12a      	bne.n	800482c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047de:	d012      	beq.n	8004806 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	9300      	str	r3, [sp, #0]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	2200      	movs	r2, #0
 80047e8:	2180      	movs	r1, #128	; 0x80
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f7ff ff67 	bl	80046be <SPI_WaitFlagStateUntilTimeout>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d02d      	beq.n	8004852 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047fa:	f043 0220 	orr.w	r2, r3, #32
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e026      	b.n	8004854 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	9300      	str	r3, [sp, #0]
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	2200      	movs	r2, #0
 800480e:	2101      	movs	r1, #1
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f7ff ff54 	bl	80046be <SPI_WaitFlagStateUntilTimeout>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01a      	beq.n	8004852 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004820:	f043 0220 	orr.w	r2, r3, #32
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e013      	b.n	8004854 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	9300      	str	r3, [sp, #0]
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	2200      	movs	r2, #0
 8004834:	2101      	movs	r1, #1
 8004836:	68f8      	ldr	r0, [r7, #12]
 8004838:	f7ff ff41 	bl	80046be <SPI_WaitFlagStateUntilTimeout>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d007      	beq.n	8004852 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004846:	f043 0220 	orr.w	r2, r3, #32
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e000      	b.n	8004854 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b088      	sub	sp, #32
 8004860:	af02      	add	r7, sp, #8
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004868:	4b1b      	ldr	r3, [pc, #108]	; (80048d8 <SPI_EndRxTxTransaction+0x7c>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a1b      	ldr	r2, [pc, #108]	; (80048dc <SPI_EndRxTxTransaction+0x80>)
 800486e:	fba2 2303 	umull	r2, r3, r2, r3
 8004872:	0d5b      	lsrs	r3, r3, #21
 8004874:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004878:	fb02 f303 	mul.w	r3, r2, r3
 800487c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004886:	d112      	bne.n	80048ae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	9300      	str	r3, [sp, #0]
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	2200      	movs	r2, #0
 8004890:	2180      	movs	r1, #128	; 0x80
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f7ff ff13 	bl	80046be <SPI_WaitFlagStateUntilTimeout>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d016      	beq.n	80048cc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a2:	f043 0220 	orr.w	r2, r3, #32
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e00f      	b.n	80048ce <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00a      	beq.n	80048ca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	3b01      	subs	r3, #1
 80048b8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048c4:	2b80      	cmp	r3, #128	; 0x80
 80048c6:	d0f2      	beq.n	80048ae <SPI_EndRxTxTransaction+0x52>
 80048c8:	e000      	b.n	80048cc <SPI_EndRxTxTransaction+0x70>
        break;
 80048ca:	bf00      	nop
  }

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	20000008 	.word	0x20000008
 80048dc:	165e9f81 	.word	0x165e9f81

080048e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e01d      	b.n	800492e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d106      	bne.n	800490c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f006 ff66 	bl	800b7d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2202      	movs	r2, #2
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3304      	adds	r3, #4
 800491c:	4619      	mov	r1, r3
 800491e:	4610      	mov	r0, r2
 8004920:	f000 f9fa 	bl	8004d18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3708      	adds	r7, #8
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}

08004936 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004936:	b580      	push	{r7, lr}
 8004938:	b082      	sub	sp, #8
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e01d      	b.n	8004984 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800494e:	b2db      	uxtb	r3, r3
 8004950:	2b00      	cmp	r3, #0
 8004952:	d106      	bne.n	8004962 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 f815 	bl	800498c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2202      	movs	r2, #2
 8004966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	3304      	adds	r3, #4
 8004972:	4619      	mov	r1, r3
 8004974:	4610      	mov	r0, r2
 8004976:	f000 f9cf 	bl	8004d18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2201      	movs	r2, #1
 800497e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3708      	adds	r7, #8
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2201      	movs	r2, #1
 80049b0:	6839      	ldr	r1, [r7, #0]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 fc9a 	bl	80052ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a15      	ldr	r2, [pc, #84]	; (8004a14 <HAL_TIM_PWM_Start+0x74>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d004      	beq.n	80049cc <HAL_TIM_PWM_Start+0x2c>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a14      	ldr	r2, [pc, #80]	; (8004a18 <HAL_TIM_PWM_Start+0x78>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d101      	bne.n	80049d0 <HAL_TIM_PWM_Start+0x30>
 80049cc:	2301      	movs	r3, #1
 80049ce:	e000      	b.n	80049d2 <HAL_TIM_PWM_Start+0x32>
 80049d0:	2300      	movs	r3, #0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d007      	beq.n	80049e6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f003 0307 	and.w	r3, r3, #7
 80049f0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2b06      	cmp	r3, #6
 80049f6:	d007      	beq.n	8004a08 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f042 0201 	orr.w	r2, r2, #1
 8004a06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	40010000 	.word	0x40010000
 8004a18:	40010400 	.word	0x40010400

08004a1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d101      	bne.n	8004a36 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004a32:	2302      	movs	r3, #2
 8004a34:	e0b4      	b.n	8004ba0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2202      	movs	r2, #2
 8004a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2b0c      	cmp	r3, #12
 8004a4a:	f200 809f 	bhi.w	8004b8c <HAL_TIM_PWM_ConfigChannel+0x170>
 8004a4e:	a201      	add	r2, pc, #4	; (adr r2, 8004a54 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a54:	08004a89 	.word	0x08004a89
 8004a58:	08004b8d 	.word	0x08004b8d
 8004a5c:	08004b8d 	.word	0x08004b8d
 8004a60:	08004b8d 	.word	0x08004b8d
 8004a64:	08004ac9 	.word	0x08004ac9
 8004a68:	08004b8d 	.word	0x08004b8d
 8004a6c:	08004b8d 	.word	0x08004b8d
 8004a70:	08004b8d 	.word	0x08004b8d
 8004a74:	08004b0b 	.word	0x08004b0b
 8004a78:	08004b8d 	.word	0x08004b8d
 8004a7c:	08004b8d 	.word	0x08004b8d
 8004a80:	08004b8d 	.word	0x08004b8d
 8004a84:	08004b4b 	.word	0x08004b4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68b9      	ldr	r1, [r7, #8]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 f9e2 	bl	8004e58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	699a      	ldr	r2, [r3, #24]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f042 0208 	orr.w	r2, r2, #8
 8004aa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	699a      	ldr	r2, [r3, #24]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 0204 	bic.w	r2, r2, #4
 8004ab2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	6999      	ldr	r1, [r3, #24]
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	691a      	ldr	r2, [r3, #16]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	619a      	str	r2, [r3, #24]
      break;
 8004ac6:	e062      	b.n	8004b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68b9      	ldr	r1, [r7, #8]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f000 fa32 	bl	8004f38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699a      	ldr	r2, [r3, #24]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ae2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699a      	ldr	r2, [r3, #24]
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004af2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6999      	ldr	r1, [r3, #24]
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	021a      	lsls	r2, r3, #8
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	430a      	orrs	r2, r1
 8004b06:	619a      	str	r2, [r3, #24]
      break;
 8004b08:	e041      	b.n	8004b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68b9      	ldr	r1, [r7, #8]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f000 fa87 	bl	8005024 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	69da      	ldr	r2, [r3, #28]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f042 0208 	orr.w	r2, r2, #8
 8004b24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69da      	ldr	r2, [r3, #28]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f022 0204 	bic.w	r2, r2, #4
 8004b34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	69d9      	ldr	r1, [r3, #28]
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	691a      	ldr	r2, [r3, #16]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	430a      	orrs	r2, r1
 8004b46:	61da      	str	r2, [r3, #28]
      break;
 8004b48:	e021      	b.n	8004b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68b9      	ldr	r1, [r7, #8]
 8004b50:	4618      	mov	r0, r3
 8004b52:	f000 fadb 	bl	800510c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	69da      	ldr	r2, [r3, #28]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	69da      	ldr	r2, [r3, #28]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	69d9      	ldr	r1, [r3, #28]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	021a      	lsls	r2, r3, #8
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	430a      	orrs	r2, r1
 8004b88:	61da      	str	r2, [r3, #28]
      break;
 8004b8a:	e000      	b.n	8004b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004b8c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d101      	bne.n	8004bc0 <HAL_TIM_ConfigClockSource+0x18>
 8004bbc:	2302      	movs	r3, #2
 8004bbe:	e0a6      	b.n	8004d0e <HAL_TIM_ConfigClockSource+0x166>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004bde:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004be6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2b40      	cmp	r3, #64	; 0x40
 8004bf6:	d067      	beq.n	8004cc8 <HAL_TIM_ConfigClockSource+0x120>
 8004bf8:	2b40      	cmp	r3, #64	; 0x40
 8004bfa:	d80b      	bhi.n	8004c14 <HAL_TIM_ConfigClockSource+0x6c>
 8004bfc:	2b10      	cmp	r3, #16
 8004bfe:	d073      	beq.n	8004ce8 <HAL_TIM_ConfigClockSource+0x140>
 8004c00:	2b10      	cmp	r3, #16
 8004c02:	d802      	bhi.n	8004c0a <HAL_TIM_ConfigClockSource+0x62>
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d06f      	beq.n	8004ce8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004c08:	e078      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004c0a:	2b20      	cmp	r3, #32
 8004c0c:	d06c      	beq.n	8004ce8 <HAL_TIM_ConfigClockSource+0x140>
 8004c0e:	2b30      	cmp	r3, #48	; 0x30
 8004c10:	d06a      	beq.n	8004ce8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004c12:	e073      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004c14:	2b70      	cmp	r3, #112	; 0x70
 8004c16:	d00d      	beq.n	8004c34 <HAL_TIM_ConfigClockSource+0x8c>
 8004c18:	2b70      	cmp	r3, #112	; 0x70
 8004c1a:	d804      	bhi.n	8004c26 <HAL_TIM_ConfigClockSource+0x7e>
 8004c1c:	2b50      	cmp	r3, #80	; 0x50
 8004c1e:	d033      	beq.n	8004c88 <HAL_TIM_ConfigClockSource+0xe0>
 8004c20:	2b60      	cmp	r3, #96	; 0x60
 8004c22:	d041      	beq.n	8004ca8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004c24:	e06a      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004c26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c2a:	d066      	beq.n	8004cfa <HAL_TIM_ConfigClockSource+0x152>
 8004c2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c30:	d017      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004c32:	e063      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6818      	ldr	r0, [r3, #0]
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	6899      	ldr	r1, [r3, #8]
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	685a      	ldr	r2, [r3, #4]
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	f000 fb32 	bl	80052ac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c56:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	609a      	str	r2, [r3, #8]
      break;
 8004c60:	e04c      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6818      	ldr	r0, [r3, #0]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	6899      	ldr	r1, [r3, #8]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	f000 fb1b 	bl	80052ac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	689a      	ldr	r2, [r3, #8]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c84:	609a      	str	r2, [r3, #8]
      break;
 8004c86:	e039      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6818      	ldr	r0, [r3, #0]
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	6859      	ldr	r1, [r3, #4]
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	461a      	mov	r2, r3
 8004c96:	f000 fa8f 	bl	80051b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2150      	movs	r1, #80	; 0x50
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f000 fae8 	bl	8005276 <TIM_ITRx_SetConfig>
      break;
 8004ca6:	e029      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	6859      	ldr	r1, [r3, #4]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	f000 faae 	bl	8005216 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2160      	movs	r1, #96	; 0x60
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 fad8 	bl	8005276 <TIM_ITRx_SetConfig>
      break;
 8004cc6:	e019      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6818      	ldr	r0, [r3, #0]
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	6859      	ldr	r1, [r3, #4]
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	f000 fa6f 	bl	80051b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2140      	movs	r1, #64	; 0x40
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f000 fac8 	bl	8005276 <TIM_ITRx_SetConfig>
      break;
 8004ce6:	e009      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4610      	mov	r0, r2
 8004cf4:	f000 fabf 	bl	8005276 <TIM_ITRx_SetConfig>
      break;
 8004cf8:	e000      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004cfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a40      	ldr	r2, [pc, #256]	; (8004e2c <TIM_Base_SetConfig+0x114>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d013      	beq.n	8004d58 <TIM_Base_SetConfig+0x40>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d36:	d00f      	beq.n	8004d58 <TIM_Base_SetConfig+0x40>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a3d      	ldr	r2, [pc, #244]	; (8004e30 <TIM_Base_SetConfig+0x118>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d00b      	beq.n	8004d58 <TIM_Base_SetConfig+0x40>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a3c      	ldr	r2, [pc, #240]	; (8004e34 <TIM_Base_SetConfig+0x11c>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d007      	beq.n	8004d58 <TIM_Base_SetConfig+0x40>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a3b      	ldr	r2, [pc, #236]	; (8004e38 <TIM_Base_SetConfig+0x120>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d003      	beq.n	8004d58 <TIM_Base_SetConfig+0x40>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a3a      	ldr	r2, [pc, #232]	; (8004e3c <TIM_Base_SetConfig+0x124>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d108      	bne.n	8004d6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a2f      	ldr	r2, [pc, #188]	; (8004e2c <TIM_Base_SetConfig+0x114>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d02b      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d78:	d027      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a2c      	ldr	r2, [pc, #176]	; (8004e30 <TIM_Base_SetConfig+0x118>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d023      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a2b      	ldr	r2, [pc, #172]	; (8004e34 <TIM_Base_SetConfig+0x11c>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d01f      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a2a      	ldr	r2, [pc, #168]	; (8004e38 <TIM_Base_SetConfig+0x120>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d01b      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a29      	ldr	r2, [pc, #164]	; (8004e3c <TIM_Base_SetConfig+0x124>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d017      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a28      	ldr	r2, [pc, #160]	; (8004e40 <TIM_Base_SetConfig+0x128>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d013      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a27      	ldr	r2, [pc, #156]	; (8004e44 <TIM_Base_SetConfig+0x12c>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d00f      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a26      	ldr	r2, [pc, #152]	; (8004e48 <TIM_Base_SetConfig+0x130>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d00b      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a25      	ldr	r2, [pc, #148]	; (8004e4c <TIM_Base_SetConfig+0x134>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d007      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a24      	ldr	r2, [pc, #144]	; (8004e50 <TIM_Base_SetConfig+0x138>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d003      	beq.n	8004dca <TIM_Base_SetConfig+0xb2>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a23      	ldr	r2, [pc, #140]	; (8004e54 <TIM_Base_SetConfig+0x13c>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d108      	bne.n	8004ddc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a0a      	ldr	r2, [pc, #40]	; (8004e2c <TIM_Base_SetConfig+0x114>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d003      	beq.n	8004e10 <TIM_Base_SetConfig+0xf8>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a0c      	ldr	r2, [pc, #48]	; (8004e3c <TIM_Base_SetConfig+0x124>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d103      	bne.n	8004e18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	691a      	ldr	r2, [r3, #16]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	615a      	str	r2, [r3, #20]
}
 8004e1e:	bf00      	nop
 8004e20:	3714      	adds	r7, #20
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	40010000 	.word	0x40010000
 8004e30:	40000400 	.word	0x40000400
 8004e34:	40000800 	.word	0x40000800
 8004e38:	40000c00 	.word	0x40000c00
 8004e3c:	40010400 	.word	0x40010400
 8004e40:	40014000 	.word	0x40014000
 8004e44:	40014400 	.word	0x40014400
 8004e48:	40014800 	.word	0x40014800
 8004e4c:	40001800 	.word	0x40001800
 8004e50:	40001c00 	.word	0x40001c00
 8004e54:	40002000 	.word	0x40002000

08004e58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b087      	sub	sp, #28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a1b      	ldr	r3, [r3, #32]
 8004e66:	f023 0201 	bic.w	r2, r3, #1
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f023 0303 	bic.w	r3, r3, #3
 8004e8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f023 0302 	bic.w	r3, r3, #2
 8004ea0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a20      	ldr	r2, [pc, #128]	; (8004f30 <TIM_OC1_SetConfig+0xd8>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d003      	beq.n	8004ebc <TIM_OC1_SetConfig+0x64>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a1f      	ldr	r2, [pc, #124]	; (8004f34 <TIM_OC1_SetConfig+0xdc>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d10c      	bne.n	8004ed6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f023 0308 	bic.w	r3, r3, #8
 8004ec2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f023 0304 	bic.w	r3, r3, #4
 8004ed4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a15      	ldr	r2, [pc, #84]	; (8004f30 <TIM_OC1_SetConfig+0xd8>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d003      	beq.n	8004ee6 <TIM_OC1_SetConfig+0x8e>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a14      	ldr	r2, [pc, #80]	; (8004f34 <TIM_OC1_SetConfig+0xdc>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d111      	bne.n	8004f0a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004eec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	699b      	ldr	r3, [r3, #24]
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	621a      	str	r2, [r3, #32]
}
 8004f24:	bf00      	nop
 8004f26:	371c      	adds	r7, #28
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	40010000 	.word	0x40010000
 8004f34:	40010400 	.word	0x40010400

08004f38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	f023 0210 	bic.w	r2, r3, #16
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	021b      	lsls	r3, r3, #8
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	f023 0320 	bic.w	r3, r3, #32
 8004f82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	011b      	lsls	r3, r3, #4
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a22      	ldr	r2, [pc, #136]	; (800501c <TIM_OC2_SetConfig+0xe4>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d003      	beq.n	8004fa0 <TIM_OC2_SetConfig+0x68>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a21      	ldr	r2, [pc, #132]	; (8005020 <TIM_OC2_SetConfig+0xe8>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d10d      	bne.n	8004fbc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	011b      	lsls	r3, r3, #4
 8004fae:	697a      	ldr	r2, [r7, #20]
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a17      	ldr	r2, [pc, #92]	; (800501c <TIM_OC2_SetConfig+0xe4>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d003      	beq.n	8004fcc <TIM_OC2_SetConfig+0x94>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a16      	ldr	r2, [pc, #88]	; (8005020 <TIM_OC2_SetConfig+0xe8>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d113      	bne.n	8004ff4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	697a      	ldr	r2, [r7, #20]
 800500c:	621a      	str	r2, [r3, #32]
}
 800500e:	bf00      	nop
 8005010:	371c      	adds	r7, #28
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	40010000 	.word	0x40010000
 8005020:	40010400 	.word	0x40010400

08005024 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005024:	b480      	push	{r7}
 8005026:	b087      	sub	sp, #28
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a1b      	ldr	r3, [r3, #32]
 8005032:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a1b      	ldr	r3, [r3, #32]
 800503e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f023 0303 	bic.w	r3, r3, #3
 800505a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	4313      	orrs	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800506c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	021b      	lsls	r3, r3, #8
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	4313      	orrs	r3, r2
 8005078:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a21      	ldr	r2, [pc, #132]	; (8005104 <TIM_OC3_SetConfig+0xe0>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d003      	beq.n	800508a <TIM_OC3_SetConfig+0x66>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a20      	ldr	r2, [pc, #128]	; (8005108 <TIM_OC3_SetConfig+0xe4>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d10d      	bne.n	80050a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005090:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	021b      	lsls	r3, r3, #8
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	4313      	orrs	r3, r2
 800509c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a16      	ldr	r2, [pc, #88]	; (8005104 <TIM_OC3_SetConfig+0xe0>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d003      	beq.n	80050b6 <TIM_OC3_SetConfig+0x92>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a15      	ldr	r2, [pc, #84]	; (8005108 <TIM_OC3_SetConfig+0xe4>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d113      	bne.n	80050de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	011b      	lsls	r3, r3, #4
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	011b      	lsls	r3, r3, #4
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	4313      	orrs	r3, r2
 80050dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	685a      	ldr	r2, [r3, #4]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	697a      	ldr	r2, [r7, #20]
 80050f6:	621a      	str	r2, [r3, #32]
}
 80050f8:	bf00      	nop
 80050fa:	371c      	adds	r7, #28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr
 8005104:	40010000 	.word	0x40010000
 8005108:	40010400 	.word	0x40010400

0800510c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800510c:	b480      	push	{r7}
 800510e:	b087      	sub	sp, #28
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a1b      	ldr	r3, [r3, #32]
 8005126:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	69db      	ldr	r3, [r3, #28]
 8005132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800513a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005142:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	021b      	lsls	r3, r3, #8
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	4313      	orrs	r3, r2
 800514e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005156:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	031b      	lsls	r3, r3, #12
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	4313      	orrs	r3, r2
 8005162:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a12      	ldr	r2, [pc, #72]	; (80051b0 <TIM_OC4_SetConfig+0xa4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d003      	beq.n	8005174 <TIM_OC4_SetConfig+0x68>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a11      	ldr	r2, [pc, #68]	; (80051b4 <TIM_OC4_SetConfig+0xa8>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d109      	bne.n	8005188 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800517a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	019b      	lsls	r3, r3, #6
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	4313      	orrs	r3, r2
 8005186:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	68fa      	ldr	r2, [r7, #12]
 8005192:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	685a      	ldr	r2, [r3, #4]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	621a      	str	r2, [r3, #32]
}
 80051a2:	bf00      	nop
 80051a4:	371c      	adds	r7, #28
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	40010000 	.word	0x40010000
 80051b4:	40010400 	.word	0x40010400

080051b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6a1b      	ldr	r3, [r3, #32]
 80051c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6a1b      	ldr	r3, [r3, #32]
 80051ce:	f023 0201 	bic.w	r2, r3, #1
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	699b      	ldr	r3, [r3, #24]
 80051da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	011b      	lsls	r3, r3, #4
 80051e8:	693a      	ldr	r2, [r7, #16]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	f023 030a 	bic.w	r3, r3, #10
 80051f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	4313      	orrs	r3, r2
 80051fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	621a      	str	r2, [r3, #32]
}
 800520a:	bf00      	nop
 800520c:	371c      	adds	r7, #28
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005216:	b480      	push	{r7}
 8005218:	b087      	sub	sp, #28
 800521a:	af00      	add	r7, sp, #0
 800521c:	60f8      	str	r0, [r7, #12]
 800521e:	60b9      	str	r1, [r7, #8]
 8005220:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6a1b      	ldr	r3, [r3, #32]
 8005226:	f023 0210 	bic.w	r2, r3, #16
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6a1b      	ldr	r3, [r3, #32]
 8005238:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005240:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	031b      	lsls	r3, r3, #12
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	4313      	orrs	r3, r2
 800524a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005252:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	011b      	lsls	r3, r3, #4
 8005258:	693a      	ldr	r2, [r7, #16]
 800525a:	4313      	orrs	r3, r2
 800525c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	697a      	ldr	r2, [r7, #20]
 8005262:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	621a      	str	r2, [r3, #32]
}
 800526a:	bf00      	nop
 800526c:	371c      	adds	r7, #28
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr

08005276 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005276:	b480      	push	{r7}
 8005278:	b085      	sub	sp, #20
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
 800527e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800528c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800528e:	683a      	ldr	r2, [r7, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	4313      	orrs	r3, r2
 8005294:	f043 0307 	orr.w	r3, r3, #7
 8005298:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	609a      	str	r2, [r3, #8]
}
 80052a0:	bf00      	nop
 80052a2:	3714      	adds	r7, #20
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b087      	sub	sp, #28
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	607a      	str	r2, [r7, #4]
 80052b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	021a      	lsls	r2, r3, #8
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	431a      	orrs	r2, r3
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	609a      	str	r2, [r3, #8]
}
 80052e0:	bf00      	nop
 80052e2:	371c      	adds	r7, #28
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b087      	sub	sp, #28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	f003 031f 	and.w	r3, r3, #31
 80052fe:	2201      	movs	r2, #1
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6a1a      	ldr	r2, [r3, #32]
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	43db      	mvns	r3, r3
 800530e:	401a      	ands	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6a1a      	ldr	r2, [r3, #32]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	f003 031f 	and.w	r3, r3, #31
 800531e:	6879      	ldr	r1, [r7, #4]
 8005320:	fa01 f303 	lsl.w	r3, r1, r3
 8005324:	431a      	orrs	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	621a      	str	r2, [r3, #32]
}
 800532a:	bf00      	nop
 800532c:	371c      	adds	r7, #28
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
	...

08005338 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005348:	2b01      	cmp	r3, #1
 800534a:	d101      	bne.n	8005350 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800534c:	2302      	movs	r3, #2
 800534e:	e05a      	b.n	8005406 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2202      	movs	r2, #2
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005376:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	4313      	orrs	r3, r2
 8005380:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a21      	ldr	r2, [pc, #132]	; (8005414 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d022      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800539c:	d01d      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a1d      	ldr	r2, [pc, #116]	; (8005418 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d018      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a1b      	ldr	r2, [pc, #108]	; (800541c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d013      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a1a      	ldr	r2, [pc, #104]	; (8005420 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d00e      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a18      	ldr	r2, [pc, #96]	; (8005424 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d009      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a17      	ldr	r2, [pc, #92]	; (8005428 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d004      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a15      	ldr	r2, [pc, #84]	; (800542c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d10c      	bne.n	80053f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	68ba      	ldr	r2, [r7, #8]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3714      	adds	r7, #20
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	40010000 	.word	0x40010000
 8005418:	40000400 	.word	0x40000400
 800541c:	40000800 	.word	0x40000800
 8005420:	40000c00 	.word	0x40000c00
 8005424:	40010400 	.word	0x40010400
 8005428:	40014000 	.word	0x40014000
 800542c:	40001800 	.word	0x40001800

08005430 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8005430:	b084      	sub	sp, #16
 8005432:	b480      	push	{r7}
 8005434:	b085      	sub	sp, #20
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
 800543a:	f107 001c 	add.w	r0, r7, #28
 800543e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8005442:	2300      	movs	r3, #0
 8005444:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8005446:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8005448:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800544a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800544e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8005450:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8005452:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8005454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8005456:	431a      	orrs	r2, r3
             Init.ClockDiv
 8005458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800545a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	4313      	orrs	r3, r2
 8005460:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800546a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	431a      	orrs	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	b004      	add	sp, #16
 8005484:	4770      	bx	lr

08005486 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8005494:	4618      	mov	r0, r3
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr

080054c2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b082      	sub	sp, #8
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2203      	movs	r2, #3
 80054ce:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80054d0:	2002      	movs	r0, #2
 80054d2:	f7fb fa83 	bl	80009dc <HAL_Delay>
  
  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0303 	and.w	r3, r3, #3
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005506:	2300      	movs	r3, #0
 8005508:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800551a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8005520:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005526:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005536:	f023 030f 	bic.w	r3, r3, #15
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	431a      	orrs	r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3714      	adds	r7, #20
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	691b      	ldr	r3, [r3, #16]
 800555c:	b2db      	uxtb	r3, r3
}
 800555e:	4618      	mov	r0, r3
 8005560:	370c      	adds	r7, #12
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr

0800556a <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800556a:	b480      	push	{r7}
 800556c:	b085      	sub	sp, #20
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
 8005572:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	3314      	adds	r3, #20
 8005578:	461a      	mov	r2, r3
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	4413      	add	r3, r2
 800557e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
}  
 8005584:	4618      	mov	r0, r3
 8005586:	3714      	adds	r7, #20
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80055b6:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80055bc:	431a      	orrs	r2, r3
                       Data->DPSM);
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80055c2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ce:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	431a      	orrs	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80055da:	2300      	movs	r3, #0

}
 80055dc:	4618      	mov	r0, r3
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b088      	sub	sp, #32
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80055f6:	2310      	movs	r3, #16
 80055f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80055fa:	2340      	movs	r3, #64	; 0x40
 80055fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80055fe:	2300      	movs	r3, #0
 8005600:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005602:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005606:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005608:	f107 0308 	add.w	r3, r7, #8
 800560c:	4619      	mov	r1, r3
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f7ff ff74 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8005614:	f241 3288 	movw	r2, #5000	; 0x1388
 8005618:	2110      	movs	r1, #16
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 fa40 	bl	8005aa0 <SDMMC_GetCmdResp1>
 8005620:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005622:	69fb      	ldr	r3, [r7, #28]
}
 8005624:	4618      	mov	r0, r3
 8005626:	3720      	adds	r7, #32
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b088      	sub	sp, #32
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800563a:	2311      	movs	r3, #17
 800563c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800563e:	2340      	movs	r3, #64	; 0x40
 8005640:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005642:	2300      	movs	r3, #0
 8005644:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005646:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800564a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800564c:	f107 0308 	add.w	r3, r7, #8
 8005650:	4619      	mov	r1, r3
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7ff ff52 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8005658:	f241 3288 	movw	r2, #5000	; 0x1388
 800565c:	2111      	movs	r1, #17
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 fa1e 	bl	8005aa0 <SDMMC_GetCmdResp1>
 8005664:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005666:	69fb      	ldr	r3, [r7, #28]
}
 8005668:	4618      	mov	r0, r3
 800566a:	3720      	adds	r7, #32
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b088      	sub	sp, #32
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800567e:	2312      	movs	r3, #18
 8005680:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005682:	2340      	movs	r3, #64	; 0x40
 8005684:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005686:	2300      	movs	r3, #0
 8005688:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800568a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800568e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005690:	f107 0308 	add.w	r3, r7, #8
 8005694:	4619      	mov	r1, r3
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f7ff ff30 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800569c:	f241 3288 	movw	r2, #5000	; 0x1388
 80056a0:	2112      	movs	r1, #18
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f9fc 	bl	8005aa0 <SDMMC_GetCmdResp1>
 80056a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80056aa:	69fb      	ldr	r3, [r7, #28]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3720      	adds	r7, #32
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b088      	sub	sp, #32
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80056c2:	2318      	movs	r3, #24
 80056c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80056c6:	2340      	movs	r3, #64	; 0x40
 80056c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80056ca:	2300      	movs	r3, #0
 80056cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80056ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80056d4:	f107 0308 	add.w	r3, r7, #8
 80056d8:	4619      	mov	r1, r3
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7ff ff0e 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80056e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80056e4:	2118      	movs	r1, #24
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f9da 	bl	8005aa0 <SDMMC_GetCmdResp1>
 80056ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80056ee:	69fb      	ldr	r3, [r7, #28]
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3720      	adds	r7, #32
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b088      	sub	sp, #32
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005706:	2319      	movs	r3, #25
 8005708:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800570a:	2340      	movs	r3, #64	; 0x40
 800570c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800570e:	2300      	movs	r3, #0
 8005710:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005712:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005716:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005718:	f107 0308 	add.w	r3, r7, #8
 800571c:	4619      	mov	r1, r3
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f7ff feec 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005724:	f241 3288 	movw	r2, #5000	; 0x1388
 8005728:	2119      	movs	r1, #25
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 f9b8 	bl	8005aa0 <SDMMC_GetCmdResp1>
 8005730:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005732:	69fb      	ldr	r3, [r7, #28]
}
 8005734:	4618      	mov	r0, r3
 8005736:	3720      	adds	r7, #32
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b088      	sub	sp, #32
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005744:	2300      	movs	r3, #0
 8005746:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005748:	230c      	movs	r3, #12
 800574a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800574c:	2340      	movs	r3, #64	; 0x40
 800574e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005750:	2300      	movs	r3, #0
 8005752:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005754:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005758:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800575a:	f107 0308 	add.w	r3, r7, #8
 800575e:	4619      	mov	r1, r3
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f7ff fecb 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8005766:	4a05      	ldr	r2, [pc, #20]	; (800577c <SDMMC_CmdStopTransfer+0x40>)
 8005768:	210c      	movs	r1, #12
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f998 	bl	8005aa0 <SDMMC_GetCmdResp1>
 8005770:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005772:	69fb      	ldr	r3, [r7, #28]
}
 8005774:	4618      	mov	r0, r3
 8005776:	3720      	adds	r7, #32
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	05f5e100 	.word	0x05f5e100

08005780 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b08a      	sub	sp, #40	; 0x28
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005790:	2307      	movs	r3, #7
 8005792:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005794:	2340      	movs	r3, #64	; 0x40
 8005796:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005798:	2300      	movs	r3, #0
 800579a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800579c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057a0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80057a2:	f107 0310 	add.w	r3, r7, #16
 80057a6:	4619      	mov	r1, r3
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f7ff fea7 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80057ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80057b2:	2107      	movs	r1, #7
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f000 f973 	bl	8005aa0 <SDMMC_GetCmdResp1>
 80057ba:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80057bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3728      	adds	r7, #40	; 0x28
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b088      	sub	sp, #32
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80057ce:	2300      	movs	r3, #0
 80057d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80057d2:	2300      	movs	r3, #0
 80057d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80057d6:	2300      	movs	r3, #0
 80057d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80057da:	2300      	movs	r3, #0
 80057dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80057de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80057e4:	f107 0308 	add.w	r3, r7, #8
 80057e8:	4619      	mov	r1, r3
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7ff fe86 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 f92d 	bl	8005a50 <SDMMC_GetCmdError>
 80057f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80057f8:	69fb      	ldr	r3, [r7, #28]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3720      	adds	r7, #32
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}

08005802 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b088      	sub	sp, #32
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800580a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800580e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005810:	2308      	movs	r3, #8
 8005812:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005814:	2340      	movs	r3, #64	; 0x40
 8005816:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005818:	2300      	movs	r3, #0
 800581a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800581c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005820:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005822:	f107 0308 	add.w	r3, r7, #8
 8005826:	4619      	mov	r1, r3
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f7ff fe67 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 fb16 	bl	8005e60 <SDMMC_GetCmdResp7>
 8005834:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005836:	69fb      	ldr	r3, [r7, #28]
}
 8005838:	4618      	mov	r0, r3
 800583a:	3720      	adds	r7, #32
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b088      	sub	sp, #32
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800584e:	2337      	movs	r3, #55	; 0x37
 8005850:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005852:	2340      	movs	r3, #64	; 0x40
 8005854:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005856:	2300      	movs	r3, #0
 8005858:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800585a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800585e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005860:	f107 0308 	add.w	r3, r7, #8
 8005864:	4619      	mov	r1, r3
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7ff fe48 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800586c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005870:	2137      	movs	r1, #55	; 0x37
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f914 	bl	8005aa0 <SDMMC_GetCmdResp1>
 8005878:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800587a:	69fb      	ldr	r3, [r7, #28]
}
 800587c:	4618      	mov	r0, r3
 800587e:	3720      	adds	r7, #32
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b088      	sub	sp, #32
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005894:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005898:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800589a:	2329      	movs	r3, #41	; 0x29
 800589c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800589e:	2340      	movs	r3, #64	; 0x40
 80058a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80058a2:	2300      	movs	r3, #0
 80058a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80058ac:	f107 0308 	add.w	r3, r7, #8
 80058b0:	4619      	mov	r1, r3
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f7ff fe22 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 fa23 	bl	8005d04 <SDMMC_GetCmdResp3>
 80058be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80058c0:	69fb      	ldr	r3, [r7, #28]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3720      	adds	r7, #32
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b088      	sub	sp, #32
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
 80058d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80058d8:	2306      	movs	r3, #6
 80058da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80058dc:	2340      	movs	r3, #64	; 0x40
 80058de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80058e0:	2300      	movs	r3, #0
 80058e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80058e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80058ea:	f107 0308 	add.w	r3, r7, #8
 80058ee:	4619      	mov	r1, r3
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f7ff fe03 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80058f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058fa:	2106      	movs	r1, #6
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f8cf 	bl	8005aa0 <SDMMC_GetCmdResp1>
 8005902:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005904:	69fb      	ldr	r3, [r7, #28]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3720      	adds	r7, #32
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}

0800590e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800590e:	b580      	push	{r7, lr}
 8005910:	b088      	sub	sp, #32
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8005916:	2300      	movs	r3, #0
 8005918:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800591a:	2333      	movs	r3, #51	; 0x33
 800591c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800591e:	2340      	movs	r3, #64	; 0x40
 8005920:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005922:	2300      	movs	r3, #0
 8005924:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005926:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800592a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800592c:	f107 0308 	add.w	r3, r7, #8
 8005930:	4619      	mov	r1, r3
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f7ff fde2 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8005938:	f241 3288 	movw	r2, #5000	; 0x1388
 800593c:	2133      	movs	r1, #51	; 0x33
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 f8ae 	bl	8005aa0 <SDMMC_GetCmdResp1>
 8005944:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005946:	69fb      	ldr	r3, [r7, #28]
}
 8005948:	4618      	mov	r0, r3
 800594a:	3720      	adds	r7, #32
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b088      	sub	sp, #32
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8005958:	2300      	movs	r3, #0
 800595a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800595c:	2302      	movs	r3, #2
 800595e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005960:	23c0      	movs	r3, #192	; 0xc0
 8005962:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005964:	2300      	movs	r3, #0
 8005966:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005968:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800596c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800596e:	f107 0308 	add.w	r3, r7, #8
 8005972:	4619      	mov	r1, r3
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f7ff fdc1 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f97c 	bl	8005c78 <SDMMC_GetCmdResp2>
 8005980:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005982:	69fb      	ldr	r3, [r7, #28]
}
 8005984:	4618      	mov	r0, r3
 8005986:	3720      	adds	r7, #32
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b088      	sub	sp, #32
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800599a:	2309      	movs	r3, #9
 800599c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800599e:	23c0      	movs	r3, #192	; 0xc0
 80059a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80059a2:	2300      	movs	r3, #0
 80059a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80059a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80059ac:	f107 0308 	add.w	r3, r7, #8
 80059b0:	4619      	mov	r1, r3
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7ff fda2 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 f95d 	bl	8005c78 <SDMMC_GetCmdResp2>
 80059be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80059c0:	69fb      	ldr	r3, [r7, #28]
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3720      	adds	r7, #32
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b088      	sub	sp, #32
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
 80059d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80059d8:	2303      	movs	r3, #3
 80059da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80059dc:	2340      	movs	r3, #64	; 0x40
 80059de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80059e0:	2300      	movs	r3, #0
 80059e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80059e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80059ea:	f107 0308 	add.w	r3, r7, #8
 80059ee:	4619      	mov	r1, r3
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f7ff fd83 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80059f6:	683a      	ldr	r2, [r7, #0]
 80059f8:	2103      	movs	r1, #3
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f9bc 	bl	8005d78 <SDMMC_GetCmdResp6>
 8005a00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a02:	69fb      	ldr	r3, [r7, #28]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3720      	adds	r7, #32
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b088      	sub	sp, #32
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005a1a:	230d      	movs	r3, #13
 8005a1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005a1e:	2340      	movs	r3, #64	; 0x40
 8005a20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005a22:	2300      	movs	r3, #0
 8005a24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005a26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005a2c:	f107 0308 	add.w	r3, r7, #8
 8005a30:	4619      	mov	r1, r3
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7ff fd62 	bl	80054fc <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8005a38:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a3c:	210d      	movs	r1, #13
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 f82e 	bl	8005aa0 <SDMMC_GetCmdResp1>
 8005a44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a46:	69fb      	ldr	r3, [r7, #28]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3720      	adds	r7, #32
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8005a50:	b490      	push	{r4, r7}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005a58:	4b0f      	ldr	r3, [pc, #60]	; (8005a98 <SDMMC_GetCmdError+0x48>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a0f      	ldr	r2, [pc, #60]	; (8005a9c <SDMMC_GetCmdError+0x4c>)
 8005a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a62:	0a5b      	lsrs	r3, r3, #9
 8005a64:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a68:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8005a6c:	4623      	mov	r3, r4
 8005a6e:	1e5c      	subs	r4, r3, #1
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d102      	bne.n	8005a7a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005a74:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005a78:	e009      	b.n	8005a8e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0f2      	beq.n	8005a6c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	22c5      	movs	r2, #197	; 0xc5
 8005a8a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3708      	adds	r7, #8
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bc90      	pop	{r4, r7}
 8005a96:	4770      	bx	lr
 8005a98:	20000008 	.word	0x20000008
 8005a9c:	10624dd3 	.word	0x10624dd3

08005aa0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8005aa0:	b590      	push	{r4, r7, lr}
 8005aa2:	b087      	sub	sp, #28
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	607a      	str	r2, [r7, #4]
 8005aac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005aae:	4b6f      	ldr	r3, [pc, #444]	; (8005c6c <SDMMC_GetCmdResp1+0x1cc>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a6f      	ldr	r2, [pc, #444]	; (8005c70 <SDMMC_GetCmdResp1+0x1d0>)
 8005ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ab8:	0a5b      	lsrs	r3, r3, #9
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8005ac0:	4623      	mov	r3, r4
 8005ac2:	1e5c      	subs	r4, r3, #1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d102      	bne.n	8005ace <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005ac8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005acc:	e0c9      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ad2:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d0f0      	beq.n	8005ac0 <SDMMC_GetCmdResp1+0x20>
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1eb      	bne.n	8005ac0 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aec:	f003 0304 	and.w	r3, r3, #4
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d004      	beq.n	8005afe <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2204      	movs	r2, #4
 8005af8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005afa:	2304      	movs	r3, #4
 8005afc:	e0b1      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b02:	f003 0301 	and.w	r3, r3, #1
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d004      	beq.n	8005b14 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e0a6      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	22c5      	movs	r2, #197	; 0xc5
 8005b18:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f7ff fd18 	bl	8005550 <SDIO_GetCommandResponse>
 8005b20:	4603      	mov	r3, r0
 8005b22:	461a      	mov	r2, r3
 8005b24:	7afb      	ldrb	r3, [r7, #11]
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d001      	beq.n	8005b2e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e099      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005b2e:	2100      	movs	r1, #0
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	f7ff fd1a 	bl	800556a <SDIO_GetResponse>
 8005b36:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	4b4e      	ldr	r3, [pc, #312]	; (8005c74 <SDMMC_GetCmdResp1+0x1d4>)
 8005b3c:	4013      	ands	r3, r2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8005b42:	2300      	movs	r3, #0
 8005b44:	e08d      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	da02      	bge.n	8005b52 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005b4c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b50:	e087      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005b5c:	2340      	movs	r3, #64	; 0x40
 8005b5e:	e080      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d001      	beq.n	8005b6e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8005b6a:	2380      	movs	r3, #128	; 0x80
 8005b6c:	e079      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d002      	beq.n	8005b7e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005b78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b7c:	e071      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d002      	beq.n	8005b8e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005b88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b8c:	e069      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d002      	beq.n	8005b9e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8005b98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b9c:	e061      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d002      	beq.n	8005bae <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8005ba8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005bac:	e059      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d002      	beq.n	8005bbe <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005bb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bbc:	e051      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d002      	beq.n	8005bce <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005bc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005bcc:	e049      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d002      	beq.n	8005bde <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005bd8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005bdc:	e041      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d002      	beq.n	8005bee <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8005be8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bec:	e039      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d002      	beq.n	8005bfe <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005bf8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005bfc:	e031      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005c08:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005c0c:	e029      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d002      	beq.n	8005c1e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005c18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005c1c:	e021      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005c28:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c2c:	e019      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d002      	beq.n	8005c3e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005c38:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005c3c:	e011      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005c48:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005c4c:	e009      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	f003 0308 	and.w	r3, r3, #8
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d002      	beq.n	8005c5e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005c58:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005c5c:	e001      	b.n	8005c62 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005c5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	371c      	adds	r7, #28
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd90      	pop	{r4, r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000008 	.word	0x20000008
 8005c70:	10624dd3 	.word	0x10624dd3
 8005c74:	fdffe008 	.word	0xfdffe008

08005c78 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8005c78:	b490      	push	{r4, r7}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005c80:	4b1e      	ldr	r3, [pc, #120]	; (8005cfc <SDMMC_GetCmdResp2+0x84>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a1e      	ldr	r2, [pc, #120]	; (8005d00 <SDMMC_GetCmdResp2+0x88>)
 8005c86:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8a:	0a5b      	lsrs	r3, r3, #9
 8005c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c90:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8005c94:	4623      	mov	r3, r4
 8005c96:	1e5c      	subs	r4, r3, #1
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d102      	bne.n	8005ca2 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005c9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005ca0:	e026      	b.n	8005cf0 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d0f0      	beq.n	8005c94 <SDMMC_GetCmdResp2+0x1c>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1eb      	bne.n	8005c94 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc0:	f003 0304 	and.w	r3, r3, #4
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d004      	beq.n	8005cd2 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2204      	movs	r2, #4
 8005ccc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005cce:	2304      	movs	r3, #4
 8005cd0:	e00e      	b.n	8005cf0 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d004      	beq.n	8005ce8 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e003      	b.n	8005cf0 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	22c5      	movs	r2, #197	; 0xc5
 8005cec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bc90      	pop	{r4, r7}
 8005cf8:	4770      	bx	lr
 8005cfa:	bf00      	nop
 8005cfc:	20000008 	.word	0x20000008
 8005d00:	10624dd3 	.word	0x10624dd3

08005d04 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8005d04:	b490      	push	{r4, r7}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005d0c:	4b18      	ldr	r3, [pc, #96]	; (8005d70 <SDMMC_GetCmdResp3+0x6c>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a18      	ldr	r2, [pc, #96]	; (8005d74 <SDMMC_GetCmdResp3+0x70>)
 8005d12:	fba2 2303 	umull	r2, r3, r2, r3
 8005d16:	0a5b      	lsrs	r3, r3, #9
 8005d18:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d1c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8005d20:	4623      	mov	r3, r4
 8005d22:	1e5c      	subs	r4, r3, #1
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d102      	bne.n	8005d2e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005d28:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005d2c:	e01b      	b.n	8005d66 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d32:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d0f0      	beq.n	8005d20 <SDMMC_GetCmdResp3+0x1c>
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d1eb      	bne.n	8005d20 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d4c:	f003 0304 	and.w	r3, r3, #4
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d004      	beq.n	8005d5e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2204      	movs	r2, #4
 8005d58:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005d5a:	2304      	movs	r3, #4
 8005d5c:	e003      	b.n	8005d66 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	22c5      	movs	r2, #197	; 0xc5
 8005d62:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bc90      	pop	{r4, r7}
 8005d6e:	4770      	bx	lr
 8005d70:	20000008 	.word	0x20000008
 8005d74:	10624dd3 	.word	0x10624dd3

08005d78 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8005d78:	b590      	push	{r4, r7, lr}
 8005d7a:	b087      	sub	sp, #28
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	460b      	mov	r3, r1
 8005d82:	607a      	str	r2, [r7, #4]
 8005d84:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005d86:	4b34      	ldr	r3, [pc, #208]	; (8005e58 <SDMMC_GetCmdResp6+0xe0>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a34      	ldr	r2, [pc, #208]	; (8005e5c <SDMMC_GetCmdResp6+0xe4>)
 8005d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d90:	0a5b      	lsrs	r3, r3, #9
 8005d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d96:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8005d9a:	4623      	mov	r3, r4
 8005d9c:	1e5c      	subs	r4, r3, #1
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d102      	bne.n	8005da8 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005da2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005da6:	e052      	b.n	8005e4e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dac:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d0f0      	beq.n	8005d9a <SDMMC_GetCmdResp6+0x22>
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1eb      	bne.n	8005d9a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dc6:	f003 0304 	and.w	r3, r3, #4
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d004      	beq.n	8005dd8 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2204      	movs	r2, #4
 8005dd2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005dd4:	2304      	movs	r3, #4
 8005dd6:	e03a      	b.n	8005e4e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d004      	beq.n	8005dee <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2201      	movs	r2, #1
 8005de8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e02f      	b.n	8005e4e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	f7ff fbae 	bl	8005550 <SDIO_GetCommandResponse>
 8005df4:	4603      	mov	r3, r0
 8005df6:	461a      	mov	r2, r3
 8005df8:	7afb      	ldrb	r3, [r7, #11]
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d001      	beq.n	8005e02 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e025      	b.n	8005e4e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	22c5      	movs	r2, #197	; 0xc5
 8005e06:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005e08:	2100      	movs	r1, #0
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f7ff fbad 	bl	800556a <SDIO_GetResponse>
 8005e10:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d106      	bne.n	8005e2a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	0c1b      	lsrs	r3, r3, #16
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8005e26:	2300      	movs	r3, #0
 8005e28:	e011      	b.n	8005e4e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d002      	beq.n	8005e3a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005e34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005e38:	e009      	b.n	8005e4e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d002      	beq.n	8005e4a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005e44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e48:	e001      	b.n	8005e4e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005e4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	371c      	adds	r7, #28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd90      	pop	{r4, r7, pc}
 8005e56:	bf00      	nop
 8005e58:	20000008 	.word	0x20000008
 8005e5c:	10624dd3 	.word	0x10624dd3

08005e60 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8005e60:	b490      	push	{r4, r7}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005e68:	4b21      	ldr	r3, [pc, #132]	; (8005ef0 <SDMMC_GetCmdResp7+0x90>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a21      	ldr	r2, [pc, #132]	; (8005ef4 <SDMMC_GetCmdResp7+0x94>)
 8005e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e72:	0a5b      	lsrs	r3, r3, #9
 8005e74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e78:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8005e7c:	4623      	mov	r3, r4
 8005e7e:	1e5c      	subs	r4, r3, #1
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d102      	bne.n	8005e8a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005e84:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005e88:	e02c      	b.n	8005ee4 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e8e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d0f0      	beq.n	8005e7c <SDMMC_GetCmdResp7+0x1c>
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1eb      	bne.n	8005e7c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea8:	f003 0304 	and.w	r3, r3, #4
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d004      	beq.n	8005eba <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2204      	movs	r2, #4
 8005eb4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005eb6:	2304      	movs	r3, #4
 8005eb8:	e014      	b.n	8005ee4 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d004      	beq.n	8005ed0 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e009      	b.n	8005ee4 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d002      	beq.n	8005ee2 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2240      	movs	r2, #64	; 0x40
 8005ee0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8005ee2:	2300      	movs	r3, #0
  
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bc90      	pop	{r4, r7}
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	20000008 	.word	0x20000008
 8005ef4:	10624dd3 	.word	0x10624dd3

08005ef8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	4603      	mov	r3, r0
 8005f00:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	4a08      	ldr	r2, [pc, #32]	; (8005f28 <disk_status+0x30>)
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	79fa      	ldrb	r2, [r7, #7]
 8005f10:	4905      	ldr	r1, [pc, #20]	; (8005f28 <disk_status+0x30>)
 8005f12:	440a      	add	r2, r1
 8005f14:	7a12      	ldrb	r2, [r2, #8]
 8005f16:	4610      	mov	r0, r2
 8005f18:	4798      	blx	r3
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3710      	adds	r7, #16
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	200000b8 	.word	0x200000b8

08005f2c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	4603      	mov	r3, r0
 8005f34:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005f36:	2300      	movs	r3, #0
 8005f38:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8005f3a:	79fb      	ldrb	r3, [r7, #7]
 8005f3c:	4a0d      	ldr	r2, [pc, #52]	; (8005f74 <disk_initialize+0x48>)
 8005f3e:	5cd3      	ldrb	r3, [r2, r3]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d111      	bne.n	8005f68 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005f44:	79fb      	ldrb	r3, [r7, #7]
 8005f46:	4a0b      	ldr	r2, [pc, #44]	; (8005f74 <disk_initialize+0x48>)
 8005f48:	2101      	movs	r1, #1
 8005f4a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005f4c:	79fb      	ldrb	r3, [r7, #7]
 8005f4e:	4a09      	ldr	r2, [pc, #36]	; (8005f74 <disk_initialize+0x48>)
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4413      	add	r3, r2
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	79fa      	ldrb	r2, [r7, #7]
 8005f5a:	4906      	ldr	r1, [pc, #24]	; (8005f74 <disk_initialize+0x48>)
 8005f5c:	440a      	add	r2, r1
 8005f5e:	7a12      	ldrb	r2, [r2, #8]
 8005f60:	4610      	mov	r0, r2
 8005f62:	4798      	blx	r3
 8005f64:	4603      	mov	r3, r0
 8005f66:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	200000b8 	.word	0x200000b8

08005f78 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005f78:	b590      	push	{r4, r7, lr}
 8005f7a:	b087      	sub	sp, #28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60b9      	str	r1, [r7, #8]
 8005f80:	607a      	str	r2, [r7, #4]
 8005f82:	603b      	str	r3, [r7, #0]
 8005f84:	4603      	mov	r3, r0
 8005f86:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005f88:	7bfb      	ldrb	r3, [r7, #15]
 8005f8a:	4a0a      	ldr	r2, [pc, #40]	; (8005fb4 <disk_read+0x3c>)
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	689c      	ldr	r4, [r3, #8]
 8005f94:	7bfb      	ldrb	r3, [r7, #15]
 8005f96:	4a07      	ldr	r2, [pc, #28]	; (8005fb4 <disk_read+0x3c>)
 8005f98:	4413      	add	r3, r2
 8005f9a:	7a18      	ldrb	r0, [r3, #8]
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	68b9      	ldr	r1, [r7, #8]
 8005fa2:	47a0      	blx	r4
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	75fb      	strb	r3, [r7, #23]
  return res;
 8005fa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	371c      	adds	r7, #28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd90      	pop	{r4, r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	200000b8 	.word	0x200000b8

08005fb8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005fb8:	b590      	push	{r4, r7, lr}
 8005fba:	b087      	sub	sp, #28
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	607a      	str	r2, [r7, #4]
 8005fc2:	603b      	str	r3, [r7, #0]
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005fc8:	7bfb      	ldrb	r3, [r7, #15]
 8005fca:	4a0a      	ldr	r2, [pc, #40]	; (8005ff4 <disk_write+0x3c>)
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	4413      	add	r3, r2
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	68dc      	ldr	r4, [r3, #12]
 8005fd4:	7bfb      	ldrb	r3, [r7, #15]
 8005fd6:	4a07      	ldr	r2, [pc, #28]	; (8005ff4 <disk_write+0x3c>)
 8005fd8:	4413      	add	r3, r2
 8005fda:	7a18      	ldrb	r0, [r3, #8]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	68b9      	ldr	r1, [r7, #8]
 8005fe2:	47a0      	blx	r4
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	75fb      	strb	r3, [r7, #23]
  return res;
 8005fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	371c      	adds	r7, #28
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd90      	pop	{r4, r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	200000b8 	.word	0x200000b8

08005ff8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	4603      	mov	r3, r0
 8006000:	603a      	str	r2, [r7, #0]
 8006002:	71fb      	strb	r3, [r7, #7]
 8006004:	460b      	mov	r3, r1
 8006006:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006008:	79fb      	ldrb	r3, [r7, #7]
 800600a:	4a09      	ldr	r2, [pc, #36]	; (8006030 <disk_ioctl+0x38>)
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	4413      	add	r3, r2
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	79fa      	ldrb	r2, [r7, #7]
 8006016:	4906      	ldr	r1, [pc, #24]	; (8006030 <disk_ioctl+0x38>)
 8006018:	440a      	add	r2, r1
 800601a:	7a10      	ldrb	r0, [r2, #8]
 800601c:	79b9      	ldrb	r1, [r7, #6]
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	4798      	blx	r3
 8006022:	4603      	mov	r3, r0
 8006024:	73fb      	strb	r3, [r7, #15]
  return res;
 8006026:	7bfb      	ldrb	r3, [r7, #15]
}
 8006028:	4618      	mov	r0, r3
 800602a:	3710      	adds	r7, #16
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	200000b8 	.word	0x200000b8

08006034 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	3301      	adds	r3, #1
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006044:	89fb      	ldrh	r3, [r7, #14]
 8006046:	021b      	lsls	r3, r3, #8
 8006048:	b21a      	sxth	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	b21b      	sxth	r3, r3
 8006050:	4313      	orrs	r3, r2
 8006052:	b21b      	sxth	r3, r3
 8006054:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006056:	89fb      	ldrh	r3, [r7, #14]
}
 8006058:	4618      	mov	r0, r3
 800605a:	3714      	adds	r7, #20
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	3303      	adds	r3, #3
 8006070:	781b      	ldrb	r3, [r3, #0]
 8006072:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	021b      	lsls	r3, r3, #8
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	3202      	adds	r2, #2
 800607c:	7812      	ldrb	r2, [r2, #0]
 800607e:	4313      	orrs	r3, r2
 8006080:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	021b      	lsls	r3, r3, #8
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	3201      	adds	r2, #1
 800608a:	7812      	ldrb	r2, [r2, #0]
 800608c:	4313      	orrs	r3, r2
 800608e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	021b      	lsls	r3, r3, #8
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	7812      	ldrb	r2, [r2, #0]
 8006098:	4313      	orrs	r3, r2
 800609a:	60fb      	str	r3, [r7, #12]
	return rv;
 800609c:	68fb      	ldr	r3, [r7, #12]
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3714      	adds	r7, #20
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr

080060aa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80060aa:	b480      	push	{r7}
 80060ac:	b083      	sub	sp, #12
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	460b      	mov	r3, r1
 80060b4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	1c5a      	adds	r2, r3, #1
 80060ba:	607a      	str	r2, [r7, #4]
 80060bc:	887a      	ldrh	r2, [r7, #2]
 80060be:	b2d2      	uxtb	r2, r2
 80060c0:	701a      	strb	r2, [r3, #0]
 80060c2:	887b      	ldrh	r3, [r7, #2]
 80060c4:	0a1b      	lsrs	r3, r3, #8
 80060c6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	1c5a      	adds	r2, r3, #1
 80060cc:	607a      	str	r2, [r7, #4]
 80060ce:	887a      	ldrh	r2, [r7, #2]
 80060d0:	b2d2      	uxtb	r2, r2
 80060d2:	701a      	strb	r2, [r3, #0]
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	1c5a      	adds	r2, r3, #1
 80060ee:	607a      	str	r2, [r7, #4]
 80060f0:	683a      	ldr	r2, [r7, #0]
 80060f2:	b2d2      	uxtb	r2, r2
 80060f4:	701a      	strb	r2, [r3, #0]
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	0a1b      	lsrs	r3, r3, #8
 80060fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	1c5a      	adds	r2, r3, #1
 8006100:	607a      	str	r2, [r7, #4]
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	b2d2      	uxtb	r2, r2
 8006106:	701a      	strb	r2, [r3, #0]
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	0a1b      	lsrs	r3, r3, #8
 800610c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	1c5a      	adds	r2, r3, #1
 8006112:	607a      	str	r2, [r7, #4]
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	b2d2      	uxtb	r2, r2
 8006118:	701a      	strb	r2, [r3, #0]
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	0a1b      	lsrs	r3, r3, #8
 800611e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	1c5a      	adds	r2, r3, #1
 8006124:	607a      	str	r2, [r7, #4]
 8006126:	683a      	ldr	r2, [r7, #0]
 8006128:	b2d2      	uxtb	r2, r2
 800612a:	701a      	strb	r2, [r3, #0]
}
 800612c:	bf00      	nop
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006138:	b480      	push	{r7}
 800613a:	b087      	sub	sp, #28
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00d      	beq.n	800616e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006152:	693a      	ldr	r2, [r7, #16]
 8006154:	1c53      	adds	r3, r2, #1
 8006156:	613b      	str	r3, [r7, #16]
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	1c59      	adds	r1, r3, #1
 800615c:	6179      	str	r1, [r7, #20]
 800615e:	7812      	ldrb	r2, [r2, #0]
 8006160:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	3b01      	subs	r3, #1
 8006166:	607b      	str	r3, [r7, #4]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d1f1      	bne.n	8006152 <mem_cpy+0x1a>
	}
}
 800616e:	bf00      	nop
 8006170:	371c      	adds	r7, #28
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800617a:	b480      	push	{r7}
 800617c:	b087      	sub	sp, #28
 800617e:	af00      	add	r7, sp, #0
 8006180:	60f8      	str	r0, [r7, #12]
 8006182:	60b9      	str	r1, [r7, #8]
 8006184:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	1c5a      	adds	r2, r3, #1
 800618e:	617a      	str	r2, [r7, #20]
 8006190:	68ba      	ldr	r2, [r7, #8]
 8006192:	b2d2      	uxtb	r2, r2
 8006194:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	3b01      	subs	r3, #1
 800619a:	607b      	str	r3, [r7, #4]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1f3      	bne.n	800618a <mem_set+0x10>
}
 80061a2:	bf00      	nop
 80061a4:	371c      	adds	r7, #28
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80061ae:	b480      	push	{r7}
 80061b0:	b089      	sub	sp, #36	; 0x24
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	60f8      	str	r0, [r7, #12]
 80061b6:	60b9      	str	r1, [r7, #8]
 80061b8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	61fb      	str	r3, [r7, #28]
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80061c2:	2300      	movs	r3, #0
 80061c4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	1c5a      	adds	r2, r3, #1
 80061ca:	61fa      	str	r2, [r7, #28]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	4619      	mov	r1, r3
 80061d0:	69bb      	ldr	r3, [r7, #24]
 80061d2:	1c5a      	adds	r2, r3, #1
 80061d4:	61ba      	str	r2, [r7, #24]
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	1acb      	subs	r3, r1, r3
 80061da:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	3b01      	subs	r3, #1
 80061e0:	607b      	str	r3, [r7, #4]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d002      	beq.n	80061ee <mem_cmp+0x40>
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d0eb      	beq.n	80061c6 <mem_cmp+0x18>

	return r;
 80061ee:	697b      	ldr	r3, [r7, #20]
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3724      	adds	r7, #36	; 0x24
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006206:	e002      	b.n	800620e <chk_chr+0x12>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	3301      	adds	r3, #1
 800620c:	607b      	str	r3, [r7, #4]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d005      	beq.n	8006222 <chk_chr+0x26>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	461a      	mov	r2, r3
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	4293      	cmp	r3, r2
 8006220:	d1f2      	bne.n	8006208 <chk_chr+0xc>
	return *str;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	781b      	ldrb	r3, [r3, #0]
}
 8006226:	4618      	mov	r0, r3
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr
	...

08006234 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006234:	b480      	push	{r7}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800623e:	2300      	movs	r3, #0
 8006240:	60bb      	str	r3, [r7, #8]
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	60fb      	str	r3, [r7, #12]
 8006246:	e029      	b.n	800629c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006248:	4a27      	ldr	r2, [pc, #156]	; (80062e8 <chk_lock+0xb4>)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	011b      	lsls	r3, r3, #4
 800624e:	4413      	add	r3, r2
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d01d      	beq.n	8006292 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006256:	4a24      	ldr	r2, [pc, #144]	; (80062e8 <chk_lock+0xb4>)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	011b      	lsls	r3, r3, #4
 800625c:	4413      	add	r3, r2
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	429a      	cmp	r2, r3
 8006266:	d116      	bne.n	8006296 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006268:	4a1f      	ldr	r2, [pc, #124]	; (80062e8 <chk_lock+0xb4>)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	011b      	lsls	r3, r3, #4
 800626e:	4413      	add	r3, r2
 8006270:	3304      	adds	r3, #4
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006278:	429a      	cmp	r2, r3
 800627a:	d10c      	bne.n	8006296 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800627c:	4a1a      	ldr	r2, [pc, #104]	; (80062e8 <chk_lock+0xb4>)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	011b      	lsls	r3, r3, #4
 8006282:	4413      	add	r3, r2
 8006284:	3308      	adds	r3, #8
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800628c:	429a      	cmp	r2, r3
 800628e:	d102      	bne.n	8006296 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006290:	e007      	b.n	80062a2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006292:	2301      	movs	r3, #1
 8006294:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	3301      	adds	r3, #1
 800629a:	60fb      	str	r3, [r7, #12]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d9d2      	bls.n	8006248 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2b02      	cmp	r3, #2
 80062a6:	d109      	bne.n	80062bc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d102      	bne.n	80062b4 <chk_lock+0x80>
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	d101      	bne.n	80062b8 <chk_lock+0x84>
 80062b4:	2300      	movs	r3, #0
 80062b6:	e010      	b.n	80062da <chk_lock+0xa6>
 80062b8:	2312      	movs	r3, #18
 80062ba:	e00e      	b.n	80062da <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d108      	bne.n	80062d4 <chk_lock+0xa0>
 80062c2:	4a09      	ldr	r2, [pc, #36]	; (80062e8 <chk_lock+0xb4>)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	011b      	lsls	r3, r3, #4
 80062c8:	4413      	add	r3, r2
 80062ca:	330c      	adds	r3, #12
 80062cc:	881b      	ldrh	r3, [r3, #0]
 80062ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062d2:	d101      	bne.n	80062d8 <chk_lock+0xa4>
 80062d4:	2310      	movs	r3, #16
 80062d6:	e000      	b.n	80062da <chk_lock+0xa6>
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3714      	adds	r7, #20
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	20000098 	.word	0x20000098

080062ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80062f2:	2300      	movs	r3, #0
 80062f4:	607b      	str	r3, [r7, #4]
 80062f6:	e002      	b.n	80062fe <enq_lock+0x12>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	3301      	adds	r3, #1
 80062fc:	607b      	str	r3, [r7, #4]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d806      	bhi.n	8006312 <enq_lock+0x26>
 8006304:	4a09      	ldr	r2, [pc, #36]	; (800632c <enq_lock+0x40>)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	011b      	lsls	r3, r3, #4
 800630a:	4413      	add	r3, r2
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1f2      	bne.n	80062f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b02      	cmp	r3, #2
 8006316:	bf14      	ite	ne
 8006318:	2301      	movne	r3, #1
 800631a:	2300      	moveq	r3, #0
 800631c:	b2db      	uxtb	r3, r3
}
 800631e:	4618      	mov	r0, r3
 8006320:	370c      	adds	r7, #12
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	20000098 	.word	0x20000098

08006330 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800633a:	2300      	movs	r3, #0
 800633c:	60fb      	str	r3, [r7, #12]
 800633e:	e01f      	b.n	8006380 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006340:	4a41      	ldr	r2, [pc, #260]	; (8006448 <inc_lock+0x118>)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	011b      	lsls	r3, r3, #4
 8006346:	4413      	add	r3, r2
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	429a      	cmp	r2, r3
 8006350:	d113      	bne.n	800637a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006352:	4a3d      	ldr	r2, [pc, #244]	; (8006448 <inc_lock+0x118>)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	011b      	lsls	r3, r3, #4
 8006358:	4413      	add	r3, r2
 800635a:	3304      	adds	r3, #4
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006362:	429a      	cmp	r2, r3
 8006364:	d109      	bne.n	800637a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006366:	4a38      	ldr	r2, [pc, #224]	; (8006448 <inc_lock+0x118>)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	011b      	lsls	r3, r3, #4
 800636c:	4413      	add	r3, r2
 800636e:	3308      	adds	r3, #8
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006376:	429a      	cmp	r2, r3
 8006378:	d006      	beq.n	8006388 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	3301      	adds	r3, #1
 800637e:	60fb      	str	r3, [r7, #12]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d9dc      	bls.n	8006340 <inc_lock+0x10>
 8006386:	e000      	b.n	800638a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006388:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2b02      	cmp	r3, #2
 800638e:	d132      	bne.n	80063f6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]
 8006394:	e002      	b.n	800639c <inc_lock+0x6c>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	3301      	adds	r3, #1
 800639a:	60fb      	str	r3, [r7, #12]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d806      	bhi.n	80063b0 <inc_lock+0x80>
 80063a2:	4a29      	ldr	r2, [pc, #164]	; (8006448 <inc_lock+0x118>)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	011b      	lsls	r3, r3, #4
 80063a8:	4413      	add	r3, r2
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1f2      	bne.n	8006396 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d101      	bne.n	80063ba <inc_lock+0x8a>
 80063b6:	2300      	movs	r3, #0
 80063b8:	e040      	b.n	800643c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	4922      	ldr	r1, [pc, #136]	; (8006448 <inc_lock+0x118>)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	011b      	lsls	r3, r3, #4
 80063c4:	440b      	add	r3, r1
 80063c6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	689a      	ldr	r2, [r3, #8]
 80063cc:	491e      	ldr	r1, [pc, #120]	; (8006448 <inc_lock+0x118>)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	011b      	lsls	r3, r3, #4
 80063d2:	440b      	add	r3, r1
 80063d4:	3304      	adds	r3, #4
 80063d6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	695a      	ldr	r2, [r3, #20]
 80063dc:	491a      	ldr	r1, [pc, #104]	; (8006448 <inc_lock+0x118>)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	011b      	lsls	r3, r3, #4
 80063e2:	440b      	add	r3, r1
 80063e4:	3308      	adds	r3, #8
 80063e6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80063e8:	4a17      	ldr	r2, [pc, #92]	; (8006448 <inc_lock+0x118>)
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	011b      	lsls	r3, r3, #4
 80063ee:	4413      	add	r3, r2
 80063f0:	330c      	adds	r3, #12
 80063f2:	2200      	movs	r2, #0
 80063f4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d009      	beq.n	8006410 <inc_lock+0xe0>
 80063fc:	4a12      	ldr	r2, [pc, #72]	; (8006448 <inc_lock+0x118>)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	011b      	lsls	r3, r3, #4
 8006402:	4413      	add	r3, r2
 8006404:	330c      	adds	r3, #12
 8006406:	881b      	ldrh	r3, [r3, #0]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <inc_lock+0xe0>
 800640c:	2300      	movs	r3, #0
 800640e:	e015      	b.n	800643c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d108      	bne.n	8006428 <inc_lock+0xf8>
 8006416:	4a0c      	ldr	r2, [pc, #48]	; (8006448 <inc_lock+0x118>)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	011b      	lsls	r3, r3, #4
 800641c:	4413      	add	r3, r2
 800641e:	330c      	adds	r3, #12
 8006420:	881b      	ldrh	r3, [r3, #0]
 8006422:	3301      	adds	r3, #1
 8006424:	b29a      	uxth	r2, r3
 8006426:	e001      	b.n	800642c <inc_lock+0xfc>
 8006428:	f44f 7280 	mov.w	r2, #256	; 0x100
 800642c:	4906      	ldr	r1, [pc, #24]	; (8006448 <inc_lock+0x118>)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	011b      	lsls	r3, r3, #4
 8006432:	440b      	add	r3, r1
 8006434:	330c      	adds	r3, #12
 8006436:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	3301      	adds	r3, #1
}
 800643c:	4618      	mov	r0, r3
 800643e:	3714      	adds	r7, #20
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	20000098 	.word	0x20000098

0800644c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800644c:	b480      	push	{r7}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006454:	2300      	movs	r3, #0
 8006456:	60fb      	str	r3, [r7, #12]
 8006458:	e010      	b.n	800647c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800645a:	4a0d      	ldr	r2, [pc, #52]	; (8006490 <clear_lock+0x44>)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	011b      	lsls	r3, r3, #4
 8006460:	4413      	add	r3, r2
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	429a      	cmp	r2, r3
 8006468:	d105      	bne.n	8006476 <clear_lock+0x2a>
 800646a:	4a09      	ldr	r2, [pc, #36]	; (8006490 <clear_lock+0x44>)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	011b      	lsls	r3, r3, #4
 8006470:	4413      	add	r3, r2
 8006472:	2200      	movs	r2, #0
 8006474:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	3301      	adds	r3, #1
 800647a:	60fb      	str	r3, [r7, #12]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d9eb      	bls.n	800645a <clear_lock+0xe>
	}
}
 8006482:	bf00      	nop
 8006484:	3714      	adds	r7, #20
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	20000098 	.word	0x20000098

08006494 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b086      	sub	sp, #24
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800649c:	2300      	movs	r3, #0
 800649e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	78db      	ldrb	r3, [r3, #3]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d034      	beq.n	8006512 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ac:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	7858      	ldrb	r0, [r3, #1]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80064b8:	2301      	movs	r3, #1
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	f7ff fd7c 	bl	8005fb8 <disk_write>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d002      	beq.n	80064cc <sync_window+0x38>
			res = FR_DISK_ERR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	73fb      	strb	r3, [r7, #15]
 80064ca:	e022      	b.n	8006512 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	697a      	ldr	r2, [r7, #20]
 80064d8:	1ad2      	subs	r2, r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	699b      	ldr	r3, [r3, #24]
 80064de:	429a      	cmp	r2, r3
 80064e0:	d217      	bcs.n	8006512 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	789b      	ldrb	r3, [r3, #2]
 80064e6:	613b      	str	r3, [r7, #16]
 80064e8:	e010      	b.n	800650c <sync_window+0x78>
					wsect += fs->fsize;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	697a      	ldr	r2, [r7, #20]
 80064f0:	4413      	add	r3, r2
 80064f2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	7858      	ldrb	r0, [r3, #1]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80064fe:	2301      	movs	r3, #1
 8006500:	697a      	ldr	r2, [r7, #20]
 8006502:	f7ff fd59 	bl	8005fb8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	3b01      	subs	r3, #1
 800650a:	613b      	str	r3, [r7, #16]
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d8eb      	bhi.n	80064ea <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006512:	7bfb      	ldrb	r3, [r7, #15]
}
 8006514:	4618      	mov	r0, r3
 8006516:	3718      	adds	r7, #24
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006526:	2300      	movs	r3, #0
 8006528:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652e:	683a      	ldr	r2, [r7, #0]
 8006530:	429a      	cmp	r2, r3
 8006532:	d01b      	beq.n	800656c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f7ff ffad 	bl	8006494 <sync_window>
 800653a:	4603      	mov	r3, r0
 800653c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800653e:	7bfb      	ldrb	r3, [r7, #15]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d113      	bne.n	800656c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	7858      	ldrb	r0, [r3, #1]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800654e:	2301      	movs	r3, #1
 8006550:	683a      	ldr	r2, [r7, #0]
 8006552:	f7ff fd11 	bl	8005f78 <disk_read>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d004      	beq.n	8006566 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800655c:	f04f 33ff 	mov.w	r3, #4294967295
 8006560:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006562:	2301      	movs	r3, #1
 8006564:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	683a      	ldr	r2, [r7, #0]
 800656a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800656c:	7bfb      	ldrb	r3, [r7, #15]
}
 800656e:	4618      	mov	r0, r3
 8006570:	3710      	adds	r7, #16
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
	...

08006578 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff ff87 	bl	8006494 <sync_window>
 8006586:	4603      	mov	r3, r0
 8006588:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800658a:	7bfb      	ldrb	r3, [r7, #15]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d158      	bne.n	8006642 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	2b03      	cmp	r3, #3
 8006596:	d148      	bne.n	800662a <sync_fs+0xb2>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	791b      	ldrb	r3, [r3, #4]
 800659c:	2b01      	cmp	r3, #1
 800659e:	d144      	bne.n	800662a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	3330      	adds	r3, #48	; 0x30
 80065a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065a8:	2100      	movs	r1, #0
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7ff fde5 	bl	800617a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	3330      	adds	r3, #48	; 0x30
 80065b4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80065b8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80065bc:	4618      	mov	r0, r3
 80065be:	f7ff fd74 	bl	80060aa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	3330      	adds	r3, #48	; 0x30
 80065c6:	4921      	ldr	r1, [pc, #132]	; (800664c <sync_fs+0xd4>)
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7ff fd89 	bl	80060e0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	3330      	adds	r3, #48	; 0x30
 80065d2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80065d6:	491e      	ldr	r1, [pc, #120]	; (8006650 <sync_fs+0xd8>)
 80065d8:	4618      	mov	r0, r3
 80065da:	f7ff fd81 	bl	80060e0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	3330      	adds	r3, #48	; 0x30
 80065e2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	4619      	mov	r1, r3
 80065ec:	4610      	mov	r0, r2
 80065ee:	f7ff fd77 	bl	80060e0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	3330      	adds	r3, #48	; 0x30
 80065f6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	4619      	mov	r1, r3
 8006600:	4610      	mov	r0, r2
 8006602:	f7ff fd6d 	bl	80060e0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	1c5a      	adds	r2, r3, #1
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	7858      	ldrb	r0, [r3, #1]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800661e:	2301      	movs	r3, #1
 8006620:	f7ff fcca 	bl	8005fb8 <disk_write>
			fs->fsi_flag = 0;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	785b      	ldrb	r3, [r3, #1]
 800662e:	2200      	movs	r2, #0
 8006630:	2100      	movs	r1, #0
 8006632:	4618      	mov	r0, r3
 8006634:	f7ff fce0 	bl	8005ff8 <disk_ioctl>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <sync_fs+0xca>
 800663e:	2301      	movs	r3, #1
 8006640:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006642:	7bfb      	ldrb	r3, [r7, #15]
}
 8006644:	4618      	mov	r0, r3
 8006646:	3710      	adds	r7, #16
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	41615252 	.word	0x41615252
 8006650:	61417272 	.word	0x61417272

08006654 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	3b02      	subs	r3, #2
 8006662:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	3b02      	subs	r3, #2
 800666a:	683a      	ldr	r2, [r7, #0]
 800666c:	429a      	cmp	r2, r3
 800666e:	d301      	bcc.n	8006674 <clust2sect+0x20>
 8006670:	2300      	movs	r3, #0
 8006672:	e008      	b.n	8006686 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	895b      	ldrh	r3, [r3, #10]
 8006678:	461a      	mov	r2, r3
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	fb03 f202 	mul.w	r2, r3, r2
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006684:	4413      	add	r3, r2
}
 8006686:	4618      	mov	r0, r3
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr

08006692 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b086      	sub	sp, #24
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
 800669a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d904      	bls.n	80066b2 <get_fat+0x20>
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	695b      	ldr	r3, [r3, #20]
 80066ac:	683a      	ldr	r2, [r7, #0]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d302      	bcc.n	80066b8 <get_fat+0x26>
		val = 1;	/* Internal error */
 80066b2:	2301      	movs	r3, #1
 80066b4:	617b      	str	r3, [r7, #20]
 80066b6:	e08c      	b.n	80067d2 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80066b8:	f04f 33ff 	mov.w	r3, #4294967295
 80066bc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	d045      	beq.n	8006752 <get_fat+0xc0>
 80066c6:	2b03      	cmp	r3, #3
 80066c8:	d05d      	beq.n	8006786 <get_fat+0xf4>
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d177      	bne.n	80067be <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	60fb      	str	r3, [r7, #12]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	085b      	lsrs	r3, r3, #1
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	4413      	add	r3, r2
 80066da:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	6a1a      	ldr	r2, [r3, #32]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	0a5b      	lsrs	r3, r3, #9
 80066e4:	4413      	add	r3, r2
 80066e6:	4619      	mov	r1, r3
 80066e8:	6938      	ldr	r0, [r7, #16]
 80066ea:	f7ff ff17 	bl	800651c <move_window>
 80066ee:	4603      	mov	r3, r0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d167      	bne.n	80067c4 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	1c5a      	adds	r2, r3, #1
 80066f8:	60fa      	str	r2, [r7, #12]
 80066fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	4413      	add	r3, r2
 8006702:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006706:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	6a1a      	ldr	r2, [r3, #32]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	0a5b      	lsrs	r3, r3, #9
 8006710:	4413      	add	r3, r2
 8006712:	4619      	mov	r1, r3
 8006714:	6938      	ldr	r0, [r7, #16]
 8006716:	f7ff ff01 	bl	800651c <move_window>
 800671a:	4603      	mov	r3, r0
 800671c:	2b00      	cmp	r3, #0
 800671e:	d153      	bne.n	80067c8 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	4413      	add	r3, r2
 800672a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800672e:	021b      	lsls	r3, r3, #8
 8006730:	461a      	mov	r2, r3
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	4313      	orrs	r3, r2
 8006736:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d002      	beq.n	8006748 <get_fat+0xb6>
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	091b      	lsrs	r3, r3, #4
 8006746:	e002      	b.n	800674e <get_fat+0xbc>
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800674e:	617b      	str	r3, [r7, #20]
			break;
 8006750:	e03f      	b.n	80067d2 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	6a1a      	ldr	r2, [r3, #32]
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	0a1b      	lsrs	r3, r3, #8
 800675a:	4413      	add	r3, r2
 800675c:	4619      	mov	r1, r3
 800675e:	6938      	ldr	r0, [r7, #16]
 8006760:	f7ff fedc 	bl	800651c <move_window>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d130      	bne.n	80067cc <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	005b      	lsls	r3, r3, #1
 8006774:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006778:	4413      	add	r3, r2
 800677a:	4618      	mov	r0, r3
 800677c:	f7ff fc5a 	bl	8006034 <ld_word>
 8006780:	4603      	mov	r3, r0
 8006782:	617b      	str	r3, [r7, #20]
			break;
 8006784:	e025      	b.n	80067d2 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	6a1a      	ldr	r2, [r3, #32]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	09db      	lsrs	r3, r3, #7
 800678e:	4413      	add	r3, r2
 8006790:	4619      	mov	r1, r3
 8006792:	6938      	ldr	r0, [r7, #16]
 8006794:	f7ff fec2 	bl	800651c <move_window>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d118      	bne.n	80067d0 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80067ac:	4413      	add	r3, r2
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7ff fc58 	bl	8006064 <ld_dword>
 80067b4:	4603      	mov	r3, r0
 80067b6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80067ba:	617b      	str	r3, [r7, #20]
			break;
 80067bc:	e009      	b.n	80067d2 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80067be:	2301      	movs	r3, #1
 80067c0:	617b      	str	r3, [r7, #20]
 80067c2:	e006      	b.n	80067d2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80067c4:	bf00      	nop
 80067c6:	e004      	b.n	80067d2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80067c8:	bf00      	nop
 80067ca:	e002      	b.n	80067d2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80067cc:	bf00      	nop
 80067ce:	e000      	b.n	80067d2 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80067d0:	bf00      	nop
		}
	}

	return val;
 80067d2:	697b      	ldr	r3, [r7, #20]
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3718      	adds	r7, #24
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80067dc:	b590      	push	{r4, r7, lr}
 80067de:	b089      	sub	sp, #36	; 0x24
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80067e8:	2302      	movs	r3, #2
 80067ea:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	f240 80d6 	bls.w	80069a0 <put_fat+0x1c4>
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	695b      	ldr	r3, [r3, #20]
 80067f8:	68ba      	ldr	r2, [r7, #8]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	f080 80d0 	bcs.w	80069a0 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	2b02      	cmp	r3, #2
 8006806:	d073      	beq.n	80068f0 <put_fat+0x114>
 8006808:	2b03      	cmp	r3, #3
 800680a:	f000 8091 	beq.w	8006930 <put_fat+0x154>
 800680e:	2b01      	cmp	r3, #1
 8006810:	f040 80c6 	bne.w	80069a0 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	61bb      	str	r3, [r7, #24]
 8006818:	69bb      	ldr	r3, [r7, #24]
 800681a:	085b      	lsrs	r3, r3, #1
 800681c:	69ba      	ldr	r2, [r7, #24]
 800681e:	4413      	add	r3, r2
 8006820:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6a1a      	ldr	r2, [r3, #32]
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	0a5b      	lsrs	r3, r3, #9
 800682a:	4413      	add	r3, r2
 800682c:	4619      	mov	r1, r3
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f7ff fe74 	bl	800651c <move_window>
 8006834:	4603      	mov	r3, r0
 8006836:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006838:	7ffb      	ldrb	r3, [r7, #31]
 800683a:	2b00      	cmp	r3, #0
 800683c:	f040 80a9 	bne.w	8006992 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006846:	69bb      	ldr	r3, [r7, #24]
 8006848:	1c59      	adds	r1, r3, #1
 800684a:	61b9      	str	r1, [r7, #24]
 800684c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006850:	4413      	add	r3, r2
 8006852:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d00d      	beq.n	800687a <put_fat+0x9e>
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	b25b      	sxtb	r3, r3
 8006864:	f003 030f 	and.w	r3, r3, #15
 8006868:	b25a      	sxtb	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	b2db      	uxtb	r3, r3
 800686e:	011b      	lsls	r3, r3, #4
 8006870:	b25b      	sxtb	r3, r3
 8006872:	4313      	orrs	r3, r2
 8006874:	b25b      	sxtb	r3, r3
 8006876:	b2db      	uxtb	r3, r3
 8006878:	e001      	b.n	800687e <put_fat+0xa2>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	b2db      	uxtb	r3, r3
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2201      	movs	r2, #1
 8006886:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6a1a      	ldr	r2, [r3, #32]
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	0a5b      	lsrs	r3, r3, #9
 8006890:	4413      	add	r3, r2
 8006892:	4619      	mov	r1, r3
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f7ff fe41 	bl	800651c <move_window>
 800689a:	4603      	mov	r3, r0
 800689c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800689e:	7ffb      	ldrb	r3, [r7, #31]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d178      	bne.n	8006996 <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80068aa:	69bb      	ldr	r3, [r7, #24]
 80068ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068b0:	4413      	add	r3, r2
 80068b2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d003      	beq.n	80068c6 <put_fat+0xea>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	091b      	lsrs	r3, r3, #4
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	e00e      	b.n	80068e4 <put_fat+0x108>
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	b25b      	sxtb	r3, r3
 80068cc:	f023 030f 	bic.w	r3, r3, #15
 80068d0:	b25a      	sxtb	r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	0a1b      	lsrs	r3, r3, #8
 80068d6:	b25b      	sxtb	r3, r3
 80068d8:	f003 030f 	and.w	r3, r3, #15
 80068dc:	b25b      	sxtb	r3, r3
 80068de:	4313      	orrs	r3, r2
 80068e0:	b25b      	sxtb	r3, r3
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	697a      	ldr	r2, [r7, #20]
 80068e6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2201      	movs	r2, #1
 80068ec:	70da      	strb	r2, [r3, #3]
			break;
 80068ee:	e057      	b.n	80069a0 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6a1a      	ldr	r2, [r3, #32]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	0a1b      	lsrs	r3, r3, #8
 80068f8:	4413      	add	r3, r2
 80068fa:	4619      	mov	r1, r3
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f7ff fe0d 	bl	800651c <move_window>
 8006902:	4603      	mov	r3, r0
 8006904:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006906:	7ffb      	ldrb	r3, [r7, #31]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d146      	bne.n	800699a <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	005b      	lsls	r3, r3, #1
 8006916:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800691a:	4413      	add	r3, r2
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	b292      	uxth	r2, r2
 8006920:	4611      	mov	r1, r2
 8006922:	4618      	mov	r0, r3
 8006924:	f7ff fbc1 	bl	80060aa <st_word>
			fs->wflag = 1;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2201      	movs	r2, #1
 800692c:	70da      	strb	r2, [r3, #3]
			break;
 800692e:	e037      	b.n	80069a0 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6a1a      	ldr	r2, [r3, #32]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	09db      	lsrs	r3, r3, #7
 8006938:	4413      	add	r3, r2
 800693a:	4619      	mov	r1, r3
 800693c:	68f8      	ldr	r0, [r7, #12]
 800693e:	f7ff fded 	bl	800651c <move_window>
 8006942:	4603      	mov	r3, r0
 8006944:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006946:	7ffb      	ldrb	r3, [r7, #31]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d128      	bne.n	800699e <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006960:	4413      	add	r3, r2
 8006962:	4618      	mov	r0, r3
 8006964:	f7ff fb7e 	bl	8006064 <ld_dword>
 8006968:	4603      	mov	r3, r0
 800696a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800696e:	4323      	orrs	r3, r4
 8006970:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006980:	4413      	add	r3, r2
 8006982:	6879      	ldr	r1, [r7, #4]
 8006984:	4618      	mov	r0, r3
 8006986:	f7ff fbab 	bl	80060e0 <st_dword>
			fs->wflag = 1;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2201      	movs	r2, #1
 800698e:	70da      	strb	r2, [r3, #3]
			break;
 8006990:	e006      	b.n	80069a0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8006992:	bf00      	nop
 8006994:	e004      	b.n	80069a0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8006996:	bf00      	nop
 8006998:	e002      	b.n	80069a0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800699a:	bf00      	nop
 800699c:	e000      	b.n	80069a0 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800699e:	bf00      	nop
		}
	}
	return res;
 80069a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3724      	adds	r7, #36	; 0x24
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd90      	pop	{r4, r7, pc}

080069aa <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b088      	sub	sp, #32
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	60f8      	str	r0, [r7, #12]
 80069b2:	60b9      	str	r1, [r7, #8]
 80069b4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80069b6:	2300      	movs	r3, #0
 80069b8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d904      	bls.n	80069d0 <remove_chain+0x26>
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	695b      	ldr	r3, [r3, #20]
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d301      	bcc.n	80069d4 <remove_chain+0x2a>
 80069d0:	2302      	movs	r3, #2
 80069d2:	e04b      	b.n	8006a6c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00c      	beq.n	80069f4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80069da:	f04f 32ff 	mov.w	r2, #4294967295
 80069de:	6879      	ldr	r1, [r7, #4]
 80069e0:	69b8      	ldr	r0, [r7, #24]
 80069e2:	f7ff fefb 	bl	80067dc <put_fat>
 80069e6:	4603      	mov	r3, r0
 80069e8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80069ea:	7ffb      	ldrb	r3, [r7, #31]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d001      	beq.n	80069f4 <remove_chain+0x4a>
 80069f0:	7ffb      	ldrb	r3, [r7, #31]
 80069f2:	e03b      	b.n	8006a6c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f7ff fe4b 	bl	8006692 <get_fat>
 80069fc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d031      	beq.n	8006a68 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d101      	bne.n	8006a0e <remove_chain+0x64>
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	e02e      	b.n	8006a6c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a14:	d101      	bne.n	8006a1a <remove_chain+0x70>
 8006a16:	2301      	movs	r3, #1
 8006a18:	e028      	b.n	8006a6c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	68b9      	ldr	r1, [r7, #8]
 8006a1e:	69b8      	ldr	r0, [r7, #24]
 8006a20:	f7ff fedc 	bl	80067dc <put_fat>
 8006a24:	4603      	mov	r3, r0
 8006a26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006a28:	7ffb      	ldrb	r3, [r7, #31]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d001      	beq.n	8006a32 <remove_chain+0x88>
 8006a2e:	7ffb      	ldrb	r3, [r7, #31]
 8006a30:	e01c      	b.n	8006a6c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	691a      	ldr	r2, [r3, #16]
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	695b      	ldr	r3, [r3, #20]
 8006a3a:	3b02      	subs	r3, #2
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d20b      	bcs.n	8006a58 <remove_chain+0xae>
			fs->free_clst++;
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	1c5a      	adds	r2, r3, #1
 8006a46:	69bb      	ldr	r3, [r7, #24]
 8006a48:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8006a4a:	69bb      	ldr	r3, [r7, #24]
 8006a4c:	791b      	ldrb	r3, [r3, #4]
 8006a4e:	f043 0301 	orr.w	r3, r3, #1
 8006a52:	b2da      	uxtb	r2, r3
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	695b      	ldr	r3, [r3, #20]
 8006a60:	68ba      	ldr	r2, [r7, #8]
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d3c6      	bcc.n	80069f4 <remove_chain+0x4a>
 8006a66:	e000      	b.n	8006a6a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8006a68:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3720      	adds	r7, #32
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b088      	sub	sp, #32
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10d      	bne.n	8006aa6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006a90:	69bb      	ldr	r3, [r7, #24]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d004      	beq.n	8006aa0 <create_chain+0x2c>
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	69ba      	ldr	r2, [r7, #24]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d31b      	bcc.n	8006ad8 <create_chain+0x64>
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	61bb      	str	r3, [r7, #24]
 8006aa4:	e018      	b.n	8006ad8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006aa6:	6839      	ldr	r1, [r7, #0]
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f7ff fdf2 	bl	8006692 <get_fat>
 8006aae:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d801      	bhi.n	8006aba <create_chain+0x46>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e070      	b.n	8006b9c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac0:	d101      	bne.n	8006ac6 <create_chain+0x52>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	e06a      	b.n	8006b9c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d201      	bcs.n	8006ad4 <create_chain+0x60>
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	e063      	b.n	8006b9c <create_chain+0x128>
		scl = clst;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	69fa      	ldr	r2, [r7, #28]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d307      	bcc.n	8006afc <create_chain+0x88>
				ncl = 2;
 8006aec:	2302      	movs	r3, #2
 8006aee:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006af0:	69fa      	ldr	r2, [r7, #28]
 8006af2:	69bb      	ldr	r3, [r7, #24]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d901      	bls.n	8006afc <create_chain+0x88>
 8006af8:	2300      	movs	r3, #0
 8006afa:	e04f      	b.n	8006b9c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006afc:	69f9      	ldr	r1, [r7, #28]
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f7ff fdc7 	bl	8006692 <get_fat>
 8006b04:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00e      	beq.n	8006b2a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d003      	beq.n	8006b1a <create_chain+0xa6>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b18:	d101      	bne.n	8006b1e <create_chain+0xaa>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	e03e      	b.n	8006b9c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006b1e:	69fa      	ldr	r2, [r7, #28]
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d1da      	bne.n	8006adc <create_chain+0x68>
 8006b26:	2300      	movs	r3, #0
 8006b28:	e038      	b.n	8006b9c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8006b2a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b30:	69f9      	ldr	r1, [r7, #28]
 8006b32:	6938      	ldr	r0, [r7, #16]
 8006b34:	f7ff fe52 	bl	80067dc <put_fat>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006b3c:	7dfb      	ldrb	r3, [r7, #23]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d109      	bne.n	8006b56 <create_chain+0xe2>
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d006      	beq.n	8006b56 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8006b48:	69fa      	ldr	r2, [r7, #28]
 8006b4a:	6839      	ldr	r1, [r7, #0]
 8006b4c:	6938      	ldr	r0, [r7, #16]
 8006b4e:	f7ff fe45 	bl	80067dc <put_fat>
 8006b52:	4603      	mov	r3, r0
 8006b54:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006b56:	7dfb      	ldrb	r3, [r7, #23]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d116      	bne.n	8006b8a <create_chain+0x116>
		fs->last_clst = ncl;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	69fa      	ldr	r2, [r7, #28]
 8006b60:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	691a      	ldr	r2, [r3, #16]
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	3b02      	subs	r3, #2
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d804      	bhi.n	8006b7a <create_chain+0x106>
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	1e5a      	subs	r2, r3, #1
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	791b      	ldrb	r3, [r3, #4]
 8006b7e:	f043 0301 	orr.w	r3, r3, #1
 8006b82:	b2da      	uxtb	r2, r3
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	711a      	strb	r2, [r3, #4]
 8006b88:	e007      	b.n	8006b9a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006b8a:	7dfb      	ldrb	r3, [r7, #23]
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d102      	bne.n	8006b96 <create_chain+0x122>
 8006b90:	f04f 33ff 	mov.w	r3, #4294967295
 8006b94:	e000      	b.n	8006b98 <create_chain+0x124>
 8006b96:	2301      	movs	r3, #1
 8006b98:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006b9a:	69fb      	ldr	r3, [r7, #28]
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3720      	adds	r7, #32
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b086      	sub	sp, #24
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006bba:	d204      	bcs.n	8006bc6 <dir_sdi+0x22>
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	f003 031f 	and.w	r3, r3, #31
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d001      	beq.n	8006bca <dir_sdi+0x26>
		return FR_INT_ERR;
 8006bc6:	2302      	movs	r3, #2
 8006bc8:	e063      	b.n	8006c92 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	683a      	ldr	r2, [r7, #0]
 8006bce:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d106      	bne.n	8006bea <dir_sdi+0x46>
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d902      	bls.n	8006bea <dir_sdi+0x46>
		clst = fs->dirbase;
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d10c      	bne.n	8006c0a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	095b      	lsrs	r3, r3, #5
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	8912      	ldrh	r2, [r2, #8]
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d301      	bcc.n	8006c00 <dir_sdi+0x5c>
 8006bfc:	2302      	movs	r3, #2
 8006bfe:	e048      	b.n	8006c92 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8006c00:	693b      	ldr	r3, [r7, #16]
 8006c02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	61da      	str	r2, [r3, #28]
 8006c08:	e029      	b.n	8006c5e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	895b      	ldrh	r3, [r3, #10]
 8006c0e:	025b      	lsls	r3, r3, #9
 8006c10:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006c12:	e019      	b.n	8006c48 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6979      	ldr	r1, [r7, #20]
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f7ff fd3a 	bl	8006692 <get_fat>
 8006c1e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c26:	d101      	bne.n	8006c2c <dir_sdi+0x88>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e032      	b.n	8006c92 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d904      	bls.n	8006c3c <dir_sdi+0x98>
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d301      	bcc.n	8006c40 <dir_sdi+0x9c>
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	e028      	b.n	8006c92 <dir_sdi+0xee>
			ofs -= csz;
 8006c40:	683a      	ldr	r2, [r7, #0]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	1ad3      	subs	r3, r2, r3
 8006c46:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006c48:	683a      	ldr	r2, [r7, #0]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d2e1      	bcs.n	8006c14 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8006c50:	6979      	ldr	r1, [r7, #20]
 8006c52:	6938      	ldr	r0, [r7, #16]
 8006c54:	f7ff fcfe 	bl	8006654 <clust2sect>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	69db      	ldr	r3, [r3, #28]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d101      	bne.n	8006c70 <dir_sdi+0xcc>
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	e010      	b.n	8006c92 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	69da      	ldr	r2, [r3, #28]
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	0a5b      	lsrs	r3, r3, #9
 8006c78:	441a      	add	r2, r3
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c8a:	441a      	add	r2, r3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3718      	adds	r7, #24
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}

08006c9a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006c9a:	b580      	push	{r7, lr}
 8006c9c:	b086      	sub	sp, #24
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	6078      	str	r0, [r7, #4]
 8006ca2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	695b      	ldr	r3, [r3, #20]
 8006cae:	3320      	adds	r3, #32
 8006cb0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	69db      	ldr	r3, [r3, #28]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d003      	beq.n	8006cc2 <dir_next+0x28>
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cc0:	d301      	bcc.n	8006cc6 <dir_next+0x2c>
 8006cc2:	2304      	movs	r3, #4
 8006cc4:	e0aa      	b.n	8006e1c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f040 8098 	bne.w	8006e02 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	69db      	ldr	r3, [r3, #28]
 8006cd6:	1c5a      	adds	r2, r3, #1
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	699b      	ldr	r3, [r3, #24]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d10b      	bne.n	8006cfc <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	095b      	lsrs	r3, r3, #5
 8006ce8:	68fa      	ldr	r2, [r7, #12]
 8006cea:	8912      	ldrh	r2, [r2, #8]
 8006cec:	4293      	cmp	r3, r2
 8006cee:	f0c0 8088 	bcc.w	8006e02 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	61da      	str	r2, [r3, #28]
 8006cf8:	2304      	movs	r3, #4
 8006cfa:	e08f      	b.n	8006e1c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	0a5b      	lsrs	r3, r3, #9
 8006d00:	68fa      	ldr	r2, [r7, #12]
 8006d02:	8952      	ldrh	r2, [r2, #10]
 8006d04:	3a01      	subs	r2, #1
 8006d06:	4013      	ands	r3, r2
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d17a      	bne.n	8006e02 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	699b      	ldr	r3, [r3, #24]
 8006d12:	4619      	mov	r1, r3
 8006d14:	4610      	mov	r0, r2
 8006d16:	f7ff fcbc 	bl	8006692 <get_fat>
 8006d1a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d801      	bhi.n	8006d26 <dir_next+0x8c>
 8006d22:	2302      	movs	r3, #2
 8006d24:	e07a      	b.n	8006e1c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d2c:	d101      	bne.n	8006d32 <dir_next+0x98>
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e074      	b.n	8006e1c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	695b      	ldr	r3, [r3, #20]
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d358      	bcc.n	8006dee <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d104      	bne.n	8006d4c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	61da      	str	r2, [r3, #28]
 8006d48:	2304      	movs	r3, #4
 8006d4a:	e067      	b.n	8006e1c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	699b      	ldr	r3, [r3, #24]
 8006d52:	4619      	mov	r1, r3
 8006d54:	4610      	mov	r0, r2
 8006d56:	f7ff fe8d 	bl	8006a74 <create_chain>
 8006d5a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d101      	bne.n	8006d66 <dir_next+0xcc>
 8006d62:	2307      	movs	r3, #7
 8006d64:	e05a      	b.n	8006e1c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d101      	bne.n	8006d70 <dir_next+0xd6>
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	e055      	b.n	8006e1c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d76:	d101      	bne.n	8006d7c <dir_next+0xe2>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e04f      	b.n	8006e1c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f7ff fb89 	bl	8006494 <sync_window>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d001      	beq.n	8006d8c <dir_next+0xf2>
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e047      	b.n	8006e1c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	3330      	adds	r3, #48	; 0x30
 8006d90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d94:	2100      	movs	r1, #0
 8006d96:	4618      	mov	r0, r3
 8006d98:	f7ff f9ef 	bl	800617a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	613b      	str	r3, [r7, #16]
 8006da0:	6979      	ldr	r1, [r7, #20]
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f7ff fc56 	bl	8006654 <clust2sect>
 8006da8:	4602      	mov	r2, r0
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	62da      	str	r2, [r3, #44]	; 0x2c
 8006dae:	e012      	b.n	8006dd6 <dir_next+0x13c>
						fs->wflag = 1;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2201      	movs	r2, #1
 8006db4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006db6:	68f8      	ldr	r0, [r7, #12]
 8006db8:	f7ff fb6c 	bl	8006494 <sync_window>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d001      	beq.n	8006dc6 <dir_next+0x12c>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e02a      	b.n	8006e1c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	3301      	adds	r3, #1
 8006dca:	613b      	str	r3, [r7, #16]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dd0:	1c5a      	adds	r2, r3, #1
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	62da      	str	r2, [r3, #44]	; 0x2c
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	895b      	ldrh	r3, [r3, #10]
 8006dda:	461a      	mov	r2, r3
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d3e6      	bcc.n	8006db0 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	1ad2      	subs	r2, r2, r3
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	697a      	ldr	r2, [r7, #20]
 8006df2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006df4:	6979      	ldr	r1, [r7, #20]
 8006df6:	68f8      	ldr	r0, [r7, #12]
 8006df8:	f7ff fc2c 	bl	8006654 <clust2sect>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68ba      	ldr	r2, [r7, #8]
 8006e06:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e14:	441a      	add	r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3718      	adds	r7, #24
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b086      	sub	sp, #24
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006e34:	2100      	movs	r1, #0
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f7ff feb4 	bl	8006ba4 <dir_sdi>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006e40:	7dfb      	ldrb	r3, [r7, #23]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d12b      	bne.n	8006e9e <dir_alloc+0x7a>
		n = 0;
 8006e46:	2300      	movs	r3, #0
 8006e48:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	69db      	ldr	r3, [r3, #28]
 8006e4e:	4619      	mov	r1, r3
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f7ff fb63 	bl	800651c <move_window>
 8006e56:	4603      	mov	r3, r0
 8006e58:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006e5a:	7dfb      	ldrb	r3, [r7, #23]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d11d      	bne.n	8006e9c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6a1b      	ldr	r3, [r3, #32]
 8006e64:	781b      	ldrb	r3, [r3, #0]
 8006e66:	2be5      	cmp	r3, #229	; 0xe5
 8006e68:	d004      	beq.n	8006e74 <dir_alloc+0x50>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a1b      	ldr	r3, [r3, #32]
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d107      	bne.n	8006e84 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	3301      	adds	r3, #1
 8006e78:	613b      	str	r3, [r7, #16]
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d102      	bne.n	8006e88 <dir_alloc+0x64>
 8006e82:	e00c      	b.n	8006e9e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006e84:	2300      	movs	r3, #0
 8006e86:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006e88:	2101      	movs	r1, #1
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7ff ff05 	bl	8006c9a <dir_next>
 8006e90:	4603      	mov	r3, r0
 8006e92:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006e94:	7dfb      	ldrb	r3, [r7, #23]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d0d7      	beq.n	8006e4a <dir_alloc+0x26>
 8006e9a:	e000      	b.n	8006e9e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006e9c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006e9e:	7dfb      	ldrb	r3, [r7, #23]
 8006ea0:	2b04      	cmp	r3, #4
 8006ea2:	d101      	bne.n	8006ea8 <dir_alloc+0x84>
 8006ea4:	2307      	movs	r3, #7
 8006ea6:	75fb      	strb	r3, [r7, #23]
	return res;
 8006ea8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3718      	adds	r7, #24
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}

08006eb2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b084      	sub	sp, #16
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
 8006eba:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	331a      	adds	r3, #26
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7ff f8b7 	bl	8006034 <ld_word>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	2b03      	cmp	r3, #3
 8006ed0:	d109      	bne.n	8006ee6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	3314      	adds	r3, #20
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f7ff f8ac 	bl	8006034 <ld_word>
 8006edc:	4603      	mov	r3, r0
 8006ede:	041b      	lsls	r3, r3, #16
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	331a      	adds	r3, #26
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	b292      	uxth	r2, r2
 8006f04:	4611      	mov	r1, r2
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7ff f8cf 	bl	80060aa <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	2b03      	cmp	r3, #3
 8006f12:	d109      	bne.n	8006f28 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	f103 0214 	add.w	r2, r3, #20
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	0c1b      	lsrs	r3, r3, #16
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	4619      	mov	r1, r3
 8006f22:	4610      	mov	r0, r2
 8006f24:	f7ff f8c1 	bl	80060aa <st_word>
	}
}
 8006f28:	bf00      	nop
 8006f2a:	3710      	adds	r7, #16
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b086      	sub	sp, #24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8006f3a:	2304      	movs	r3, #4
 8006f3c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8006f44:	e03c      	b.n	8006fc0 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	69db      	ldr	r3, [r3, #28]
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	6938      	ldr	r0, [r7, #16]
 8006f4e:	f7ff fae5 	bl	800651c <move_window>
 8006f52:	4603      	mov	r3, r0
 8006f54:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006f56:	7dfb      	ldrb	r3, [r7, #23]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d136      	bne.n	8006fca <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6a1b      	ldr	r3, [r3, #32]
 8006f60:	781b      	ldrb	r3, [r3, #0]
 8006f62:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8006f64:	7bfb      	ldrb	r3, [r7, #15]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d102      	bne.n	8006f70 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8006f6a:	2304      	movs	r3, #4
 8006f6c:	75fb      	strb	r3, [r7, #23]
 8006f6e:	e031      	b.n	8006fd4 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a1b      	ldr	r3, [r3, #32]
 8006f74:	330b      	adds	r3, #11
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f7c:	73bb      	strb	r3, [r7, #14]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	7bba      	ldrb	r2, [r7, #14]
 8006f82:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8006f84:	7bfb      	ldrb	r3, [r7, #15]
 8006f86:	2be5      	cmp	r3, #229	; 0xe5
 8006f88:	d011      	beq.n	8006fae <dir_read+0x7e>
 8006f8a:	7bfb      	ldrb	r3, [r7, #15]
 8006f8c:	2b2e      	cmp	r3, #46	; 0x2e
 8006f8e:	d00e      	beq.n	8006fae <dir_read+0x7e>
 8006f90:	7bbb      	ldrb	r3, [r7, #14]
 8006f92:	2b0f      	cmp	r3, #15
 8006f94:	d00b      	beq.n	8006fae <dir_read+0x7e>
 8006f96:	7bbb      	ldrb	r3, [r7, #14]
 8006f98:	f023 0320 	bic.w	r3, r3, #32
 8006f9c:	2b08      	cmp	r3, #8
 8006f9e:	bf0c      	ite	eq
 8006fa0:	2301      	moveq	r3, #1
 8006fa2:	2300      	movne	r3, #0
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d00f      	beq.n	8006fce <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8006fae:	2100      	movs	r1, #0
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f7ff fe72 	bl	8006c9a <dir_next>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006fba:	7dfb      	ldrb	r3, [r7, #23]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d108      	bne.n	8006fd2 <dir_read+0xa2>
	while (dp->sect) {
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	69db      	ldr	r3, [r3, #28]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d1be      	bne.n	8006f46 <dir_read+0x16>
 8006fc8:	e004      	b.n	8006fd4 <dir_read+0xa4>
		if (res != FR_OK) break;
 8006fca:	bf00      	nop
 8006fcc:	e002      	b.n	8006fd4 <dir_read+0xa4>
				break;
 8006fce:	bf00      	nop
 8006fd0:	e000      	b.n	8006fd4 <dir_read+0xa4>
		if (res != FR_OK) break;
 8006fd2:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8006fd4:	7dfb      	ldrb	r3, [r7, #23]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d002      	beq.n	8006fe0 <dir_read+0xb0>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	61da      	str	r2, [r3, #28]
	return res;
 8006fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3718      	adds	r7, #24
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}

08006fea <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b086      	sub	sp, #24
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006ff8:	2100      	movs	r1, #0
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7ff fdd2 	bl	8006ba4 <dir_sdi>
 8007000:	4603      	mov	r3, r0
 8007002:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007004:	7dfb      	ldrb	r3, [r7, #23]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d001      	beq.n	800700e <dir_find+0x24>
 800700a:	7dfb      	ldrb	r3, [r7, #23]
 800700c:	e03e      	b.n	800708c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	69db      	ldr	r3, [r3, #28]
 8007012:	4619      	mov	r1, r3
 8007014:	6938      	ldr	r0, [r7, #16]
 8007016:	f7ff fa81 	bl	800651c <move_window>
 800701a:	4603      	mov	r3, r0
 800701c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800701e:	7dfb      	ldrb	r3, [r7, #23]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d12f      	bne.n	8007084 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a1b      	ldr	r3, [r3, #32]
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800702c:	7bfb      	ldrb	r3, [r7, #15]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d102      	bne.n	8007038 <dir_find+0x4e>
 8007032:	2304      	movs	r3, #4
 8007034:	75fb      	strb	r3, [r7, #23]
 8007036:	e028      	b.n	800708a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6a1b      	ldr	r3, [r3, #32]
 800703c:	330b      	adds	r3, #11
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007044:	b2da      	uxtb	r2, r3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	330b      	adds	r3, #11
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	f003 0308 	and.w	r3, r3, #8
 8007056:	2b00      	cmp	r3, #0
 8007058:	d10a      	bne.n	8007070 <dir_find+0x86>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a18      	ldr	r0, [r3, #32]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	3324      	adds	r3, #36	; 0x24
 8007062:	220b      	movs	r2, #11
 8007064:	4619      	mov	r1, r3
 8007066:	f7ff f8a2 	bl	80061ae <mem_cmp>
 800706a:	4603      	mov	r3, r0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00b      	beq.n	8007088 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007070:	2100      	movs	r1, #0
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f7ff fe11 	bl	8006c9a <dir_next>
 8007078:	4603      	mov	r3, r0
 800707a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800707c:	7dfb      	ldrb	r3, [r7, #23]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d0c5      	beq.n	800700e <dir_find+0x24>
 8007082:	e002      	b.n	800708a <dir_find+0xa0>
		if (res != FR_OK) break;
 8007084:	bf00      	nop
 8007086:	e000      	b.n	800708a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007088:	bf00      	nop

	return res;
 800708a:	7dfb      	ldrb	r3, [r7, #23]
}
 800708c:	4618      	mov	r0, r3
 800708e:	3718      	adds	r7, #24
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80070a2:	2101      	movs	r1, #1
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f7ff febd 	bl	8006e24 <dir_alloc>
 80070aa:	4603      	mov	r3, r0
 80070ac:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80070ae:	7bfb      	ldrb	r3, [r7, #15]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d11c      	bne.n	80070ee <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	69db      	ldr	r3, [r3, #28]
 80070b8:	4619      	mov	r1, r3
 80070ba:	68b8      	ldr	r0, [r7, #8]
 80070bc:	f7ff fa2e 	bl	800651c <move_window>
 80070c0:	4603      	mov	r3, r0
 80070c2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80070c4:	7bfb      	ldrb	r3, [r7, #15]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d111      	bne.n	80070ee <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a1b      	ldr	r3, [r3, #32]
 80070ce:	2220      	movs	r2, #32
 80070d0:	2100      	movs	r1, #0
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7ff f851 	bl	800617a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a18      	ldr	r0, [r3, #32]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	3324      	adds	r3, #36	; 0x24
 80070e0:	220b      	movs	r2, #11
 80070e2:	4619      	mov	r1, r3
 80070e4:	f7ff f828 	bl	8006138 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	2201      	movs	r2, #1
 80070ec:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80070ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	69db      	ldr	r3, [r3, #28]
 800710a:	4619      	mov	r1, r3
 800710c:	68f8      	ldr	r0, [r7, #12]
 800710e:	f7ff fa05 	bl	800651c <move_window>
 8007112:	4603      	mov	r3, r0
 8007114:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8007116:	7afb      	ldrb	r3, [r7, #11]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d106      	bne.n	800712a <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a1b      	ldr	r3, [r3, #32]
 8007120:	22e5      	movs	r2, #229	; 0xe5
 8007122:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2201      	movs	r2, #1
 8007128:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 800712a:	7afb      	ldrb	r3, [r7, #11]
}
 800712c:	4618      	mov	r0, r3
 800712e:	3710      	adds	r7, #16
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}

08007134 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b088      	sub	sp, #32
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	60fb      	str	r3, [r7, #12]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	3324      	adds	r3, #36	; 0x24
 8007148:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800714a:	220b      	movs	r2, #11
 800714c:	2120      	movs	r1, #32
 800714e:	68b8      	ldr	r0, [r7, #8]
 8007150:	f7ff f813 	bl	800617a <mem_set>
	si = i = 0; ni = 8;
 8007154:	2300      	movs	r3, #0
 8007156:	613b      	str	r3, [r7, #16]
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	2308      	movs	r3, #8
 800715e:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	1c5a      	adds	r2, r3, #1
 8007164:	617a      	str	r2, [r7, #20]
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	4413      	add	r3, r2
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800716e:	7ffb      	ldrb	r3, [r7, #31]
 8007170:	2b20      	cmp	r3, #32
 8007172:	d94e      	bls.n	8007212 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007174:	7ffb      	ldrb	r3, [r7, #31]
 8007176:	2b2f      	cmp	r3, #47	; 0x2f
 8007178:	d006      	beq.n	8007188 <create_name+0x54>
 800717a:	7ffb      	ldrb	r3, [r7, #31]
 800717c:	2b5c      	cmp	r3, #92	; 0x5c
 800717e:	d110      	bne.n	80071a2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007180:	e002      	b.n	8007188 <create_name+0x54>
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	3301      	adds	r3, #1
 8007186:	617b      	str	r3, [r7, #20]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	4413      	add	r3, r2
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	2b2f      	cmp	r3, #47	; 0x2f
 8007192:	d0f6      	beq.n	8007182 <create_name+0x4e>
 8007194:	68fa      	ldr	r2, [r7, #12]
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	4413      	add	r3, r2
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	2b5c      	cmp	r3, #92	; 0x5c
 800719e:	d0f0      	beq.n	8007182 <create_name+0x4e>
			break;
 80071a0:	e038      	b.n	8007214 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80071a2:	7ffb      	ldrb	r3, [r7, #31]
 80071a4:	2b2e      	cmp	r3, #46	; 0x2e
 80071a6:	d003      	beq.n	80071b0 <create_name+0x7c>
 80071a8:	693a      	ldr	r2, [r7, #16]
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d30c      	bcc.n	80071ca <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	2b0b      	cmp	r3, #11
 80071b4:	d002      	beq.n	80071bc <create_name+0x88>
 80071b6:	7ffb      	ldrb	r3, [r7, #31]
 80071b8:	2b2e      	cmp	r3, #46	; 0x2e
 80071ba:	d001      	beq.n	80071c0 <create_name+0x8c>
 80071bc:	2306      	movs	r3, #6
 80071be:	e044      	b.n	800724a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80071c0:	2308      	movs	r3, #8
 80071c2:	613b      	str	r3, [r7, #16]
 80071c4:	230b      	movs	r3, #11
 80071c6:	61bb      	str	r3, [r7, #24]
			continue;
 80071c8:	e022      	b.n	8007210 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80071ca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	da04      	bge.n	80071dc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80071d2:	7ffb      	ldrb	r3, [r7, #31]
 80071d4:	3b80      	subs	r3, #128	; 0x80
 80071d6:	4a1f      	ldr	r2, [pc, #124]	; (8007254 <create_name+0x120>)
 80071d8:	5cd3      	ldrb	r3, [r2, r3]
 80071da:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80071dc:	7ffb      	ldrb	r3, [r7, #31]
 80071de:	4619      	mov	r1, r3
 80071e0:	481d      	ldr	r0, [pc, #116]	; (8007258 <create_name+0x124>)
 80071e2:	f7ff f80b 	bl	80061fc <chk_chr>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d001      	beq.n	80071f0 <create_name+0xbc>
 80071ec:	2306      	movs	r3, #6
 80071ee:	e02c      	b.n	800724a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80071f0:	7ffb      	ldrb	r3, [r7, #31]
 80071f2:	2b60      	cmp	r3, #96	; 0x60
 80071f4:	d905      	bls.n	8007202 <create_name+0xce>
 80071f6:	7ffb      	ldrb	r3, [r7, #31]
 80071f8:	2b7a      	cmp	r3, #122	; 0x7a
 80071fa:	d802      	bhi.n	8007202 <create_name+0xce>
 80071fc:	7ffb      	ldrb	r3, [r7, #31]
 80071fe:	3b20      	subs	r3, #32
 8007200:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	1c5a      	adds	r2, r3, #1
 8007206:	613a      	str	r2, [r7, #16]
 8007208:	68ba      	ldr	r2, [r7, #8]
 800720a:	4413      	add	r3, r2
 800720c:	7ffa      	ldrb	r2, [r7, #31]
 800720e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8007210:	e7a6      	b.n	8007160 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007212:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	441a      	add	r2, r3
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d101      	bne.n	8007228 <create_name+0xf4>
 8007224:	2306      	movs	r3, #6
 8007226:	e010      	b.n	800724a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	781b      	ldrb	r3, [r3, #0]
 800722c:	2be5      	cmp	r3, #229	; 0xe5
 800722e:	d102      	bne.n	8007236 <create_name+0x102>
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	2205      	movs	r2, #5
 8007234:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007236:	7ffb      	ldrb	r3, [r7, #31]
 8007238:	2b20      	cmp	r3, #32
 800723a:	d801      	bhi.n	8007240 <create_name+0x10c>
 800723c:	2204      	movs	r2, #4
 800723e:	e000      	b.n	8007242 <create_name+0x10e>
 8007240:	2200      	movs	r2, #0
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	330b      	adds	r3, #11
 8007246:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007248:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800724a:	4618      	mov	r0, r3
 800724c:	3720      	adds	r7, #32
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	0800c014 	.word	0x0800c014
 8007258:	0800bf74 	.word	0x0800bf74

0800725c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b086      	sub	sp, #24
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007270:	e002      	b.n	8007278 <follow_path+0x1c>
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	3301      	adds	r3, #1
 8007276:	603b      	str	r3, [r7, #0]
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	2b2f      	cmp	r3, #47	; 0x2f
 800727e:	d0f8      	beq.n	8007272 <follow_path+0x16>
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	2b5c      	cmp	r3, #92	; 0x5c
 8007286:	d0f4      	beq.n	8007272 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	2200      	movs	r2, #0
 800728c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	2b1f      	cmp	r3, #31
 8007294:	d80a      	bhi.n	80072ac <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2280      	movs	r2, #128	; 0x80
 800729a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800729e:	2100      	movs	r1, #0
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f7ff fc7f 	bl	8006ba4 <dir_sdi>
 80072a6:	4603      	mov	r3, r0
 80072a8:	75fb      	strb	r3, [r7, #23]
 80072aa:	e043      	b.n	8007334 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80072ac:	463b      	mov	r3, r7
 80072ae:	4619      	mov	r1, r3
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f7ff ff3f 	bl	8007134 <create_name>
 80072b6:	4603      	mov	r3, r0
 80072b8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80072ba:	7dfb      	ldrb	r3, [r7, #23]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d134      	bne.n	800732a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f7ff fe92 	bl	8006fea <dir_find>
 80072c6:	4603      	mov	r3, r0
 80072c8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80072d0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80072d2:	7dfb      	ldrb	r3, [r7, #23]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00a      	beq.n	80072ee <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80072d8:	7dfb      	ldrb	r3, [r7, #23]
 80072da:	2b04      	cmp	r3, #4
 80072dc:	d127      	bne.n	800732e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80072de:	7afb      	ldrb	r3, [r7, #11]
 80072e0:	f003 0304 	and.w	r3, r3, #4
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d122      	bne.n	800732e <follow_path+0xd2>
 80072e8:	2305      	movs	r3, #5
 80072ea:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80072ec:	e01f      	b.n	800732e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80072ee:	7afb      	ldrb	r3, [r7, #11]
 80072f0:	f003 0304 	and.w	r3, r3, #4
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d11c      	bne.n	8007332 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	799b      	ldrb	r3, [r3, #6]
 80072fc:	f003 0310 	and.w	r3, r3, #16
 8007300:	2b00      	cmp	r3, #0
 8007302:	d102      	bne.n	800730a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007304:	2305      	movs	r3, #5
 8007306:	75fb      	strb	r3, [r7, #23]
 8007308:	e014      	b.n	8007334 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	695b      	ldr	r3, [r3, #20]
 8007314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007318:	4413      	add	r3, r2
 800731a:	4619      	mov	r1, r3
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f7ff fdc8 	bl	8006eb2 <ld_clust>
 8007322:	4602      	mov	r2, r0
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007328:	e7c0      	b.n	80072ac <follow_path+0x50>
			if (res != FR_OK) break;
 800732a:	bf00      	nop
 800732c:	e002      	b.n	8007334 <follow_path+0xd8>
				break;
 800732e:	bf00      	nop
 8007330:	e000      	b.n	8007334 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007332:	bf00      	nop
			}
		}
	}

	return res;
 8007334:	7dfb      	ldrb	r3, [r7, #23]
}
 8007336:	4618      	mov	r0, r3
 8007338:	3718      	adds	r7, #24
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800733e:	b480      	push	{r7}
 8007340:	b087      	sub	sp, #28
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007346:	f04f 33ff 	mov.w	r3, #4294967295
 800734a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d031      	beq.n	80073b8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	617b      	str	r3, [r7, #20]
 800735a:	e002      	b.n	8007362 <get_ldnumber+0x24>
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	3301      	adds	r3, #1
 8007360:	617b      	str	r3, [r7, #20]
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	781b      	ldrb	r3, [r3, #0]
 8007366:	2b20      	cmp	r3, #32
 8007368:	d903      	bls.n	8007372 <get_ldnumber+0x34>
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	2b3a      	cmp	r3, #58	; 0x3a
 8007370:	d1f4      	bne.n	800735c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	2b3a      	cmp	r3, #58	; 0x3a
 8007378:	d11c      	bne.n	80073b4 <get_ldnumber+0x76>
			tp = *path;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	1c5a      	adds	r2, r3, #1
 8007384:	60fa      	str	r2, [r7, #12]
 8007386:	781b      	ldrb	r3, [r3, #0]
 8007388:	3b30      	subs	r3, #48	; 0x30
 800738a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	2b09      	cmp	r3, #9
 8007390:	d80e      	bhi.n	80073b0 <get_ldnumber+0x72>
 8007392:	68fa      	ldr	r2, [r7, #12]
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	429a      	cmp	r2, r3
 8007398:	d10a      	bne.n	80073b0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d107      	bne.n	80073b0 <get_ldnumber+0x72>
					vol = (int)i;
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	3301      	adds	r3, #1
 80073a8:	617b      	str	r3, [r7, #20]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	e002      	b.n	80073ba <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80073b4:	2300      	movs	r3, #0
 80073b6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80073b8:	693b      	ldr	r3, [r7, #16]
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	371c      	adds	r7, #28
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr
	...

080073c8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	70da      	strb	r2, [r3, #3]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f04f 32ff 	mov.w	r2, #4294967295
 80073de:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80073e0:	6839      	ldr	r1, [r7, #0]
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f7ff f89a 	bl	800651c <move_window>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d001      	beq.n	80073f2 <check_fs+0x2a>
 80073ee:	2304      	movs	r3, #4
 80073f0:	e038      	b.n	8007464 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	3330      	adds	r3, #48	; 0x30
 80073f6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fe fe1a 	bl	8006034 <ld_word>
 8007400:	4603      	mov	r3, r0
 8007402:	461a      	mov	r2, r3
 8007404:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007408:	429a      	cmp	r2, r3
 800740a:	d001      	beq.n	8007410 <check_fs+0x48>
 800740c:	2303      	movs	r3, #3
 800740e:	e029      	b.n	8007464 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007416:	2be9      	cmp	r3, #233	; 0xe9
 8007418:	d009      	beq.n	800742e <check_fs+0x66>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007420:	2beb      	cmp	r3, #235	; 0xeb
 8007422:	d11e      	bne.n	8007462 <check_fs+0x9a>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800742a:	2b90      	cmp	r3, #144	; 0x90
 800742c:	d119      	bne.n	8007462 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	3330      	adds	r3, #48	; 0x30
 8007432:	3336      	adds	r3, #54	; 0x36
 8007434:	4618      	mov	r0, r3
 8007436:	f7fe fe15 	bl	8006064 <ld_dword>
 800743a:	4603      	mov	r3, r0
 800743c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007440:	4a0a      	ldr	r2, [pc, #40]	; (800746c <check_fs+0xa4>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d101      	bne.n	800744a <check_fs+0x82>
 8007446:	2300      	movs	r3, #0
 8007448:	e00c      	b.n	8007464 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	3330      	adds	r3, #48	; 0x30
 800744e:	3352      	adds	r3, #82	; 0x52
 8007450:	4618      	mov	r0, r3
 8007452:	f7fe fe07 	bl	8006064 <ld_dword>
 8007456:	4602      	mov	r2, r0
 8007458:	4b05      	ldr	r3, [pc, #20]	; (8007470 <check_fs+0xa8>)
 800745a:	429a      	cmp	r2, r3
 800745c:	d101      	bne.n	8007462 <check_fs+0x9a>
 800745e:	2300      	movs	r3, #0
 8007460:	e000      	b.n	8007464 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007462:	2302      	movs	r3, #2
}
 8007464:	4618      	mov	r0, r3
 8007466:	3708      	adds	r7, #8
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	00544146 	.word	0x00544146
 8007470:	33544146 	.word	0x33544146

08007474 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b096      	sub	sp, #88	; 0x58
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	60b9      	str	r1, [r7, #8]
 800747e:	4613      	mov	r3, r2
 8007480:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	2200      	movs	r2, #0
 8007486:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007488:	68f8      	ldr	r0, [r7, #12]
 800748a:	f7ff ff58 	bl	800733e <get_ldnumber>
 800748e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007490:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007492:	2b00      	cmp	r3, #0
 8007494:	da01      	bge.n	800749a <find_volume+0x26>
 8007496:	230b      	movs	r3, #11
 8007498:	e22e      	b.n	80078f8 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800749a:	4aa8      	ldr	r2, [pc, #672]	; (800773c <find_volume+0x2c8>)
 800749c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800749e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074a2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80074a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d101      	bne.n	80074ae <find_volume+0x3a>
 80074aa:	230c      	movs	r3, #12
 80074ac:	e224      	b.n	80078f8 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074b2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80074b4:	79fb      	ldrb	r3, [r7, #7]
 80074b6:	f023 0301 	bic.w	r3, r3, #1
 80074ba:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80074bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d01a      	beq.n	80074fa <find_volume+0x86>
		stat = disk_status(fs->drv);
 80074c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c6:	785b      	ldrb	r3, [r3, #1]
 80074c8:	4618      	mov	r0, r3
 80074ca:	f7fe fd15 	bl	8005ef8 <disk_status>
 80074ce:	4603      	mov	r3, r0
 80074d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80074d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80074d8:	f003 0301 	and.w	r3, r3, #1
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d10c      	bne.n	80074fa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80074e0:	79fb      	ldrb	r3, [r7, #7]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d007      	beq.n	80074f6 <find_volume+0x82>
 80074e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80074ea:	f003 0304 	and.w	r3, r3, #4
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d001      	beq.n	80074f6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80074f2:	230a      	movs	r3, #10
 80074f4:	e200      	b.n	80078f8 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 80074f6:	2300      	movs	r3, #0
 80074f8:	e1fe      	b.n	80078f8 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80074fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074fc:	2200      	movs	r2, #0
 80074fe:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007502:	b2da      	uxtb	r2, r3
 8007504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007506:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800750a:	785b      	ldrb	r3, [r3, #1]
 800750c:	4618      	mov	r0, r3
 800750e:	f7fe fd0d 	bl	8005f2c <disk_initialize>
 8007512:	4603      	mov	r3, r0
 8007514:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007518:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800751c:	f003 0301 	and.w	r3, r3, #1
 8007520:	2b00      	cmp	r3, #0
 8007522:	d001      	beq.n	8007528 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007524:	2303      	movs	r3, #3
 8007526:	e1e7      	b.n	80078f8 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007528:	79fb      	ldrb	r3, [r7, #7]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d007      	beq.n	800753e <find_volume+0xca>
 800752e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007532:	f003 0304 	and.w	r3, r3, #4
 8007536:	2b00      	cmp	r3, #0
 8007538:	d001      	beq.n	800753e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800753a:	230a      	movs	r3, #10
 800753c:	e1dc      	b.n	80078f8 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800753e:	2300      	movs	r3, #0
 8007540:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007542:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007544:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007546:	f7ff ff3f 	bl	80073c8 <check_fs>
 800754a:	4603      	mov	r3, r0
 800754c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007550:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007554:	2b02      	cmp	r3, #2
 8007556:	d14b      	bne.n	80075f0 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007558:	2300      	movs	r3, #0
 800755a:	643b      	str	r3, [r7, #64]	; 0x40
 800755c:	e01f      	b.n	800759e <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800755e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007560:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007564:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007566:	011b      	lsls	r3, r3, #4
 8007568:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800756c:	4413      	add	r3, r2
 800756e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007572:	3304      	adds	r3, #4
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d006      	beq.n	8007588 <find_volume+0x114>
 800757a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800757c:	3308      	adds	r3, #8
 800757e:	4618      	mov	r0, r3
 8007580:	f7fe fd70 	bl	8006064 <ld_dword>
 8007584:	4602      	mov	r2, r0
 8007586:	e000      	b.n	800758a <find_volume+0x116>
 8007588:	2200      	movs	r2, #0
 800758a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8007592:	440b      	add	r3, r1
 8007594:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007598:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800759a:	3301      	adds	r3, #1
 800759c:	643b      	str	r3, [r7, #64]	; 0x40
 800759e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075a0:	2b03      	cmp	r3, #3
 80075a2:	d9dc      	bls.n	800755e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80075a4:	2300      	movs	r3, #0
 80075a6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80075a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d002      	beq.n	80075b4 <find_volume+0x140>
 80075ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075b0:	3b01      	subs	r3, #1
 80075b2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80075b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80075bc:	4413      	add	r3, r2
 80075be:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80075c2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80075c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d005      	beq.n	80075d6 <find_volume+0x162>
 80075ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80075cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80075ce:	f7ff fefb 	bl	80073c8 <check_fs>
 80075d2:	4603      	mov	r3, r0
 80075d4:	e000      	b.n	80075d8 <find_volume+0x164>
 80075d6:	2303      	movs	r3, #3
 80075d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80075dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d905      	bls.n	80075f0 <find_volume+0x17c>
 80075e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075e6:	3301      	adds	r3, #1
 80075e8:	643b      	str	r3, [r7, #64]	; 0x40
 80075ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075ec:	2b03      	cmp	r3, #3
 80075ee:	d9e1      	bls.n	80075b4 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80075f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80075f4:	2b04      	cmp	r3, #4
 80075f6:	d101      	bne.n	80075fc <find_volume+0x188>
 80075f8:	2301      	movs	r3, #1
 80075fa:	e17d      	b.n	80078f8 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80075fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007600:	2b01      	cmp	r3, #1
 8007602:	d901      	bls.n	8007608 <find_volume+0x194>
 8007604:	230d      	movs	r3, #13
 8007606:	e177      	b.n	80078f8 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760a:	3330      	adds	r3, #48	; 0x30
 800760c:	330b      	adds	r3, #11
 800760e:	4618      	mov	r0, r3
 8007610:	f7fe fd10 	bl	8006034 <ld_word>
 8007614:	4603      	mov	r3, r0
 8007616:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800761a:	d001      	beq.n	8007620 <find_volume+0x1ac>
 800761c:	230d      	movs	r3, #13
 800761e:	e16b      	b.n	80078f8 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007622:	3330      	adds	r3, #48	; 0x30
 8007624:	3316      	adds	r3, #22
 8007626:	4618      	mov	r0, r3
 8007628:	f7fe fd04 	bl	8006034 <ld_word>
 800762c:	4603      	mov	r3, r0
 800762e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007630:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007632:	2b00      	cmp	r3, #0
 8007634:	d106      	bne.n	8007644 <find_volume+0x1d0>
 8007636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007638:	3330      	adds	r3, #48	; 0x30
 800763a:	3324      	adds	r3, #36	; 0x24
 800763c:	4618      	mov	r0, r3
 800763e:	f7fe fd11 	bl	8006064 <ld_dword>
 8007642:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8007644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007646:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007648:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800764a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800764c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8007650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007652:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007656:	789b      	ldrb	r3, [r3, #2]
 8007658:	2b01      	cmp	r3, #1
 800765a:	d005      	beq.n	8007668 <find_volume+0x1f4>
 800765c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800765e:	789b      	ldrb	r3, [r3, #2]
 8007660:	2b02      	cmp	r3, #2
 8007662:	d001      	beq.n	8007668 <find_volume+0x1f4>
 8007664:	230d      	movs	r3, #13
 8007666:	e147      	b.n	80078f8 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766a:	789b      	ldrb	r3, [r3, #2]
 800766c:	461a      	mov	r2, r3
 800766e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007670:	fb02 f303 	mul.w	r3, r2, r3
 8007674:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007678:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800767c:	b29a      	uxth	r2, r3
 800767e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007680:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007684:	895b      	ldrh	r3, [r3, #10]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d008      	beq.n	800769c <find_volume+0x228>
 800768a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768c:	895b      	ldrh	r3, [r3, #10]
 800768e:	461a      	mov	r2, r3
 8007690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007692:	895b      	ldrh	r3, [r3, #10]
 8007694:	3b01      	subs	r3, #1
 8007696:	4013      	ands	r3, r2
 8007698:	2b00      	cmp	r3, #0
 800769a:	d001      	beq.n	80076a0 <find_volume+0x22c>
 800769c:	230d      	movs	r3, #13
 800769e:	e12b      	b.n	80078f8 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80076a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a2:	3330      	adds	r3, #48	; 0x30
 80076a4:	3311      	adds	r3, #17
 80076a6:	4618      	mov	r0, r3
 80076a8:	f7fe fcc4 	bl	8006034 <ld_word>
 80076ac:	4603      	mov	r3, r0
 80076ae:	461a      	mov	r2, r3
 80076b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80076b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b6:	891b      	ldrh	r3, [r3, #8]
 80076b8:	f003 030f 	and.w	r3, r3, #15
 80076bc:	b29b      	uxth	r3, r3
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d001      	beq.n	80076c6 <find_volume+0x252>
 80076c2:	230d      	movs	r3, #13
 80076c4:	e118      	b.n	80078f8 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80076c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076c8:	3330      	adds	r3, #48	; 0x30
 80076ca:	3313      	adds	r3, #19
 80076cc:	4618      	mov	r0, r3
 80076ce:	f7fe fcb1 	bl	8006034 <ld_word>
 80076d2:	4603      	mov	r3, r0
 80076d4:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80076d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d106      	bne.n	80076ea <find_volume+0x276>
 80076dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076de:	3330      	adds	r3, #48	; 0x30
 80076e0:	3320      	adds	r3, #32
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7fe fcbe 	bl	8006064 <ld_dword>
 80076e8:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80076ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ec:	3330      	adds	r3, #48	; 0x30
 80076ee:	330e      	adds	r3, #14
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7fe fc9f 	bl	8006034 <ld_word>
 80076f6:	4603      	mov	r3, r0
 80076f8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80076fa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d101      	bne.n	8007704 <find_volume+0x290>
 8007700:	230d      	movs	r3, #13
 8007702:	e0f9      	b.n	80078f8 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007704:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007706:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007708:	4413      	add	r3, r2
 800770a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800770c:	8912      	ldrh	r2, [r2, #8]
 800770e:	0912      	lsrs	r2, r2, #4
 8007710:	b292      	uxth	r2, r2
 8007712:	4413      	add	r3, r2
 8007714:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007716:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800771a:	429a      	cmp	r2, r3
 800771c:	d201      	bcs.n	8007722 <find_volume+0x2ae>
 800771e:	230d      	movs	r3, #13
 8007720:	e0ea      	b.n	80078f8 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007722:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007726:	1ad3      	subs	r3, r2, r3
 8007728:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800772a:	8952      	ldrh	r2, [r2, #10]
 800772c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007730:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007734:	2b00      	cmp	r3, #0
 8007736:	d103      	bne.n	8007740 <find_volume+0x2cc>
 8007738:	230d      	movs	r3, #13
 800773a:	e0dd      	b.n	80078f8 <find_volume+0x484>
 800773c:	20000090 	.word	0x20000090
		fmt = FS_FAT32;
 8007740:	2303      	movs	r3, #3
 8007742:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007748:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800774c:	4293      	cmp	r3, r2
 800774e:	d802      	bhi.n	8007756 <find_volume+0x2e2>
 8007750:	2302      	movs	r3, #2
 8007752:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007758:	f640 72f5 	movw	r2, #4085	; 0xff5
 800775c:	4293      	cmp	r3, r2
 800775e:	d802      	bhi.n	8007766 <find_volume+0x2f2>
 8007760:	2301      	movs	r3, #1
 8007762:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007768:	1c9a      	adds	r2, r3, #2
 800776a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800776c:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800776e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007770:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007772:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007774:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007776:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007778:	441a      	add	r2, r3
 800777a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800777c:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800777e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007782:	441a      	add	r2, r3
 8007784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007786:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8007788:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800778c:	2b03      	cmp	r3, #3
 800778e:	d11e      	bne.n	80077ce <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007792:	3330      	adds	r3, #48	; 0x30
 8007794:	332a      	adds	r3, #42	; 0x2a
 8007796:	4618      	mov	r0, r3
 8007798:	f7fe fc4c 	bl	8006034 <ld_word>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d001      	beq.n	80077a6 <find_volume+0x332>
 80077a2:	230d      	movs	r3, #13
 80077a4:	e0a8      	b.n	80078f8 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80077a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077a8:	891b      	ldrh	r3, [r3, #8]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d001      	beq.n	80077b2 <find_volume+0x33e>
 80077ae:	230d      	movs	r3, #13
 80077b0:	e0a2      	b.n	80078f8 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80077b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077b4:	3330      	adds	r3, #48	; 0x30
 80077b6:	332c      	adds	r3, #44	; 0x2c
 80077b8:	4618      	mov	r0, r3
 80077ba:	f7fe fc53 	bl	8006064 <ld_dword>
 80077be:	4602      	mov	r2, r0
 80077c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077c2:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80077c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077c6:	695b      	ldr	r3, [r3, #20]
 80077c8:	009b      	lsls	r3, r3, #2
 80077ca:	647b      	str	r3, [r7, #68]	; 0x44
 80077cc:	e01f      	b.n	800780e <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80077ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077d0:	891b      	ldrh	r3, [r3, #8]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d101      	bne.n	80077da <find_volume+0x366>
 80077d6:	230d      	movs	r3, #13
 80077d8:	e08e      	b.n	80078f8 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80077da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077dc:	6a1a      	ldr	r2, [r3, #32]
 80077de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077e0:	441a      	add	r2, r3
 80077e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e4:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80077e6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d103      	bne.n	80077f6 <find_volume+0x382>
 80077ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f0:	695b      	ldr	r3, [r3, #20]
 80077f2:	005b      	lsls	r3, r3, #1
 80077f4:	e00a      	b.n	800780c <find_volume+0x398>
 80077f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f8:	695a      	ldr	r2, [r3, #20]
 80077fa:	4613      	mov	r3, r2
 80077fc:	005b      	lsls	r3, r3, #1
 80077fe:	4413      	add	r3, r2
 8007800:	085a      	lsrs	r2, r3, #1
 8007802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007804:	695b      	ldr	r3, [r3, #20]
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800780c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800780e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007810:	699a      	ldr	r2, [r3, #24]
 8007812:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007814:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007818:	0a5b      	lsrs	r3, r3, #9
 800781a:	429a      	cmp	r2, r3
 800781c:	d201      	bcs.n	8007822 <find_volume+0x3ae>
 800781e:	230d      	movs	r3, #13
 8007820:	e06a      	b.n	80078f8 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007824:	f04f 32ff 	mov.w	r2, #4294967295
 8007828:	611a      	str	r2, [r3, #16]
 800782a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800782c:	691a      	ldr	r2, [r3, #16]
 800782e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007830:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8007832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007834:	2280      	movs	r2, #128	; 0x80
 8007836:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007838:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800783c:	2b03      	cmp	r3, #3
 800783e:	d149      	bne.n	80078d4 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007842:	3330      	adds	r3, #48	; 0x30
 8007844:	3330      	adds	r3, #48	; 0x30
 8007846:	4618      	mov	r0, r3
 8007848:	f7fe fbf4 	bl	8006034 <ld_word>
 800784c:	4603      	mov	r3, r0
 800784e:	2b01      	cmp	r3, #1
 8007850:	d140      	bne.n	80078d4 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007852:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007854:	3301      	adds	r3, #1
 8007856:	4619      	mov	r1, r3
 8007858:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800785a:	f7fe fe5f 	bl	800651c <move_window>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d137      	bne.n	80078d4 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8007864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007866:	2200      	movs	r2, #0
 8007868:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800786a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800786c:	3330      	adds	r3, #48	; 0x30
 800786e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007872:	4618      	mov	r0, r3
 8007874:	f7fe fbde 	bl	8006034 <ld_word>
 8007878:	4603      	mov	r3, r0
 800787a:	461a      	mov	r2, r3
 800787c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007880:	429a      	cmp	r2, r3
 8007882:	d127      	bne.n	80078d4 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007886:	3330      	adds	r3, #48	; 0x30
 8007888:	4618      	mov	r0, r3
 800788a:	f7fe fbeb 	bl	8006064 <ld_dword>
 800788e:	4602      	mov	r2, r0
 8007890:	4b1b      	ldr	r3, [pc, #108]	; (8007900 <find_volume+0x48c>)
 8007892:	429a      	cmp	r2, r3
 8007894:	d11e      	bne.n	80078d4 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007898:	3330      	adds	r3, #48	; 0x30
 800789a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800789e:	4618      	mov	r0, r3
 80078a0:	f7fe fbe0 	bl	8006064 <ld_dword>
 80078a4:	4602      	mov	r2, r0
 80078a6:	4b17      	ldr	r3, [pc, #92]	; (8007904 <find_volume+0x490>)
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d113      	bne.n	80078d4 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80078ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ae:	3330      	adds	r3, #48	; 0x30
 80078b0:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80078b4:	4618      	mov	r0, r3
 80078b6:	f7fe fbd5 	bl	8006064 <ld_dword>
 80078ba:	4602      	mov	r2, r0
 80078bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078be:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80078c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078c2:	3330      	adds	r3, #48	; 0x30
 80078c4:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80078c8:	4618      	mov	r0, r3
 80078ca:	f7fe fbcb 	bl	8006064 <ld_dword>
 80078ce:	4602      	mov	r2, r0
 80078d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078d2:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80078d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078d6:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80078da:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80078dc:	4b0a      	ldr	r3, [pc, #40]	; (8007908 <find_volume+0x494>)
 80078de:	881b      	ldrh	r3, [r3, #0]
 80078e0:	3301      	adds	r3, #1
 80078e2:	b29a      	uxth	r2, r3
 80078e4:	4b08      	ldr	r3, [pc, #32]	; (8007908 <find_volume+0x494>)
 80078e6:	801a      	strh	r2, [r3, #0]
 80078e8:	4b07      	ldr	r3, [pc, #28]	; (8007908 <find_volume+0x494>)
 80078ea:	881a      	ldrh	r2, [r3, #0]
 80078ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ee:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80078f0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80078f2:	f7fe fdab 	bl	800644c <clear_lock>
#endif
	return FR_OK;
 80078f6:	2300      	movs	r3, #0
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3758      	adds	r7, #88	; 0x58
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}
 8007900:	41615252 	.word	0x41615252
 8007904:	61417272 	.word	0x61417272
 8007908:	20000094 	.word	0x20000094

0800790c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b088      	sub	sp, #32
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	4613      	mov	r3, r2
 8007918:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800791e:	f107 0310 	add.w	r3, r7, #16
 8007922:	4618      	mov	r0, r3
 8007924:	f7ff fd0b 	bl	800733e <get_ldnumber>
 8007928:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	2b00      	cmp	r3, #0
 800792e:	da01      	bge.n	8007934 <f_mount+0x28>
 8007930:	230b      	movs	r3, #11
 8007932:	e02b      	b.n	800798c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007934:	4a17      	ldr	r2, [pc, #92]	; (8007994 <f_mount+0x88>)
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800793c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d005      	beq.n	8007950 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007944:	69b8      	ldr	r0, [r7, #24]
 8007946:	f7fe fd81 	bl	800644c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800794a:	69bb      	ldr	r3, [r7, #24]
 800794c:	2200      	movs	r2, #0
 800794e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d002      	beq.n	800795c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2200      	movs	r2, #0
 800795a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	490d      	ldr	r1, [pc, #52]	; (8007994 <f_mount+0x88>)
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d002      	beq.n	8007972 <f_mount+0x66>
 800796c:	79fb      	ldrb	r3, [r7, #7]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d001      	beq.n	8007976 <f_mount+0x6a>
 8007972:	2300      	movs	r3, #0
 8007974:	e00a      	b.n	800798c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007976:	f107 010c 	add.w	r1, r7, #12
 800797a:	f107 0308 	add.w	r3, r7, #8
 800797e:	2200      	movs	r2, #0
 8007980:	4618      	mov	r0, r3
 8007982:	f7ff fd77 	bl	8007474 <find_volume>
 8007986:	4603      	mov	r3, r0
 8007988:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800798a:	7dfb      	ldrb	r3, [r7, #23]
}
 800798c:	4618      	mov	r0, r3
 800798e:	3720      	adds	r7, #32
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}
 8007994:	20000090 	.word	0x20000090

08007998 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b098      	sub	sp, #96	; 0x60
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	60b9      	str	r1, [r7, #8]
 80079a2:	4613      	mov	r3, r2
 80079a4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d101      	bne.n	80079b0 <f_open+0x18>
 80079ac:	2309      	movs	r3, #9
 80079ae:	e1ad      	b.n	8007d0c <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80079b0:	79fb      	ldrb	r3, [r7, #7]
 80079b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80079b6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80079b8:	79fa      	ldrb	r2, [r7, #7]
 80079ba:	f107 0110 	add.w	r1, r7, #16
 80079be:	f107 0308 	add.w	r3, r7, #8
 80079c2:	4618      	mov	r0, r3
 80079c4:	f7ff fd56 	bl	8007474 <find_volume>
 80079c8:	4603      	mov	r3, r0
 80079ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80079ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	f040 8191 	bne.w	8007cfa <f_open+0x362>
		dj.obj.fs = fs;
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80079dc:	68ba      	ldr	r2, [r7, #8]
 80079de:	f107 0314 	add.w	r3, r7, #20
 80079e2:	4611      	mov	r1, r2
 80079e4:	4618      	mov	r0, r3
 80079e6:	f7ff fc39 	bl	800725c <follow_path>
 80079ea:	4603      	mov	r3, r0
 80079ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80079f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d11a      	bne.n	8007a2e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80079f8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80079fc:	b25b      	sxtb	r3, r3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	da03      	bge.n	8007a0a <f_open+0x72>
				res = FR_INVALID_NAME;
 8007a02:	2306      	movs	r3, #6
 8007a04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007a08:	e011      	b.n	8007a2e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007a0a:	79fb      	ldrb	r3, [r7, #7]
 8007a0c:	f023 0301 	bic.w	r3, r3, #1
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	bf14      	ite	ne
 8007a14:	2301      	movne	r3, #1
 8007a16:	2300      	moveq	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	f107 0314 	add.w	r3, r7, #20
 8007a20:	4611      	mov	r1, r2
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7fe fc06 	bl	8006234 <chk_lock>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007a2e:	79fb      	ldrb	r3, [r7, #7]
 8007a30:	f003 031c 	and.w	r3, r3, #28
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d07f      	beq.n	8007b38 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8007a38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d017      	beq.n	8007a70 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007a40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a44:	2b04      	cmp	r3, #4
 8007a46:	d10e      	bne.n	8007a66 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007a48:	f7fe fc50 	bl	80062ec <enq_lock>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d006      	beq.n	8007a60 <f_open+0xc8>
 8007a52:	f107 0314 	add.w	r3, r7, #20
 8007a56:	4618      	mov	r0, r3
 8007a58:	f7ff fb1c 	bl	8007094 <dir_register>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	e000      	b.n	8007a62 <f_open+0xca>
 8007a60:	2312      	movs	r3, #18
 8007a62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007a66:	79fb      	ldrb	r3, [r7, #7]
 8007a68:	f043 0308 	orr.w	r3, r3, #8
 8007a6c:	71fb      	strb	r3, [r7, #7]
 8007a6e:	e010      	b.n	8007a92 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007a70:	7ebb      	ldrb	r3, [r7, #26]
 8007a72:	f003 0311 	and.w	r3, r3, #17
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d003      	beq.n	8007a82 <f_open+0xea>
					res = FR_DENIED;
 8007a7a:	2307      	movs	r3, #7
 8007a7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007a80:	e007      	b.n	8007a92 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007a82:	79fb      	ldrb	r3, [r7, #7]
 8007a84:	f003 0304 	and.w	r3, r3, #4
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d002      	beq.n	8007a92 <f_open+0xfa>
 8007a8c:	2308      	movs	r3, #8
 8007a8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007a92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d168      	bne.n	8007b6c <f_open+0x1d4>
 8007a9a:	79fb      	ldrb	r3, [r7, #7]
 8007a9c:	f003 0308 	and.w	r3, r3, #8
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d063      	beq.n	8007b6c <f_open+0x1d4>
				dw = GET_FATTIME();
 8007aa4:	f001 fddc 	bl	8009660 <get_fattime>
 8007aa8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aac:	330e      	adds	r3, #14
 8007aae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f7fe fb15 	bl	80060e0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ab8:	3316      	adds	r3, #22
 8007aba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007abc:	4618      	mov	r0, r3
 8007abe:	f7fe fb0f 	bl	80060e0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ac4:	330b      	adds	r3, #11
 8007ac6:	2220      	movs	r2, #32
 8007ac8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ace:	4611      	mov	r1, r2
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f7ff f9ee 	bl	8006eb2 <ld_clust>
 8007ad6:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007adc:	2200      	movs	r2, #0
 8007ade:	4618      	mov	r0, r3
 8007ae0:	f7ff fa06 	bl	8006ef0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ae6:	331c      	adds	r3, #28
 8007ae8:	2100      	movs	r1, #0
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7fe faf8 	bl	80060e0 <st_dword>
					fs->wflag = 1;
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	2201      	movs	r2, #1
 8007af4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007af6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d037      	beq.n	8007b6c <f_open+0x1d4>
						dw = fs->winsect;
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b00:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8007b02:	f107 0314 	add.w	r3, r7, #20
 8007b06:	2200      	movs	r2, #0
 8007b08:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7fe ff4d 	bl	80069aa <remove_chain>
 8007b10:	4603      	mov	r3, r0
 8007b12:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8007b16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d126      	bne.n	8007b6c <f_open+0x1d4>
							res = move_window(fs, dw);
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7fe fcfa 	bl	800651c <move_window>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b32:	3a01      	subs	r2, #1
 8007b34:	60da      	str	r2, [r3, #12]
 8007b36:	e019      	b.n	8007b6c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007b38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d115      	bne.n	8007b6c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007b40:	7ebb      	ldrb	r3, [r7, #26]
 8007b42:	f003 0310 	and.w	r3, r3, #16
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d003      	beq.n	8007b52 <f_open+0x1ba>
					res = FR_NO_FILE;
 8007b4a:	2304      	movs	r3, #4
 8007b4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007b50:	e00c      	b.n	8007b6c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007b52:	79fb      	ldrb	r3, [r7, #7]
 8007b54:	f003 0302 	and.w	r3, r3, #2
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d007      	beq.n	8007b6c <f_open+0x1d4>
 8007b5c:	7ebb      	ldrb	r3, [r7, #26]
 8007b5e:	f003 0301 	and.w	r3, r3, #1
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d002      	beq.n	8007b6c <f_open+0x1d4>
						res = FR_DENIED;
 8007b66:	2307      	movs	r3, #7
 8007b68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007b6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d128      	bne.n	8007bc6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007b74:	79fb      	ldrb	r3, [r7, #7]
 8007b76:	f003 0308 	and.w	r3, r3, #8
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d003      	beq.n	8007b86 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8007b7e:	79fb      	ldrb	r3, [r7, #7]
 8007b80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b84:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007b8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007b94:	79fb      	ldrb	r3, [r7, #7]
 8007b96:	f023 0301 	bic.w	r3, r3, #1
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	bf14      	ite	ne
 8007b9e:	2301      	movne	r3, #1
 8007ba0:	2300      	moveq	r3, #0
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	f107 0314 	add.w	r3, r7, #20
 8007baa:	4611      	mov	r1, r2
 8007bac:	4618      	mov	r0, r3
 8007bae:	f7fe fbbf 	bl	8006330 <inc_lock>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d102      	bne.n	8007bc6 <f_open+0x22e>
 8007bc0:	2302      	movs	r3, #2
 8007bc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007bc6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	f040 8095 	bne.w	8007cfa <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bd4:	4611      	mov	r1, r2
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f7ff f96b 	bl	8006eb2 <ld_clust>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007be4:	331c      	adds	r3, #28
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7fe fa3c 	bl	8006064 <ld_dword>
 8007bec:	4602      	mov	r2, r0
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007bf8:	693a      	ldr	r2, [r7, #16]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	88da      	ldrh	r2, [r3, #6]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	79fa      	ldrb	r2, [r7, #7]
 8007c0a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	3330      	adds	r3, #48	; 0x30
 8007c22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c26:	2100      	movs	r1, #0
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f7fe faa6 	bl	800617a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007c2e:	79fb      	ldrb	r3, [r7, #7]
 8007c30:	f003 0320 	and.w	r3, r3, #32
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d060      	beq.n	8007cfa <f_open+0x362>
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d05c      	beq.n	8007cfa <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	68da      	ldr	r2, [r3, #12]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	895b      	ldrh	r3, [r3, #10]
 8007c4c:	025b      	lsls	r3, r3, #9
 8007c4e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	657b      	str	r3, [r7, #84]	; 0x54
 8007c5c:	e016      	b.n	8007c8c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7fe fd15 	bl	8006692 <get_fat>
 8007c68:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8007c6a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d802      	bhi.n	8007c76 <f_open+0x2de>
 8007c70:	2302      	movs	r3, #2
 8007c72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007c76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c7c:	d102      	bne.n	8007c84 <f_open+0x2ec>
 8007c7e:	2301      	movs	r3, #1
 8007c80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007c84:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007c86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	657b      	str	r3, [r7, #84]	; 0x54
 8007c8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d103      	bne.n	8007c9c <f_open+0x304>
 8007c94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007c96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d8e0      	bhi.n	8007c5e <f_open+0x2c6>
				}
				fp->clust = clst;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ca0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007ca2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d127      	bne.n	8007cfa <f_open+0x362>
 8007caa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d022      	beq.n	8007cfa <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f7fe fccb 	bl	8006654 <clust2sect>
 8007cbe:	6478      	str	r0, [r7, #68]	; 0x44
 8007cc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d103      	bne.n	8007cce <f_open+0x336>
						res = FR_INT_ERR;
 8007cc6:	2302      	movs	r3, #2
 8007cc8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007ccc:	e015      	b.n	8007cfa <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007cce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007cd0:	0a5a      	lsrs	r2, r3, #9
 8007cd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cd4:	441a      	add	r2, r3
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007cda:	693b      	ldr	r3, [r7, #16]
 8007cdc:	7858      	ldrb	r0, [r3, #1]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6a1a      	ldr	r2, [r3, #32]
 8007ce8:	2301      	movs	r3, #1
 8007cea:	f7fe f945 	bl	8005f78 <disk_read>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d002      	beq.n	8007cfa <f_open+0x362>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007cfa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d002      	beq.n	8007d08 <f_open+0x370>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2200      	movs	r2, #0
 8007d06:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007d08:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3760      	adds	r7, #96	; 0x60
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b09e      	sub	sp, #120	; 0x78
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8007d20:	f107 010c 	add.w	r1, r7, #12
 8007d24:	1d3b      	adds	r3, r7, #4
 8007d26:	2202      	movs	r2, #2
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f7ff fba3 	bl	8007474 <find_volume>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8007d38:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	f040 808e 	bne.w	8007e5e <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8007d42:	687a      	ldr	r2, [r7, #4]
 8007d44:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007d48:	4611      	mov	r1, r2
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f7ff fa86 	bl	800725c <follow_path>
 8007d50:	4603      	mov	r3, r0
 8007d52:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8007d56:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d108      	bne.n	8007d70 <f_unlink+0x5c>
 8007d5e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007d62:	2102      	movs	r1, #2
 8007d64:	4618      	mov	r0, r3
 8007d66:	f7fe fa65 	bl	8006234 <chk_lock>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8007d70:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d172      	bne.n	8007e5e <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8007d78:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8007d7c:	b25b      	sxtb	r3, r3
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	da03      	bge.n	8007d8a <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8007d82:	2306      	movs	r3, #6
 8007d84:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8007d88:	e008      	b.n	8007d9c <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8007d8a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d002      	beq.n	8007d9c <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8007d96:	2307      	movs	r3, #7
 8007d98:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8007d9c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d134      	bne.n	8007e0e <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007da8:	4611      	mov	r1, r2
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7ff f881 	bl	8006eb2 <ld_clust>
 8007db0:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8007db2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8007db6:	f003 0310 	and.w	r3, r3, #16
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d027      	beq.n	8007e0e <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8007dc2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007dc4:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8007dc6:	f107 0310 	add.w	r3, r7, #16
 8007dca:	2100      	movs	r1, #0
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7fe fee9 	bl	8006ba4 <dir_sdi>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8007dd8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d116      	bne.n	8007e0e <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 8007de0:	f107 0310 	add.w	r3, r7, #16
 8007de4:	2100      	movs	r1, #0
 8007de6:	4618      	mov	r0, r3
 8007de8:	f7ff f8a2 	bl	8006f30 <dir_read>
 8007dec:	4603      	mov	r3, r0
 8007dee:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8007df2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d102      	bne.n	8007e00 <f_unlink+0xec>
 8007dfa:	2307      	movs	r3, #7
 8007dfc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8007e00:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007e04:	2b04      	cmp	r3, #4
 8007e06:	d102      	bne.n	8007e0e <f_unlink+0xfa>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8007e0e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d123      	bne.n	8007e5e <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8007e16:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f7ff f96c 	bl	80070f8 <dir_remove>
 8007e20:	4603      	mov	r3, r0
 8007e22:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8007e26:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d10c      	bne.n	8007e48 <f_unlink+0x134>
 8007e2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d009      	beq.n	8007e48 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8007e34:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007e38:	2200      	movs	r2, #0
 8007e3a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f7fe fdb4 	bl	80069aa <remove_chain>
 8007e42:	4603      	mov	r3, r0
 8007e44:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8007e48:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d106      	bne.n	8007e5e <f_unlink+0x14a>
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	4618      	mov	r0, r3
 8007e54:	f7fe fb90 	bl	8006578 <sync_fs>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8007e5e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3778      	adds	r7, #120	; 0x78
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}
	...

08007e6c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b087      	sub	sp, #28
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	4613      	mov	r3, r2
 8007e78:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007e82:	4b1f      	ldr	r3, [pc, #124]	; (8007f00 <FATFS_LinkDriverEx+0x94>)
 8007e84:	7a5b      	ldrb	r3, [r3, #9]
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d131      	bne.n	8007ef0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007e8c:	4b1c      	ldr	r3, [pc, #112]	; (8007f00 <FATFS_LinkDriverEx+0x94>)
 8007e8e:	7a5b      	ldrb	r3, [r3, #9]
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	461a      	mov	r2, r3
 8007e94:	4b1a      	ldr	r3, [pc, #104]	; (8007f00 <FATFS_LinkDriverEx+0x94>)
 8007e96:	2100      	movs	r1, #0
 8007e98:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007e9a:	4b19      	ldr	r3, [pc, #100]	; (8007f00 <FATFS_LinkDriverEx+0x94>)
 8007e9c:	7a5b      	ldrb	r3, [r3, #9]
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	4a17      	ldr	r2, [pc, #92]	; (8007f00 <FATFS_LinkDriverEx+0x94>)
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	4413      	add	r3, r2
 8007ea6:	68fa      	ldr	r2, [r7, #12]
 8007ea8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007eaa:	4b15      	ldr	r3, [pc, #84]	; (8007f00 <FATFS_LinkDriverEx+0x94>)
 8007eac:	7a5b      	ldrb	r3, [r3, #9]
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	4b13      	ldr	r3, [pc, #76]	; (8007f00 <FATFS_LinkDriverEx+0x94>)
 8007eb4:	4413      	add	r3, r2
 8007eb6:	79fa      	ldrb	r2, [r7, #7]
 8007eb8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007eba:	4b11      	ldr	r3, [pc, #68]	; (8007f00 <FATFS_LinkDriverEx+0x94>)
 8007ebc:	7a5b      	ldrb	r3, [r3, #9]
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	1c5a      	adds	r2, r3, #1
 8007ec2:	b2d1      	uxtb	r1, r2
 8007ec4:	4a0e      	ldr	r2, [pc, #56]	; (8007f00 <FATFS_LinkDriverEx+0x94>)
 8007ec6:	7251      	strb	r1, [r2, #9]
 8007ec8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007eca:	7dbb      	ldrb	r3, [r7, #22]
 8007ecc:	3330      	adds	r3, #48	; 0x30
 8007ece:	b2da      	uxtb	r2, r3
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	223a      	movs	r2, #58	; 0x3a
 8007eda:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	3302      	adds	r3, #2
 8007ee0:	222f      	movs	r2, #47	; 0x2f
 8007ee2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	3303      	adds	r3, #3
 8007ee8:	2200      	movs	r2, #0
 8007eea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007eec:	2300      	movs	r3, #0
 8007eee:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007ef0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	371c      	adds	r7, #28
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop
 8007f00:	200000b8 	.word	0x200000b8

08007f04 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b082      	sub	sp, #8
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007f0e:	2200      	movs	r2, #0
 8007f10:	6839      	ldr	r1, [r7, #0]
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f7ff ffaa 	bl	8007e6c <FATFS_LinkDriverEx>
 8007f18:	4603      	mov	r3, r0
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3708      	adds	r7, #8
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
	...

08007f24 <_Z8DWT_Initv>:
#include "stm32f4xx_hal.h"

#ifndef INC_DWT_DELAY_H_
#define INC_DWT_DELAY_H_

void DWT_Init(void) {
 8007f24:	b480      	push	{r7}
 8007f26:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8007f28:	4b09      	ldr	r3, [pc, #36]	; (8007f50 <_Z8DWT_Initv+0x2c>)
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	4a08      	ldr	r2, [pc, #32]	; (8007f50 <_Z8DWT_Initv+0x2c>)
 8007f2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007f32:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8007f34:	4b07      	ldr	r3, [pc, #28]	; (8007f54 <_Z8DWT_Initv+0x30>)
 8007f36:	2200      	movs	r2, #0
 8007f38:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8007f3a:	4b06      	ldr	r3, [pc, #24]	; (8007f54 <_Z8DWT_Initv+0x30>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a05      	ldr	r2, [pc, #20]	; (8007f54 <_Z8DWT_Initv+0x30>)
 8007f40:	f043 0301 	orr.w	r3, r3, #1
 8007f44:	6013      	str	r3, [r2, #0]

}
 8007f46:	bf00      	nop
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr
 8007f50:	e000edf0 	.word	0xe000edf0
 8007f54:	e0001000 	.word	0xe0001000

08007f58 <_Z9DWT_Delaym>:

void DWT_Delay(uint32_t microseconds) {
 8007f58:	b480      	push	{r7}
 8007f5a:	b085      	sub	sp, #20
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
    uint32_t startTick  = DWT->CYCCNT;
 8007f60:	4b0f      	ldr	r3, [pc, #60]	; (8007fa0 <_Z9DWT_Delaym+0x48>)
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	60fb      	str	r3, [r7, #12]
    uint32_t delayTicks = microseconds * SystemCoreClock / 1000000;
 8007f66:	4b0f      	ldr	r3, [pc, #60]	; (8007fa4 <_Z9DWT_Delaym+0x4c>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	fb02 f303 	mul.w	r3, r2, r3
 8007f70:	4a0d      	ldr	r2, [pc, #52]	; (8007fa8 <_Z9DWT_Delaym+0x50>)
 8007f72:	fba2 2303 	umull	r2, r3, r2, r3
 8007f76:	0c9b      	lsrs	r3, r3, #18
 8007f78:	60bb      	str	r3, [r7, #8]

    while (DWT->CYCCNT - startTick < delayTicks);
 8007f7a:	4b09      	ldr	r3, [pc, #36]	; (8007fa0 <_Z9DWT_Delaym+0x48>)
 8007f7c:	685a      	ldr	r2, [r3, #4]
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	1ad3      	subs	r3, r2, r3
 8007f82:	68ba      	ldr	r2, [r7, #8]
 8007f84:	429a      	cmp	r2, r3
 8007f86:	bf8c      	ite	hi
 8007f88:	2301      	movhi	r3, #1
 8007f8a:	2300      	movls	r3, #0
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d000      	beq.n	8007f94 <_Z9DWT_Delaym+0x3c>
 8007f92:	e7f2      	b.n	8007f7a <_Z9DWT_Delaym+0x22>
}
 8007f94:	bf00      	nop
 8007f96:	3714      	adds	r7, #20
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr
 8007fa0:	e0001000 	.word	0xe0001000
 8007fa4:	20000008 	.word	0x20000008
 8007fa8:	431bde83 	.word	0x431bde83

08007fac <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE>:
 */

#include "LTC6811.h"
#include "dwt_delay.h"

LTC6811::LTC6811(SPI_HandleTypeDef& hspi, Mode mode, DCP dcp, CellCh cell, AuxCh aux, STSCh sts)
 8007fac:	b590      	push	{r4, r7, lr}
 8007fae:	b093      	sub	sp, #76	; 0x4c
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	4611      	mov	r1, r2
 8007fb8:	461a      	mov	r2, r3
 8007fba:	460b      	mov	r3, r1
 8007fbc:	71fb      	strb	r3, [r7, #7]
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	71bb      	strb	r3, [r7, #6]
: hspi{ hspi } {
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	68ba      	ldr	r2, [r7, #8]
 8007fc6:	601a      	str	r2, [r3, #0]
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	711a      	strb	r2, [r3, #4]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	1d9a      	adds	r2, r3, #6
 8007fd2:	4bbb      	ldr	r3, [pc, #748]	; (80082c0 <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x314>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	617b      	str	r3, [r7, #20]
 8007fd8:	f107 0314 	add.w	r3, r7, #20
 8007fdc:	4619      	mov	r1, r3
 8007fde:	4610      	mov	r0, r2
 8007fe0:	f000 fdd1 	bl	8008b86 <_ZN20LTC6811RegisterGroupIhEC1EOSt5arrayIhLj4EE>
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f103 026a 	add.w	r2, r3, #106	; 0x6a
 8007fea:	4bb6      	ldr	r3, [pc, #728]	; (80082c4 <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x318>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	61bb      	str	r3, [r7, #24]
 8007ff0:	f107 0318 	add.w	r3, r7, #24
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	4610      	mov	r0, r2
 8007ff8:	f000 fdc5 	bl	8008b86 <_ZN20LTC6811RegisterGroupIhEC1EOSt5arrayIhLj4EE>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f103 02ce 	add.w	r2, r3, #206	; 0xce
 8008002:	4bb1      	ldr	r3, [pc, #708]	; (80082c8 <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x31c>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	61fb      	str	r3, [r7, #28]
 8008008:	f107 031c 	add.w	r3, r7, #28
 800800c:	4619      	mov	r1, r3
 800800e:	4610      	mov	r0, r2
 8008010:	f000 fdcc 	bl	8008bac <_ZN20LTC6811RegisterGroupItEC1EOSt5arrayIhLj4EE>
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f503 7299 	add.w	r2, r3, #306	; 0x132
 800801a:	4bac      	ldr	r3, [pc, #688]	; (80082cc <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x320>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	623b      	str	r3, [r7, #32]
 8008020:	f107 0320 	add.w	r3, r7, #32
 8008024:	4619      	mov	r1, r3
 8008026:	4610      	mov	r0, r2
 8008028:	f000 fdc0 	bl	8008bac <_ZN20LTC6811RegisterGroupItEC1EOSt5arrayIhLj4EE>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f503 72cb 	add.w	r2, r3, #406	; 0x196
 8008032:	4ba7      	ldr	r3, [pc, #668]	; (80082d0 <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x324>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	627b      	str	r3, [r7, #36]	; 0x24
 8008038:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800803c:	4619      	mov	r1, r3
 800803e:	4610      	mov	r0, r2
 8008040:	f000 fdb4 	bl	8008bac <_ZN20LTC6811RegisterGroupItEC1EOSt5arrayIhLj4EE>
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 800804a:	4ba2      	ldr	r3, [pc, #648]	; (80082d4 <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x328>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008050:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008054:	4619      	mov	r1, r3
 8008056:	4610      	mov	r0, r2
 8008058:	f000 fda8 	bl	8008bac <_ZN20LTC6811RegisterGroupItEC1EOSt5arrayIhLj4EE>
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f203 225e 	addw	r2, r3, #606	; 0x25e
 8008062:	4b9d      	ldr	r3, [pc, #628]	; (80082d8 <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x32c>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008068:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800806c:	4619      	mov	r1, r3
 800806e:	4610      	mov	r0, r2
 8008070:	f000 fdaf 	bl	8008bd2 <_ZN20LTC6811RegisterGroupIsEC1EOSt5arrayIhLj4EE>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f203 22c2 	addw	r2, r3, #706	; 0x2c2
 800807a:	4b98      	ldr	r3, [pc, #608]	; (80082dc <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x330>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	633b      	str	r3, [r7, #48]	; 0x30
 8008080:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008084:	4619      	mov	r1, r3
 8008086:	4610      	mov	r0, r2
 8008088:	f000 fda3 	bl	8008bd2 <_ZN20LTC6811RegisterGroupIsEC1EOSt5arrayIhLj4EE>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f203 3226 	addw	r2, r3, #806	; 0x326
 8008092:	4b93      	ldr	r3, [pc, #588]	; (80082e0 <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x334>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	637b      	str	r3, [r7, #52]	; 0x34
 8008098:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800809c:	4619      	mov	r1, r3
 800809e:	4610      	mov	r0, r2
 80080a0:	f000 fd71 	bl	8008b86 <_ZN20LTC6811RegisterGroupIhEC1EOSt5arrayIhLj4EE>
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f203 328a 	addw	r2, r3, #906	; 0x38a
 80080aa:	4b8e      	ldr	r3, [pc, #568]	; (80082e4 <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE+0x338>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80080b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80080b4:	4619      	mov	r1, r3
 80080b6:	4610      	mov	r0, r2
 80080b8:	f000 fd65 	bl	8008b86 <_ZN20LTC6811RegisterGroupIhEC1EOSt5arrayIhLj4EE>
    uint8_t md_bits = (mode & 0x02) >> 1;
 80080bc:	79fb      	ldrb	r3, [r7, #7]
 80080be:	105b      	asrs	r3, r3, #1
 80080c0:	b2db      	uxtb	r3, r3
 80080c2:	f003 0301 	and.w	r3, r3, #1
 80080c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint16_t PEC{ 0 };
 80080ca:	2300      	movs	r3, #0
 80080cc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

    ADCV[0]   = 0x02 | md_bits;
 80080d0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80080d4:	f043 0302 	orr.w	r3, r3, #2
 80080d8:	b2dc      	uxtb	r4, r3
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f203 33ee 	addw	r3, r3, #1006	; 0x3ee
 80080e0:	2100      	movs	r1, #0
 80080e2:	4618      	mov	r0, r3
 80080e4:	f000 fd88 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 80080e8:	4603      	mov	r3, r0
 80080ea:	4622      	mov	r2, r4
 80080ec:	701a      	strb	r2, [r3, #0]
    ADAX[0]   = 0x04 | md_bits;
 80080ee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80080f2:	f043 0304 	orr.w	r3, r3, #4
 80080f6:	b2dc      	uxtb	r4, r3
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 80080fe:	2100      	movs	r1, #0
 8008100:	4618      	mov	r0, r3
 8008102:	f000 fd79 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 8008106:	4603      	mov	r3, r0
 8008108:	4622      	mov	r2, r4
 800810a:	701a      	strb	r2, [r3, #0]
    ADSTAT[0] = 0x04 | md_bits;
 800810c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008110:	f043 0304 	orr.w	r3, r3, #4
 8008114:	b2dc      	uxtb	r4, r3
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f203 33f6 	addw	r3, r3, #1014	; 0x3f6
 800811c:	2100      	movs	r1, #0
 800811e:	4618      	mov	r0, r3
 8008120:	f000 fd6a 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 8008124:	4603      	mov	r3, r0
 8008126:	4622      	mov	r2, r4
 8008128:	701a      	strb	r2, [r3, #0]

    md_bits   = (mode & 0x01) << 7;
 800812a:	79fb      	ldrb	r3, [r7, #7]
 800812c:	01db      	lsls	r3, r3, #7
 800812e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    ADCV[1]   = md_bits | 0x60 | dcp << 4 | cell;
 8008132:	79bb      	ldrb	r3, [r7, #6]
 8008134:	011b      	lsls	r3, r3, #4
 8008136:	b2da      	uxtb	r2, r3
 8008138:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800813c:	4313      	orrs	r3, r2
 800813e:	b2da      	uxtb	r2, r3
 8008140:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8008144:	4313      	orrs	r3, r2
 8008146:	b2db      	uxtb	r3, r3
 8008148:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800814c:	b2dc      	uxtb	r4, r3
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f203 33ee 	addw	r3, r3, #1006	; 0x3ee
 8008154:	2101      	movs	r1, #1
 8008156:	4618      	mov	r0, r3
 8008158:	f000 fd4e 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 800815c:	4603      	mov	r3, r0
 800815e:	4622      	mov	r2, r4
 8008160:	701a      	strb	r2, [r3, #0]
    ADAX[1]   = md_bits | 0x60 | aux;
 8008162:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8008166:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800816a:	4313      	orrs	r3, r2
 800816c:	b2db      	uxtb	r3, r3
 800816e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008172:	b2dc      	uxtb	r4, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 800817a:	2101      	movs	r1, #1
 800817c:	4618      	mov	r0, r3
 800817e:	f000 fd3b 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 8008182:	4603      	mov	r3, r0
 8008184:	4622      	mov	r2, r4
 8008186:	701a      	strb	r2, [r3, #0]
    ADSTAT[1] = md_bits | 0x68 | sts;
 8008188:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800818c:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8008190:	4313      	orrs	r3, r2
 8008192:	b2db      	uxtb	r3, r3
 8008194:	f043 0368 	orr.w	r3, r3, #104	; 0x68
 8008198:	b2dc      	uxtb	r4, r3
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f203 33f6 	addw	r3, r3, #1014	; 0x3f6
 80081a0:	2101      	movs	r1, #1
 80081a2:	4618      	mov	r0, r3
 80081a4:	f000 fd28 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 80081a8:	4603      	mov	r3, r0
 80081aa:	4622      	mov	r2, r4
 80081ac:	701a      	strb	r2, [r3, #0]

    PEC = PEC15Calc(ADCV, 2);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f203 33ee 	addw	r3, r3, #1006	; 0x3ee
 80081b4:	2102      	movs	r1, #2
 80081b6:	4618      	mov	r0, r3
 80081b8:	f000 fd2e 	bl	8008c18 <_ZN7LTC68119PEC15CalcIhLj4EEEtRKSt5arrayIT_XT0_EEj>
 80081bc:	4603      	mov	r3, r0
 80081be:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    ADCV[2] = static_cast<uint8_t>(PEC >> 8);
 80081c2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80081c6:	121b      	asrs	r3, r3, #8
 80081c8:	b2dc      	uxtb	r4, r3
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f203 33ee 	addw	r3, r3, #1006	; 0x3ee
 80081d0:	2102      	movs	r1, #2
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 fd10 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 80081d8:	4603      	mov	r3, r0
 80081da:	4622      	mov	r2, r4
 80081dc:	701a      	strb	r2, [r3, #0]
    ADCV[3] = static_cast<uint8_t>(PEC);
 80081de:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80081e2:	b2dc      	uxtb	r4, r3
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f203 33ee 	addw	r3, r3, #1006	; 0x3ee
 80081ea:	2103      	movs	r1, #3
 80081ec:	4618      	mov	r0, r3
 80081ee:	f000 fd03 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 80081f2:	4603      	mov	r3, r0
 80081f4:	4622      	mov	r2, r4
 80081f6:	701a      	strb	r2, [r3, #0]

    PEC = PEC15Calc(ADAX, 2);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 80081fe:	2102      	movs	r1, #2
 8008200:	4618      	mov	r0, r3
 8008202:	f000 fd09 	bl	8008c18 <_ZN7LTC68119PEC15CalcIhLj4EEEtRKSt5arrayIT_XT0_EEj>
 8008206:	4603      	mov	r3, r0
 8008208:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    ADAX[2] = static_cast<uint8_t>(PEC >> 8);
 800820c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8008210:	121b      	asrs	r3, r3, #8
 8008212:	b2dc      	uxtb	r4, r3
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 800821a:	2102      	movs	r1, #2
 800821c:	4618      	mov	r0, r3
 800821e:	f000 fceb 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 8008222:	4603      	mov	r3, r0
 8008224:	4622      	mov	r2, r4
 8008226:	701a      	strb	r2, [r3, #0]
    ADAX[3] = static_cast<uint8_t>(PEC);
 8008228:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800822c:	b2dc      	uxtb	r4, r3
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 8008234:	2103      	movs	r1, #3
 8008236:	4618      	mov	r0, r3
 8008238:	f000 fcde 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 800823c:	4603      	mov	r3, r0
 800823e:	4622      	mov	r2, r4
 8008240:	701a      	strb	r2, [r3, #0]

    PEC = PEC15Calc(ADSTAT, 2);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f203 33f6 	addw	r3, r3, #1014	; 0x3f6
 8008248:	2102      	movs	r1, #2
 800824a:	4618      	mov	r0, r3
 800824c:	f000 fce4 	bl	8008c18 <_ZN7LTC68119PEC15CalcIhLj4EEEtRKSt5arrayIT_XT0_EEj>
 8008250:	4603      	mov	r3, r0
 8008252:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    ADSTAT[2] = static_cast<uint8_t>(PEC >> 8);
 8008256:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800825a:	121b      	asrs	r3, r3, #8
 800825c:	b2dc      	uxtb	r4, r3
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f203 33f6 	addw	r3, r3, #1014	; 0x3f6
 8008264:	2102      	movs	r1, #2
 8008266:	4618      	mov	r0, r3
 8008268:	f000 fcc6 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 800826c:	4603      	mov	r3, r0
 800826e:	4622      	mov	r2, r4
 8008270:	701a      	strb	r2, [r3, #0]
    ADSTAT[3] = static_cast<uint8_t>(PEC);
 8008272:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8008276:	b2dc      	uxtb	r4, r3
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f203 33f6 	addw	r3, r3, #1014	; 0x3f6
 800827e:	2103      	movs	r1, #3
 8008280:	4618      	mov	r0, r3
 8008282:	f000 fcb9 	bl	8008bf8 <_ZNSt5arrayIhLj4EEixEj>
 8008286:	4603      	mov	r3, r0
 8008288:	4622      	mov	r2, r4
 800828a:	701a      	strb	r2, [r3, #0]

    slave_cfg_tx.ICDaisyChain.fill({ 0xFE, 0, 0, 0, 0, 0 });
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f103 000a 	add.w	r0, r3, #10
 8008292:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008296:	2200      	movs	r2, #0
 8008298:	601a      	str	r2, [r3, #0]
 800829a:	605a      	str	r2, [r3, #4]
 800829c:	23fe      	movs	r3, #254	; 0xfe
 800829e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 80082a2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80082a6:	4619      	mov	r1, r3
 80082a8:	f000 fd05 	bl	8008cb6 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE4fillERKS1_>

    DWT_Init();
 80082ac:	f7ff fe3a 	bl	8007f24 <_Z8DWT_Initv>
    WakeFromSleep(); // TODO Takes 2.2s to fall asleep so if this has to be called after this, we have problems
 80082b0:	68f8      	ldr	r0, [r7, #12]
 80082b2:	f000 f819 	bl	80082e8 <_ZN7LTC681113WakeFromSleepEv>
}
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	4618      	mov	r0, r3
 80082ba:	374c      	adds	r7, #76	; 0x4c
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd90      	pop	{r4, r7, pc}
 80082c0:	0800bfb8 	.word	0x0800bfb8
 80082c4:	0800bfbc 	.word	0x0800bfbc
 80082c8:	0800bfc0 	.word	0x0800bfc0
 80082cc:	0800bfc4 	.word	0x0800bfc4
 80082d0:	0800bfc8 	.word	0x0800bfc8
 80082d4:	0800bfcc 	.word	0x0800bfcc
 80082d8:	0800bfd0 	.word	0x0800bfd0
 80082dc:	0800bfd4 	.word	0x0800bfd4
 80082e0:	0800bfd8 	.word	0x0800bfd8
 80082e4:	0800bfdc 	.word	0x0800bfdc

080082e8 <_ZN7LTC681113WakeFromSleepEv>:

void LTC6811::WakeFromSleep(void) {
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < kDaisyChainLength; ++i) {
 80082f0:	2300      	movs	r3, #0
 80082f2:	60fb      	str	r3, [r7, #12]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2b0b      	cmp	r3, #11
 80082f8:	d814      	bhi.n	8008324 <_ZN7LTC681113WakeFromSleepEv+0x3c>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80082fa:	2200      	movs	r2, #0
 80082fc:	2120      	movs	r1, #32
 80082fe:	480b      	ldr	r0, [pc, #44]	; (800832c <_ZN7LTC681113WakeFromSleepEv+0x44>)
 8008300:	f7f9 fc32 	bl	8001b68 <HAL_GPIO_WritePin>
        DWT_Delay(T_WAKE_MAX); // Guarantees the LTC6811 will be in standby
 8008304:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8008308:	f7ff fe26 	bl	8007f58 <_Z9DWT_Delaym>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800830c:	2201      	movs	r2, #1
 800830e:	2120      	movs	r1, #32
 8008310:	4806      	ldr	r0, [pc, #24]	; (800832c <_ZN7LTC681113WakeFromSleepEv+0x44>)
 8008312:	f7f9 fc29 	bl	8001b68 <HAL_GPIO_WritePin>
        DWT_Delay(10);
 8008316:	200a      	movs	r0, #10
 8008318:	f7ff fe1e 	bl	8007f58 <_Z9DWT_Delaym>
    for (size_t i = 0; i < kDaisyChainLength; ++i) {
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	3301      	adds	r3, #1
 8008320:	60fb      	str	r3, [r7, #12]
 8008322:	e7e7      	b.n	80082f4 <_ZN7LTC681113WakeFromSleepEv+0xc>
    }
}
 8008324:	bf00      	nop
 8008326:	3710      	adds	r7, #16
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	40020000 	.word	0x40020000

08008330 <_ZN7LTC681112WakeFromIdleEv>:

void LTC6811::WakeFromIdle(void) {
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
    uint8_t const data = 0xFF;
 8008338:	23ff      	movs	r3, #255	; 0xff
 800833a:	72fb      	strb	r3, [r7, #11]

    for (size_t i = 0; i < kDaisyChainLength; ++i) {
 800833c:	2300      	movs	r3, #0
 800833e:	60fb      	str	r3, [r7, #12]
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2b0b      	cmp	r3, #11
 8008344:	d816      	bhi.n	8008374 <_ZN7LTC681112WakeFromIdleEv+0x44>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8008346:	2200      	movs	r2, #0
 8008348:	2120      	movs	r1, #32
 800834a:	480c      	ldr	r0, [pc, #48]	; (800837c <_ZN7LTC681112WakeFromIdleEv+0x4c>)
 800834c:	f7f9 fc0c 	bl	8001b68 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&hspi, &data, 1, HAL_MAX_DELAY); //Guarantees the isoSPI will be in ready mode
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6818      	ldr	r0, [r3, #0]
 8008354:	f107 010b 	add.w	r1, r7, #11
 8008358:	f04f 33ff 	mov.w	r3, #4294967295
 800835c:	2201      	movs	r2, #1
 800835e:	f7fb fdcf 	bl	8003f00 <HAL_SPI_Transmit>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8008362:	2201      	movs	r2, #1
 8008364:	2120      	movs	r1, #32
 8008366:	4805      	ldr	r0, [pc, #20]	; (800837c <_ZN7LTC681112WakeFromIdleEv+0x4c>)
 8008368:	f7f9 fbfe 	bl	8001b68 <HAL_GPIO_WritePin>
    for (size_t i = 0; i < kDaisyChainLength; ++i) {
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	3301      	adds	r3, #1
 8008370:	60fb      	str	r3, [r7, #12]
 8008372:	e7e5      	b.n	8008340 <_ZN7LTC681112WakeFromIdleEv+0x10>
    }

}
 8008374:	bf00      	nop
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}
 800837c:	40020000 	.word	0x40020000

08008380 <_ZN7LTC681124ReadVoltageRegisterGroupENS_5GroupE>:

/* Read a cell voltage register group of an LTC6811 daisy chain.
 * Returns 0 on success, 1 if either PEC or SPI error.
 */
bool LTC6811::ReadVoltageRegisterGroup(Group const group) {
 8008380:	b580      	push	{r7, lr}
 8008382:	b082      	sub	sp, #8
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	460b      	mov	r3, r1
 800838a:	70fb      	strb	r3, [r7, #3]
    return ReadRegisterGroup(cell_data[group]);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	33ce      	adds	r3, #206	; 0xce
 8008390:	78fa      	ldrb	r2, [r7, #3]
 8008392:	4611      	mov	r1, r2
 8008394:	4618      	mov	r0, r3
 8008396:	f000 fca4 	bl	8008ce2 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EEixEj>
 800839a:	4603      	mov	r3, r0
 800839c:	4619      	mov	r1, r3
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 fcd2 	bl	8008d48 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E>
 80083a4:	4603      	mov	r3, r0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3708      	adds	r7, #8
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <_ZN7LTC681120ReadAuxRegisterGroupENS_5GroupE>:

/* Read an auxiliary register group of an LTC6811 daisy chain.
 * Returns 0 on success, 1 if either PEC or SPI error.
 */
bool LTC6811::ReadAuxRegisterGroup(Group const group) {
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b082      	sub	sp, #8
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
 80083b6:	460b      	mov	r3, r1
 80083b8:	70fb      	strb	r3, [r7, #3]
    return ReadRegisterGroup(cell_data[group]);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	33ce      	adds	r3, #206	; 0xce
 80083be:	78fa      	ldrb	r2, [r7, #3]
 80083c0:	4611      	mov	r1, r2
 80083c2:	4618      	mov	r0, r3
 80083c4:	f000 fc8d 	bl	8008ce2 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EEixEj>
 80083c8:	4603      	mov	r3, r0
 80083ca:	4619      	mov	r1, r3
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f000 fcbb 	bl	8008d48 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E>
 80083d2:	4603      	mov	r3, r0
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3708      	adds	r7, #8
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <_ZN7LTC681123ReadConfigRegisterGroupEv>:
bool LTC6811::ReadStatusRegisterGroup(Group const group) {
    return ReadRegisterGroup(status_registers[group]);
}

/* Read the configuration register group of an LTC6811 daisy chain */
bool LTC6811::ReadConfigRegisterGroup(void) {
 80083dc:	b580      	push	{r7, lr}
 80083de:	b082      	sub	sp, #8
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
    return ReadRegisterGroup(slave_cfg_rx);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	336a      	adds	r3, #106	; 0x6a
 80083e8:	4619      	mov	r1, r3
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 fd2e 	bl	8008e4c <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E>
 80083f0:	4603      	mov	r3, r0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3708      	adds	r7, #8
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <_ZN7LTC681124WriteConfigRegisterGroupEv>:

/* Write to the configuration register group of an LTC6811 daisy chain. */
bool LTC6811::WriteConfigRegisterGroup(void) {
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b082      	sub	sp, #8
 80083fe:	af00      	add	r7, sp, #0
 8008400:	6078      	str	r0, [r7, #4]
    return WriteRegisterGroup(slave_cfg_tx);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	3306      	adds	r3, #6
 8008406:	4619      	mov	r1, r3
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 fd89 	bl	8008f20 <_ZN7LTC681118WriteRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E>
 800840e:	4603      	mov	r3, r0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3708      	adds	r7, #8
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <_ZNSt14__array_traitsIhLj4EE6_S_ptrERA4_Kh>:
      static constexpr _Tp&
      _S_ref(const _Type& __t, std::size_t __n) noexcept
      { return const_cast<_Tp&>(__t[__n]); }

      static constexpr _Tp*
      _S_ptr(const _Type& __t) noexcept
 8008418:	b480      	push	{r7}
 800841a:	b083      	sub	sp, #12
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4618      	mov	r0, r3
 8008424:	370c      	adds	r7, #12
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr

0800842e <_ZNKSt5arrayIhLj4EE4dataEv>:
      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
      { return _AT_Type::_S_ptr(_M_elems); }

      _GLIBCXX17_CONSTEXPR const_pointer
      data() const noexcept
 800842e:	b580      	push	{r7, lr}
 8008430:	b082      	sub	sp, #8
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4618      	mov	r0, r3
 800843a:	f7ff ffed 	bl	8008418 <_ZNSt14__array_traitsIhLj4EE6_S_ptrERA4_Kh>
 800843e:	4603      	mov	r3, r0
 8008440:	4618      	mov	r0, r3
 8008442:	3708      	adds	r7, #8
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <_ZN7LTC681116GetVoltageStatusEv>:
}

/* Generate a status report of the cell voltage register groups.
 * Returns an LTC6811VoltageStatus on success, nullopt if error
 */
std::optional<LTC6811VoltageStatus> LTC6811::GetVoltageStatus(void) {
 8008448:	b590      	push	{r4, r7, lr}
 800844a:	b097      	sub	sp, #92	; 0x5c
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
    LTC6811VoltageStatus status{};
 8008452:	2300      	movs	r3, #0
 8008454:	60fb      	str	r3, [r7, #12]
 8008456:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800845a:	823b      	strh	r3, [r7, #16]
 800845c:	2300      	movs	r3, #0
 800845e:	617b      	str	r3, [r7, #20]
 8008460:	2300      	movs	r3, #0
 8008462:	833b      	strh	r3, [r7, #24]
 8008464:	2300      	movs	r3, #0
 8008466:	61fb      	str	r3, [r7, #28]
    size_t count{ 0 };
 8008468:	2300      	movs	r3, #0
 800846a:	657b      	str	r3, [r7, #84]	; 0x54

    StartConversion(ADCV);
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	f203 33ee 	addw	r3, r3, #1006	; 0x3ee
 8008472:	4619      	mov	r1, r3
 8008474:	6838      	ldr	r0, [r7, #0]
 8008476:	f000 fb53 	bl	8008b20 <_ZN7LTC681115StartConversionERKSt5arrayIhLj4EE>

    for (size_t group = A; group <= D; ++group)
 800847a:	2300      	movs	r3, #0
 800847c:	653b      	str	r3, [r7, #80]	; 0x50
 800847e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008480:	2b03      	cmp	r3, #3
 8008482:	d811      	bhi.n	80084a8 <_ZN7LTC681116GetVoltageStatusEv+0x60>
        if (ReadVoltageRegisterGroup(static_cast<Group>(group)) == 1)
 8008484:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008486:	b2db      	uxtb	r3, r3
 8008488:	4619      	mov	r1, r3
 800848a:	6838      	ldr	r0, [r7, #0]
 800848c:	f7ff ff78 	bl	8008380 <_ZN7LTC681124ReadVoltageRegisterGroupENS_5GroupE>
 8008490:	4603      	mov	r3, r0
 8008492:	2b00      	cmp	r3, #0
 8008494:	d004      	beq.n	80084a0 <_ZN7LTC681116GetVoltageStatusEv+0x58>
            return std::nullopt;
 8008496:	4621      	mov	r1, r4
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f000 fd6b 	bl	8008f74 <_ZNSt8optionalI20LTC6811VoltageStatusEC1ESt9nullopt_t>
 800849e:	e066      	b.n	800856e <_ZN7LTC681116GetVoltageStatusEv+0x126>
    for (size_t group = A; group <= D; ++group)
 80084a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084a2:	3301      	adds	r3, #1
 80084a4:	653b      	str	r3, [r7, #80]	; 0x50
 80084a6:	e7ea      	b.n	800847e <_ZN7LTC681116GetVoltageStatusEv+0x36>

    for (const auto& register_group : cell_data) {
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	33ce      	adds	r3, #206	; 0xce
 80084ac:	643b      	str	r3, [r7, #64]	; 0x40
 80084ae:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80084b0:	f000 fd6f 	bl	8008f92 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE5beginEv>
 80084b4:	64f8      	str	r0, [r7, #76]	; 0x4c
 80084b6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80084b8:	f000 fd77 	bl	8008faa <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE3endEv>
 80084bc:	63f8      	str	r0, [r7, #60]	; 0x3c
 80084be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80084c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084c2:	429a      	cmp	r2, r3
 80084c4:	d047      	beq.n	8008556 <_ZN7LTC681116GetVoltageStatusEv+0x10e>
 80084c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084c8:	63bb      	str	r3, [r7, #56]	; 0x38
        for (const auto& IC : register_group.ICDaisyChain) {
 80084ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084cc:	3304      	adds	r3, #4
 80084ce:	637b      	str	r3, [r7, #52]	; 0x34
 80084d0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80084d2:	f000 fd78 	bl	8008fc6 <_ZNKSt5arrayI15LTC6811RegisterItELj12EE5beginEv>
 80084d6:	64b8      	str	r0, [r7, #72]	; 0x48
 80084d8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80084da:	f000 fd80 	bl	8008fde <_ZNKSt5arrayI15LTC6811RegisterItELj12EE3endEv>
 80084de:	6338      	str	r0, [r7, #48]	; 0x30
 80084e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d032      	beq.n	800854e <_ZN7LTC681116GetVoltageStatusEv+0x106>
 80084e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084ea:	62fb      	str	r3, [r7, #44]	; 0x2c
            for (const auto voltage : IC.data) {
 80084ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80084f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084f2:	f000 fd81 	bl	8008ff8 <_ZNKSt5arrayItLj3EE5beginEv>
 80084f6:	6478      	str	r0, [r7, #68]	; 0x44
 80084f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084fa:	f000 fd89 	bl	8009010 <_ZNKSt5arrayItLj3EE3endEv>
 80084fe:	6278      	str	r0, [r7, #36]	; 0x24
 8008500:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008504:	429a      	cmp	r2, r3
 8008506:	d01e      	beq.n	8008546 <_ZN7LTC681116GetVoltageStatusEv+0xfe>
 8008508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800850a:	881b      	ldrh	r3, [r3, #0]
 800850c:	847b      	strh	r3, [r7, #34]	; 0x22
                status.sum += voltage;
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008512:	4413      	add	r3, r2
 8008514:	60fb      	str	r3, [r7, #12]

                if (voltage < status.min) {
 8008516:	8a3b      	ldrh	r3, [r7, #16]
 8008518:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800851a:	429a      	cmp	r2, r3
 800851c:	d204      	bcs.n	8008528 <_ZN7LTC681116GetVoltageStatusEv+0xe0>
                    status.min = voltage;
 800851e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008520:	823b      	strh	r3, [r7, #16]
                    status.min_id = count;
 8008522:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008524:	617b      	str	r3, [r7, #20]
 8008526:	e007      	b.n	8008538 <_ZN7LTC681116GetVoltageStatusEv+0xf0>
                } else if (voltage > status.max) {
 8008528:	8b3b      	ldrh	r3, [r7, #24]
 800852a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800852c:	429a      	cmp	r2, r3
 800852e:	d903      	bls.n	8008538 <_ZN7LTC681116GetVoltageStatusEv+0xf0>
                    status.max = voltage;
 8008530:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008532:	833b      	strh	r3, [r7, #24]
                    status.max_id = count;
 8008534:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008536:	61fb      	str	r3, [r7, #28]
                }
                ++count;
 8008538:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800853a:	3301      	adds	r3, #1
 800853c:	657b      	str	r3, [r7, #84]	; 0x54
            for (const auto voltage : IC.data) {
 800853e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008540:	3302      	adds	r3, #2
 8008542:	647b      	str	r3, [r7, #68]	; 0x44
 8008544:	e7dc      	b.n	8008500 <_ZN7LTC681116GetVoltageStatusEv+0xb8>
        for (const auto& IC : register_group.ICDaisyChain) {
 8008546:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008548:	3308      	adds	r3, #8
 800854a:	64bb      	str	r3, [r7, #72]	; 0x48
 800854c:	e7c8      	b.n	80084e0 <_ZN7LTC681116GetVoltageStatusEv+0x98>
    for (const auto& register_group : cell_data) {
 800854e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008550:	3364      	adds	r3, #100	; 0x64
 8008552:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008554:	e7b3      	b.n	80084be <_ZN7LTC681116GetVoltageStatusEv+0x76>
            }
        }
    }
    status.sum /= 10000; // Convert centiDegC to DegC (with rounding errors, but this is what the old code did...)
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	4a07      	ldr	r2, [pc, #28]	; (8008578 <_ZN7LTC681116GetVoltageStatusEv+0x130>)
 800855a:	fba2 2303 	umull	r2, r3, r2, r3
 800855e:	0b5b      	lsrs	r3, r3, #13
 8008560:	60fb      	str	r3, [r7, #12]
    return status;
 8008562:	f107 030c 	add.w	r3, r7, #12
 8008566:	4619      	mov	r1, r3
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f000 fd69 	bl	8009040 <_ZNSt8optionalI20LTC6811VoltageStatusEC1IRS0_Lb1EEEOT_>
}
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	375c      	adds	r7, #92	; 0x5c
 8008572:	46bd      	mov	sp, r7
 8008574:	bd90      	pop	{r4, r7, pc}
 8008576:	bf00      	nop
 8008578:	d1b71759 	.word	0xd1b71759

0800857c <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs>:
 * Returns an LTC6811TempStatus on success, nullopt if error
 */
std::optional<LTC6811TempStatus> LTC6811::GetTemperatureStatus() {
    LTC6811TempStatus status{};
    size_t count{ 0 };
    auto steinharthart = [](int16_t const NTC_voltage) noexcept {
 800857c:	b580      	push	{r7, lr}
 800857e:	b08a      	sub	sp, #40	; 0x28
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	460b      	mov	r3, r1
 8008586:	807b      	strh	r3, [r7, #2]
        constexpr auto Vin = 30000.0f; // 3[V], or 30000[V * 10-5]
 8008588:	4b27      	ldr	r3, [pc, #156]	; (8008628 <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xac>)
 800858a:	627b      	str	r3, [r7, #36]	; 0x24
        constexpr auto KtoC = 27315; // centiKelvin to centiDegCelsius
 800858c:	f646 23b3 	movw	r3, #27315	; 0x6ab3
 8008590:	623b      	str	r3, [r7, #32]
        constexpr auto A = 0.003354016f;
 8008592:	4b26      	ldr	r3, [pc, #152]	; (800862c <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xb0>)
 8008594:	61fb      	str	r3, [r7, #28]
        constexpr auto B = 0.000256524f;
 8008596:	4b26      	ldr	r3, [pc, #152]	; (8008630 <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xb4>)
 8008598:	61bb      	str	r3, [r7, #24]
        constexpr auto C = 0.00000260597f;
 800859a:	4b26      	ldr	r3, [pc, #152]	; (8008634 <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xb8>)
 800859c:	617b      	str	r3, [r7, #20]
        constexpr auto D = 0.0000000632926f;
 800859e:	4b26      	ldr	r3, [pc, #152]	; (8008638 <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xbc>)
 80085a0:	613b      	str	r3, [r7, #16]
        auto log = -logf(Vin / NTC_voltage - 1);
 80085a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80085a6:	ee07 3a90 	vmov	s15, r3
 80085aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80085ae:	eddf 6a23 	vldr	s13, [pc, #140]	; 800863c <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xc0>
 80085b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80085ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80085be:	eeb0 0a67 	vmov.f32	s0, s15
 80085c2:	f003 fa69 	bl	800ba98 <logf>
 80085c6:	eef0 7a40 	vmov.f32	s15, s0
 80085ca:	eef1 7a67 	vneg.f32	s15, s15
 80085ce:	edc7 7a03 	vstr	s15, [r7, #12]

        return static_cast<int16_t>(100.0f / (A + log * ( B + log * (C + D * log))) - KtoC);
 80085d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80085d6:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8008640 <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xc4>
 80085da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085de:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8008644 <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xc8>
 80085e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80085e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80085ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085ee:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8008648 <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xcc>
 80085f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80085f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80085fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085fe:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800864c <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xd0>
 8008602:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008606:	eddf 6a12 	vldr	s13, [pc, #72]	; 8008650 <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xd4>
 800860a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800860e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8008654 <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs+0xd8>
 8008612:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008616:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800861a:	ee17 3a90 	vmov	r3, s15
 800861e:	b21b      	sxth	r3, r3
    };
 8008620:	4618      	mov	r0, r3
 8008622:	3728      	adds	r7, #40	; 0x28
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	46ea6000 	.word	0x46ea6000
 800862c:	3b5bcf0d 	.word	0x3b5bcf0d
 8008630:	39867e12 	.word	0x39867e12
 8008634:	362ee239 	.word	0x362ee239
 8008638:	3387eb7a 	.word	0x3387eb7a
 800863c:	46ea6000 	.word	0x46ea6000
 8008640:	3387eb7a 	.word	0x3387eb7a
 8008644:	362ee239 	.word	0x362ee239
 8008648:	39867e12 	.word	0x39867e12
 800864c:	3b5bcf0d 	.word	0x3b5bcf0d
 8008650:	42c80000 	.word	0x42c80000
 8008654:	46d56600 	.word	0x46d56600

08008658 <_ZN7LTC681120GetTemperatureStatusEv>:
std::optional<LTC6811TempStatus> LTC6811::GetTemperatureStatus() {
 8008658:	b5b0      	push	{r4, r5, r7, lr}
 800865a:	b096      	sub	sp, #88	; 0x58
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
    LTC6811TempStatus status{};
 8008662:	4b48      	ldr	r3, [pc, #288]	; (8008784 <_ZN7LTC681120GetTemperatureStatusEv+0x12c>)
 8008664:	f107 0410 	add.w	r4, r7, #16
 8008668:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800866a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    size_t count{ 0 };
 800866e:	2300      	movs	r3, #0
 8008670:	657b      	str	r3, [r7, #84]	; 0x54

    StartConversion(ADAX);
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 8008678:	4619      	mov	r1, r3
 800867a:	6838      	ldr	r0, [r7, #0]
 800867c:	f000 fa50 	bl	8008b20 <_ZN7LTC681115StartConversionERKSt5arrayIhLj4EE>

    for (size_t group = A; group <= D; ++group)
 8008680:	2300      	movs	r3, #0
 8008682:	653b      	str	r3, [r7, #80]	; 0x50
 8008684:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008686:	2b03      	cmp	r3, #3
 8008688:	d811      	bhi.n	80086ae <_ZN7LTC681120GetTemperatureStatusEv+0x56>
        if (ReadAuxRegisterGroup(static_cast<Group>(group)) == 1)
 800868a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800868c:	b2db      	uxtb	r3, r3
 800868e:	4619      	mov	r1, r3
 8008690:	6838      	ldr	r0, [r7, #0]
 8008692:	f7ff fe8c 	bl	80083ae <_ZN7LTC681120ReadAuxRegisterGroupENS_5GroupE>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d004      	beq.n	80086a6 <_ZN7LTC681120GetTemperatureStatusEv+0x4e>
            return std::nullopt;
 800869c:	4629      	mov	r1, r5
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 fce2 	bl	8009068 <_ZNSt8optionalI17LTC6811TempStatusEC1ESt9nullopt_t>
 80086a4:	e06a      	b.n	800877c <_ZN7LTC681120GetTemperatureStatusEv+0x124>
    for (size_t group = A; group <= D; ++group)
 80086a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086a8:	3301      	adds	r3, #1
 80086aa:	653b      	str	r3, [r7, #80]	; 0x50
 80086ac:	e7ea      	b.n	8008684 <_ZN7LTC681120GetTemperatureStatusEv+0x2c>

    for (const auto& register_group : cell_data) {
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	33ce      	adds	r3, #206	; 0xce
 80086b2:	643b      	str	r3, [r7, #64]	; 0x40
 80086b4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80086b6:	f000 fc6c 	bl	8008f92 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE5beginEv>
 80086ba:	64f8      	str	r0, [r7, #76]	; 0x4c
 80086bc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80086be:	f000 fc74 	bl	8008faa <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE3endEv>
 80086c2:	63f8      	str	r0, [r7, #60]	; 0x3c
 80086c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80086c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d051      	beq.n	8008770 <_ZN7LTC681120GetTemperatureStatusEv+0x118>
 80086cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086ce:	63bb      	str	r3, [r7, #56]	; 0x38
        for (const auto& IC : register_group.ICDaisyChain) {
 80086d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d2:	3304      	adds	r3, #4
 80086d4:	637b      	str	r3, [r7, #52]	; 0x34
 80086d6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80086d8:	f000 fc75 	bl	8008fc6 <_ZNKSt5arrayI15LTC6811RegisterItELj12EE5beginEv>
 80086dc:	64b8      	str	r0, [r7, #72]	; 0x48
 80086de:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80086e0:	f000 fc7d 	bl	8008fde <_ZNKSt5arrayI15LTC6811RegisterItELj12EE3endEv>
 80086e4:	6338      	str	r0, [r7, #48]	; 0x30
 80086e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80086e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d03c      	beq.n	8008768 <_ZN7LTC681120GetTemperatureStatusEv+0x110>
 80086ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086f0:	62fb      	str	r3, [r7, #44]	; 0x2c
            for (auto temperature : IC.data) {
 80086f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80086f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086f8:	f000 fc7e 	bl	8008ff8 <_ZNKSt5arrayItLj3EE5beginEv>
 80086fc:	6478      	str	r0, [r7, #68]	; 0x44
 80086fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008700:	f000 fc86 	bl	8009010 <_ZNKSt5arrayItLj3EE3endEv>
 8008704:	6278      	str	r0, [r7, #36]	; 0x24
 8008706:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870a:	429a      	cmp	r2, r3
 800870c:	d028      	beq.n	8008760 <_ZN7LTC681120GetTemperatureStatusEv+0x108>
 800870e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008710:	881b      	ldrh	r3, [r3, #0]
 8008712:	847b      	strh	r3, [r7, #34]	; 0x22
                temperature = steinharthart(temperature);
 8008714:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8008718:	f107 030c 	add.w	r3, r7, #12
 800871c:	4611      	mov	r1, r2
 800871e:	4618      	mov	r0, r3
 8008720:	f7ff ff2c 	bl	800857c <_ZZN7LTC681120GetTemperatureStatusEvENKUlsE_clEs>
 8008724:	4603      	mov	r3, r0
 8008726:	847b      	strh	r3, [r7, #34]	; 0x22

                if (temperature < status.min) {
 8008728:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800872a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800872e:	4293      	cmp	r3, r2
 8008730:	da05      	bge.n	800873e <_ZN7LTC681120GetTemperatureStatusEv+0xe6>
                    status.min = temperature;
 8008732:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8008736:	823b      	strh	r3, [r7, #16]
                    status.min_id = count;
 8008738:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800873a:	617b      	str	r3, [r7, #20]
 800873c:	e009      	b.n	8008752 <_ZN7LTC681120GetTemperatureStatusEv+0xfa>
                } else if (temperature > status.max) {
 800873e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008740:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8008744:	4293      	cmp	r3, r2
 8008746:	dd04      	ble.n	8008752 <_ZN7LTC681120GetTemperatureStatusEv+0xfa>
                    status.max = temperature;
 8008748:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800874c:	833b      	strh	r3, [r7, #24]
                    status.max_id = count;
 800874e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008750:	61fb      	str	r3, [r7, #28]
                }

                ++count;
 8008752:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008754:	3301      	adds	r3, #1
 8008756:	657b      	str	r3, [r7, #84]	; 0x54
            for (auto temperature : IC.data) {
 8008758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800875a:	3302      	adds	r3, #2
 800875c:	647b      	str	r3, [r7, #68]	; 0x44
 800875e:	e7d2      	b.n	8008706 <_ZN7LTC681120GetTemperatureStatusEv+0xae>
        for (const auto& IC : register_group.ICDaisyChain) {
 8008760:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008762:	3308      	adds	r3, #8
 8008764:	64bb      	str	r3, [r7, #72]	; 0x48
 8008766:	e7be      	b.n	80086e6 <_ZN7LTC681120GetTemperatureStatusEv+0x8e>
    for (const auto& register_group : cell_data) {
 8008768:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800876a:	3364      	adds	r3, #100	; 0x64
 800876c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800876e:	e7a9      	b.n	80086c4 <_ZN7LTC681120GetTemperatureStatusEv+0x6c>
            }
        }
    }
    return status;
 8008770:	f107 0310 	add.w	r3, r7, #16
 8008774:	4619      	mov	r1, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 fc90 	bl	800909c <_ZNSt8optionalI17LTC6811TempStatusEC1IRS0_Lb1EEEOT_>
}
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	3758      	adds	r7, #88	; 0x58
 8008780:	46bd      	mov	sp, r7
 8008782:	bdb0      	pop	{r4, r5, r7, pc}
 8008784:	0800bfe0 	.word	0x0800bfe0

08008788 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus>:

// TODO to be fully functional programming, make this return the discharge array instead of being void
void LTC6811::BuildDischargeConfig(const LTC6811VoltageStatus& voltage_status) {
 8008788:	b590      	push	{r4, r7, lr}
 800878a:	b09d      	sub	sp, #116	; 0x74
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
    uint16_t DCCx{ 0 };
 8008792:	2300      	movs	r3, #0
 8008794:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
    uint8_t current_cell{ 0 }, current_ic{ kDaisyChainLength - 1 };
 8008798:	2300      	movs	r3, #0
 800879a:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
 800879e:	230b      	movs	r3, #11
 80087a0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c

    switch (discharge_mode) {
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	791b      	ldrb	r3, [r3, #4]
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	f000 8091 	beq.w	80088d0 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x148>
 80087ae:	2b02      	cmp	r3, #2
 80087b0:	f000 8103 	beq.w	80089ba <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x232>
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f040 819e 	bne.w	8008af6 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x36e>
    case GTMinPlusDelta:
        for (auto& ICConfig : slave_cfg_tx.ICDaisyChain) { // 12 register groups
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	330a      	adds	r3, #10
 80087be:	62bb      	str	r3, [r7, #40]	; 0x28
 80087c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087c2:	f000 fa61 	bl	8008c88 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE5beginEv>
 80087c6:	66b8      	str	r0, [r7, #104]	; 0x68
 80087c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087ca:	f000 fc7b 	bl	80090c4 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE3endEv>
 80087ce:	6278      	str	r0, [r7, #36]	; 0x24
 80087d0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80087d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d4:	429a      	cmp	r2, r3
 80087d6:	f000 8189 	beq.w	8008aec <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x364>
 80087da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80087dc:	623b      	str	r3, [r7, #32]
            DCCx = 0;
 80087de:	2300      	movs	r3, #0
 80087e0:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
            current_cell = 0;
 80087e4:	2300      	movs	r3, #0
 80087e6:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d

            for (const auto& register_group : cell_data) { // 4 voltage register groups
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	33ce      	adds	r3, #206	; 0xce
 80087ee:	61fb      	str	r3, [r7, #28]
 80087f0:	69f8      	ldr	r0, [r7, #28]
 80087f2:	f000 fbce 	bl	8008f92 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE5beginEv>
 80087f6:	6678      	str	r0, [r7, #100]	; 0x64
 80087f8:	69f8      	ldr	r0, [r7, #28]
 80087fa:	f000 fbd6 	bl	8008faa <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE3endEv>
 80087fe:	61b8      	str	r0, [r7, #24]
 8008800:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008802:	69bb      	ldr	r3, [r7, #24]
 8008804:	429a      	cmp	r2, r3
 8008806:	d03c      	beq.n	8008882 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0xfa>
 8008808:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800880a:	617b      	str	r3, [r7, #20]
                for (const auto voltage : register_group.ICDaisyChain[current_ic--].data) { // 3 voltages per IC
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	1d1a      	adds	r2, r3, #4
 8008810:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8008814:	1e59      	subs	r1, r3, #1
 8008816:	f887 106c 	strb.w	r1, [r7, #108]	; 0x6c
 800881a:	4619      	mov	r1, r3
 800881c:	4610      	mov	r0, r2
 800881e:	f000 fc5e 	bl	80090de <_ZNKSt5arrayI15LTC6811RegisterItELj12EEixEj>
 8008822:	4603      	mov	r3, r0
 8008824:	613b      	str	r3, [r7, #16]
 8008826:	6938      	ldr	r0, [r7, #16]
 8008828:	f000 fbe6 	bl	8008ff8 <_ZNKSt5arrayItLj3EE5beginEv>
 800882c:	6638      	str	r0, [r7, #96]	; 0x60
 800882e:	6938      	ldr	r0, [r7, #16]
 8008830:	f000 fbee 	bl	8009010 <_ZNKSt5arrayItLj3EE3endEv>
 8008834:	60f8      	str	r0, [r7, #12]
 8008836:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	429a      	cmp	r2, r3
 800883c:	d01d      	beq.n	800887a <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0xf2>
 800883e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008840:	881b      	ldrh	r3, [r3, #0]
 8008842:	817b      	strh	r3, [r7, #10]
                    if (voltage > voltage_status.min + kDelta)
 8008844:	897a      	ldrh	r2, [r7, #10]
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	889b      	ldrh	r3, [r3, #4]
 800884a:	3364      	adds	r3, #100	; 0x64
 800884c:	429a      	cmp	r2, r3
 800884e:	dd0b      	ble.n	8008868 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0xe0>
                        DCCx |= 1 << current_cell;
 8008850:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8008854:	2201      	movs	r2, #1
 8008856:	fa02 f303 	lsl.w	r3, r2, r3
 800885a:	b21a      	sxth	r2, r3
 800885c:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8008860:	4313      	orrs	r3, r2
 8008862:	b21b      	sxth	r3, r3
 8008864:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
                    ++current_cell;
 8008868:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 800886c:	3301      	adds	r3, #1
 800886e:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                for (const auto voltage : register_group.ICDaisyChain[current_ic--].data) { // 3 voltages per IC
 8008872:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008874:	3302      	adds	r3, #2
 8008876:	663b      	str	r3, [r7, #96]	; 0x60
 8008878:	e7dd      	b.n	8008836 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0xae>
            for (const auto& register_group : cell_data) { // 4 voltage register groups
 800887a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800887c:	3364      	adds	r3, #100	; 0x64
 800887e:	667b      	str	r3, [r7, #100]	; 0x64
 8008880:	e7be      	b.n	8008800 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x78>
                } // 4 * 3 = 12 voltages associated with each LTC6811 in the daisy chain
            }

            ICConfig.data[4] = DCCx & 0xFF;
 8008882:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008886:	b2dc      	uxtb	r4, r3
 8008888:	6a3b      	ldr	r3, [r7, #32]
 800888a:	2104      	movs	r1, #4
 800888c:	4618      	mov	r0, r3
 800888e:	f000 fc35 	bl	80090fc <_ZNSt5arrayIhLj6EEixEj>
 8008892:	4603      	mov	r3, r0
 8008894:	4622      	mov	r2, r4
 8008896:	701a      	strb	r2, [r3, #0]
            ICConfig.data[5] = DCCx >> 8 & 0xF;
 8008898:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800889c:	121b      	asrs	r3, r3, #8
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	f003 030f 	and.w	r3, r3, #15
 80088a4:	b2dc      	uxtb	r4, r3
 80088a6:	6a3b      	ldr	r3, [r7, #32]
 80088a8:	2105      	movs	r1, #5
 80088aa:	4618      	mov	r0, r3
 80088ac:	f000 fc26 	bl	80090fc <_ZNSt5arrayIhLj6EEixEj>
 80088b0:	4603      	mov	r3, r0
 80088b2:	4622      	mov	r2, r4
 80088b4:	701a      	strb	r2, [r3, #0]
            ICConfig.PEC = PEC15Calc(ICConfig.data);
 80088b6:	6a3b      	ldr	r3, [r7, #32]
 80088b8:	2106      	movs	r1, #6
 80088ba:	4618      	mov	r0, r3
 80088bc:	f000 fc46 	bl	800914c <_ZN7LTC68119PEC15CalcIhLj6EEEtRKSt5arrayIT_XT0_EEj>
 80088c0:	4603      	mov	r3, r0
 80088c2:	461a      	mov	r2, r3
 80088c4:	6a3b      	ldr	r3, [r7, #32]
 80088c6:	80da      	strh	r2, [r3, #6]
        for (auto& ICConfig : slave_cfg_tx.ICDaisyChain) { // 12 register groups
 80088c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80088ca:	3308      	adds	r3, #8
 80088cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80088ce:	e77f      	b.n	80087d0 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x48>
        } // 12 * 12 = 144 voltages associated with the entire daisy chain
        break;

    case MaxOnly:
        if (voltage_status.max - voltage_status.min > kDelta) {
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	899b      	ldrh	r3, [r3, #12]
 80088d4:	461a      	mov	r2, r3
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	889b      	ldrh	r3, [r3, #4]
 80088da:	1ad3      	subs	r3, r2, r3
 80088dc:	2b64      	cmp	r3, #100	; 0x64
 80088de:	f340 8107 	ble.w	8008af0 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x368>
            current_ic = voltage_status.max_id / 3 % 12;
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	4a8b      	ldr	r2, [pc, #556]	; (8008b14 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x38c>)
 80088e8:	fba2 2303 	umull	r2, r3, r2, r3
 80088ec:	0859      	lsrs	r1, r3, #1
 80088ee:	4b89      	ldr	r3, [pc, #548]	; (8008b14 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x38c>)
 80088f0:	fba3 2301 	umull	r2, r3, r3, r1
 80088f4:	08da      	lsrs	r2, r3, #3
 80088f6:	4613      	mov	r3, r2
 80088f8:	005b      	lsls	r3, r3, #1
 80088fa:	4413      	add	r3, r2
 80088fc:	009b      	lsls	r3, r3, #2
 80088fe:	1aca      	subs	r2, r1, r3
 8008900:	4613      	mov	r3, r2
 8008902:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
            DCCx |= 1 << voltage_status.max_id % 11;
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	6919      	ldr	r1, [r3, #16]
 800890a:	4b83      	ldr	r3, [pc, #524]	; (8008b18 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x390>)
 800890c:	fba3 2301 	umull	r2, r3, r3, r1
 8008910:	08da      	lsrs	r2, r3, #3
 8008912:	4613      	mov	r3, r2
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	4413      	add	r3, r2
 8008918:	005b      	lsls	r3, r3, #1
 800891a:	4413      	add	r3, r2
 800891c:	1aca      	subs	r2, r1, r3
 800891e:	2301      	movs	r3, #1
 8008920:	4093      	lsls	r3, r2
 8008922:	b21a      	sxth	r2, r3
 8008924:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8008928:	4313      	orrs	r3, r2
 800892a:	b21b      	sxth	r3, r3
 800892c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
            slave_cfg_tx.ICDaisyChain[current_ic].data[4] = DCCx & 0xFF;
 8008930:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008934:	b2dc      	uxtb	r4, r3
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	330a      	adds	r3, #10
 800893a:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800893e:	4611      	mov	r1, r2
 8008940:	4618      	mov	r0, r3
 8008942:	f000 fc3b 	bl	80091bc <_ZNSt5arrayI15LTC6811RegisterIhELj12EEixEj>
 8008946:	4603      	mov	r3, r0
 8008948:	2104      	movs	r1, #4
 800894a:	4618      	mov	r0, r3
 800894c:	f000 fbd6 	bl	80090fc <_ZNSt5arrayIhLj6EEixEj>
 8008950:	4603      	mov	r3, r0
 8008952:	4622      	mov	r2, r4
 8008954:	701a      	strb	r2, [r3, #0]
            slave_cfg_tx.ICDaisyChain[current_ic].data[5] = DCCx >> 8 & 0xF;
 8008956:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800895a:	121b      	asrs	r3, r3, #8
 800895c:	b2db      	uxtb	r3, r3
 800895e:	f003 030f 	and.w	r3, r3, #15
 8008962:	b2dc      	uxtb	r4, r3
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	330a      	adds	r3, #10
 8008968:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800896c:	4611      	mov	r1, r2
 800896e:	4618      	mov	r0, r3
 8008970:	f000 fc24 	bl	80091bc <_ZNSt5arrayI15LTC6811RegisterIhELj12EEixEj>
 8008974:	4603      	mov	r3, r0
 8008976:	2105      	movs	r1, #5
 8008978:	4618      	mov	r0, r3
 800897a:	f000 fbbf 	bl	80090fc <_ZNSt5arrayIhLj6EEixEj>
 800897e:	4603      	mov	r3, r0
 8008980:	4622      	mov	r2, r4
 8008982:	701a      	strb	r2, [r3, #0]
            slave_cfg_tx.ICDaisyChain[current_ic].PEC = PEC15Calc(slave_cfg_tx.ICDaisyChain[current_ic].data);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	330a      	adds	r3, #10
 8008988:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800898c:	4611      	mov	r1, r2
 800898e:	4618      	mov	r0, r3
 8008990:	f000 fc14 	bl	80091bc <_ZNSt5arrayI15LTC6811RegisterIhELj12EEixEj>
 8008994:	4603      	mov	r3, r0
 8008996:	2106      	movs	r1, #6
 8008998:	4618      	mov	r0, r3
 800899a:	f000 fbd7 	bl	800914c <_ZN7LTC68119PEC15CalcIhLj6EEEtRKSt5arrayIT_XT0_EEj>
 800899e:	4603      	mov	r3, r0
 80089a0:	461c      	mov	r4, r3
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	330a      	adds	r3, #10
 80089a6:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 80089aa:	4611      	mov	r1, r2
 80089ac:	4618      	mov	r0, r3
 80089ae:	f000 fc05 	bl	80091bc <_ZNSt5arrayI15LTC6811RegisterIhELj12EEixEj>
 80089b2:	4603      	mov	r3, r0
 80089b4:	4622      	mov	r2, r4
 80089b6:	80da      	strh	r2, [r3, #6]
        }
        break;
 80089b8:	e09a      	b.n	8008af0 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x368>

    case GTMeanPlusDelta: {
        size_t average_voltage{ voltage_status.sum / (12 * kDaisyChainLength) };
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	4a57      	ldr	r2, [pc, #348]	; (8008b1c <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x394>)
 80089c0:	fba2 2303 	umull	r2, r3, r2, r3
 80089c4:	095b      	lsrs	r3, r3, #5
 80089c6:	653b      	str	r3, [r7, #80]	; 0x50

        for (auto& ICConfig : slave_cfg_tx.ICDaisyChain) {
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	330a      	adds	r3, #10
 80089cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80089ce:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80089d0:	f000 f95a 	bl	8008c88 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE5beginEv>
 80089d4:	65f8      	str	r0, [r7, #92]	; 0x5c
 80089d6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80089d8:	f000 fb74 	bl	80090c4 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE3endEv>
 80089dc:	64b8      	str	r0, [r7, #72]	; 0x48
 80089de:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80089e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089e2:	429a      	cmp	r2, r3
 80089e4:	f000 8086 	beq.w	8008af4 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x36c>
 80089e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089ea:	647b      	str	r3, [r7, #68]	; 0x44
            DCCx = 0;
 80089ec:	2300      	movs	r3, #0
 80089ee:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
            current_cell = 0;
 80089f2:	2300      	movs	r3, #0
 80089f4:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d

            for (const auto& register_group : cell_data) { // 4 voltage register groups
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	33ce      	adds	r3, #206	; 0xce
 80089fc:	643b      	str	r3, [r7, #64]	; 0x40
 80089fe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008a00:	f000 fac7 	bl	8008f92 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE5beginEv>
 8008a04:	65b8      	str	r0, [r7, #88]	; 0x58
 8008a06:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008a08:	f000 facf 	bl	8008faa <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE3endEv>
 8008a0c:	63f8      	str	r0, [r7, #60]	; 0x3c
 8008a0e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008a10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a12:	429a      	cmp	r2, r3
 8008a14:	d03b      	beq.n	8008a8e <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x306>
 8008a16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008a18:	63bb      	str	r3, [r7, #56]	; 0x38
                for (const auto voltage : register_group.ICDaisyChain[current_ic--].data) { // 3 voltages per IC
 8008a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a1c:	1d1a      	adds	r2, r3, #4
 8008a1e:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8008a22:	1e59      	subs	r1, r3, #1
 8008a24:	f887 106c 	strb.w	r1, [r7, #108]	; 0x6c
 8008a28:	4619      	mov	r1, r3
 8008a2a:	4610      	mov	r0, r2
 8008a2c:	f000 fb57 	bl	80090de <_ZNKSt5arrayI15LTC6811RegisterItELj12EEixEj>
 8008a30:	4603      	mov	r3, r0
 8008a32:	637b      	str	r3, [r7, #52]	; 0x34
 8008a34:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008a36:	f000 fadf 	bl	8008ff8 <_ZNKSt5arrayItLj3EE5beginEv>
 8008a3a:	6578      	str	r0, [r7, #84]	; 0x54
 8008a3c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8008a3e:	f000 fae7 	bl	8009010 <_ZNKSt5arrayItLj3EE3endEv>
 8008a42:	6338      	str	r0, [r7, #48]	; 0x30
 8008a44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	d01c      	beq.n	8008a86 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x2fe>
 8008a4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a4e:	881b      	ldrh	r3, [r3, #0]
 8008a50:	85fb      	strh	r3, [r7, #46]	; 0x2e
                    if (voltage > average_voltage + kDelta)
 8008a52:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008a54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a56:	3364      	adds	r3, #100	; 0x64
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d90b      	bls.n	8008a74 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x2ec>
                        DCCx |= 1 << current_cell;
 8008a5c:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8008a60:	2201      	movs	r2, #1
 8008a62:	fa02 f303 	lsl.w	r3, r2, r3
 8008a66:	b21a      	sxth	r2, r3
 8008a68:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	b21b      	sxth	r3, r3
 8008a70:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
                    ++current_cell;
 8008a74:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8008a78:	3301      	adds	r3, #1
 8008a7a:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
                for (const auto voltage : register_group.ICDaisyChain[current_ic--].data) { // 3 voltages per IC
 8008a7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a80:	3302      	adds	r3, #2
 8008a82:	657b      	str	r3, [r7, #84]	; 0x54
 8008a84:	e7de      	b.n	8008a44 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x2bc>
            for (const auto& register_group : cell_data) { // 4 voltage register groups
 8008a86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008a88:	3364      	adds	r3, #100	; 0x64
 8008a8a:	65bb      	str	r3, [r7, #88]	; 0x58
 8008a8c:	e7bf      	b.n	8008a0e <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x286>
                } // 4 * 3 = 12 voltages associated with each LTC6811 in the daisy chain
            }

            ICConfig.data[4] |= DCCx & 0xFF;
 8008a8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a90:	2104      	movs	r1, #4
 8008a92:	4618      	mov	r0, r3
 8008a94:	f000 fb32 	bl	80090fc <_ZNSt5arrayIhLj6EEixEj>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	781a      	ldrb	r2, [r3, #0]
 8008a9c:	b251      	sxtb	r1, r2
 8008a9e:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8008aa2:	b252      	sxtb	r2, r2
 8008aa4:	430a      	orrs	r2, r1
 8008aa6:	b252      	sxtb	r2, r2
 8008aa8:	b2d2      	uxtb	r2, r2
 8008aaa:	701a      	strb	r2, [r3, #0]
            ICConfig.data[5] |= DCCx >> 8 & 0xF;
 8008aac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008aae:	2105      	movs	r1, #5
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f000 fb23 	bl	80090fc <_ZNSt5arrayIhLj6EEixEj>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	781a      	ldrb	r2, [r3, #0]
 8008aba:	b251      	sxtb	r1, r2
 8008abc:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8008ac0:	1212      	asrs	r2, r2, #8
 8008ac2:	b252      	sxtb	r2, r2
 8008ac4:	f002 020f 	and.w	r2, r2, #15
 8008ac8:	b252      	sxtb	r2, r2
 8008aca:	430a      	orrs	r2, r1
 8008acc:	b252      	sxtb	r2, r2
 8008ace:	b2d2      	uxtb	r2, r2
 8008ad0:	701a      	strb	r2, [r3, #0]
            ICConfig.PEC = PEC15Calc(ICConfig.data);
 8008ad2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ad4:	2106      	movs	r1, #6
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f000 fb38 	bl	800914c <_ZN7LTC68119PEC15CalcIhLj6EEEtRKSt5arrayIT_XT0_EEj>
 8008adc:	4603      	mov	r3, r0
 8008ade:	461a      	mov	r2, r3
 8008ae0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ae2:	80da      	strh	r2, [r3, #6]
        for (auto& ICConfig : slave_cfg_tx.ICDaisyChain) {
 8008ae4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ae6:	3308      	adds	r3, #8
 8008ae8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008aea:	e778      	b.n	80089de <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x256>
        break;
 8008aec:	bf00      	nop
 8008aee:	e002      	b.n	8008af6 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x36e>
        break;
 8008af0:	bf00      	nop
 8008af2:	e000      	b.n	8008af6 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus+0x36e>
        }
    }
    break;
 8008af4:	bf00      	nop
    }

    WriteConfigRegisterGroup();
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f7ff fc7f 	bl	80083fa <_ZN7LTC681124WriteConfigRegisterGroupEv>
    DWT_Delay(500);
 8008afc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008b00:	f7ff fa2a 	bl	8007f58 <_Z9DWT_Delaym>
    ReadConfigRegisterGroup(); // Could take this out and just read when we need the data to send over CAN or whatever
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f7ff fc69 	bl	80083dc <_ZN7LTC681123ReadConfigRegisterGroupEv>
}
 8008b0a:	bf00      	nop
 8008b0c:	3774      	adds	r7, #116	; 0x74
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd90      	pop	{r4, r7, pc}
 8008b12:	bf00      	nop
 8008b14:	aaaaaaab 	.word	0xaaaaaaab
 8008b18:	ba2e8ba3 	.word	0xba2e8ba3
 8008b1c:	38e38e39 	.word	0x38e38e39

08008b20 <_ZN7LTC681115StartConversionERKSt5arrayIhLj4EE>:


/* Start a conversion */
void LTC6811::StartConversion(const LTC6811Command& command) {
 8008b20:	b590      	push	{r4, r7, lr}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
    WakeFromIdle(); // It's possible all of these can be removed
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f7ff fc00 	bl	8008330 <_ZN7LTC681112WakeFromIdleEv>

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8008b30:	2200      	movs	r2, #0
 8008b32:	2120      	movs	r1, #32
 8008b34:	480d      	ldr	r0, [pc, #52]	; (8008b6c <_ZN7LTC681115StartConversionERKSt5arrayIhLj4EE+0x4c>)
 8008b36:	f7f9 f817 	bl	8001b68 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi, command.data(), kCommandLength, HAL_MAX_DELAY);        // Start cell voltage conversion.
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681c      	ldr	r4, [r3, #0]
 8008b3e:	6838      	ldr	r0, [r7, #0]
 8008b40:	f7ff fc75 	bl	800842e <_ZNKSt5arrayIhLj4EE4dataEv>
 8008b44:	4601      	mov	r1, r0
 8008b46:	f04f 33ff 	mov.w	r3, #4294967295
 8008b4a:	2204      	movs	r2, #4
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	f7fb f9d7 	bl	8003f00 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8008b52:	2201      	movs	r2, #1
 8008b54:	2120      	movs	r1, #32
 8008b56:	4805      	ldr	r0, [pc, #20]	; (8008b6c <_ZN7LTC681115StartConversionERKSt5arrayIhLj4EE+0x4c>)
 8008b58:	f7f9 f806 	bl	8001b68 <HAL_GPIO_WritePin>

    DWT_Delay(T_REFUP_MAX + T_CYCLE_FAST_MAX); // TODO we aren't in fast conversion mode??? Also these delays aren't in the Linduino library
 8008b5c:	f241 50d1 	movw	r0, #5585	; 0x15d1
 8008b60:	f7ff f9fa 	bl	8007f58 <_Z9DWT_Delaym>
}
 8008b64:	bf00      	nop
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd90      	pop	{r4, r7, pc}
 8008b6c:	40020000 	.word	0x40020000

08008b70 <_ZSt4moveIRSt5arrayIhLj4EEEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	370c      	adds	r7, #12
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b84:	4770      	bx	lr

08008b86 <_ZN20LTC6811RegisterGroupIhEC1EOSt5arrayIhLj4EE>:
template<typename T>
struct LTC6811RegisterGroup {
    /* This class bundles together the command to access some register group and data sent/received after that command */
    LTC6811Command const command;
    std::array<LTC6811Register<T>, kDaisyChainLength> ICDaisyChain;
    LTC6811RegisterGroup(LTC6811Command&& command) : command{ std::move(command) } {};
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b082      	sub	sp, #8
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
 8008b8e:	6039      	str	r1, [r7, #0]
 8008b90:	6838      	ldr	r0, [r7, #0]
 8008b92:	f7ff ffed 	bl	8008b70 <_ZSt4moveIRSt5arrayIhLj4EEEONSt16remove_referenceIT_E4typeEOS4_>
 8008b96:	4601      	mov	r1, r0
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	460b      	mov	r3, r1
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6013      	str	r3, [r2, #0]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3708      	adds	r7, #8
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <_ZN20LTC6811RegisterGroupItEC1EOSt5arrayIhLj4EE>:
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b082      	sub	sp, #8
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	6039      	str	r1, [r7, #0]
 8008bb6:	6838      	ldr	r0, [r7, #0]
 8008bb8:	f7ff ffda 	bl	8008b70 <_ZSt4moveIRSt5arrayIhLj4EEEONSt16remove_referenceIT_E4typeEOS4_>
 8008bbc:	4601      	mov	r1, r0
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	6013      	str	r3, [r2, #0]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3708      	adds	r7, #8
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}

08008bd2 <_ZN20LTC6811RegisterGroupIsEC1EOSt5arrayIhLj4EE>:
 8008bd2:	b580      	push	{r7, lr}
 8008bd4:	b082      	sub	sp, #8
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
 8008bda:	6039      	str	r1, [r7, #0]
 8008bdc:	6838      	ldr	r0, [r7, #0]
 8008bde:	f7ff ffc7 	bl	8008b70 <_ZSt4moveIRSt5arrayIhLj4EEEONSt16remove_referenceIT_E4typeEOS4_>
 8008be2:	4601      	mov	r1, r0
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	461a      	mov	r2, r3
 8008be8:	460b      	mov	r3, r1
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	6013      	str	r3, [r2, #0]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3708      	adds	r7, #8
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <_ZNSt5arrayIhLj4EEixEj>:
      operator[](size_type __n) noexcept
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6839      	ldr	r1, [r7, #0]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f000 fae7 	bl	80091da <_ZNSt14__array_traitsIhLj4EE6_S_refERA4_Khj>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3708      	adds	r7, #8
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
	...

08008c18 <_ZN7LTC68119PEC15CalcIhLj4EEEtRKSt5arrayIT_XT0_EEj>:
        0xa76f, 0x62f6, 0x69c4, 0xac5d, 0x7fa0, 0xba39, 0xb10b, 0x7492, 0x5368, 0x96f1, 0x9dc3, 0x585a, 0x8ba7, 0x4e3e, 0x450c, 0x8095
    };

    /* This has been tested against the original code and is working properly */
    template <typename T, size_t S>
    constexpr static uint16_t PEC15Calc(const std::array<T, S>& data, size_t size = S * sizeof(T)) {
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	6039      	str	r1, [r7, #0]
        uint16_t PEC{ 16 }, addr{ 0 };
 8008c22:	2310      	movs	r3, #16
 8008c24:	82fb      	strh	r3, [r7, #22]
 8008c26:	2300      	movs	r3, #0
 8008c28:	827b      	strh	r3, [r7, #18]
        auto serialized_data = reinterpret_cast<uint8_t const *>(data.data());
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f7ff fbff 	bl	800842e <_ZNKSt5arrayIhLj4EE4dataEv>
 8008c30:	60f8      	str	r0, [r7, #12]

        for (uint8_t i = 0; i < size; ++i) {
 8008c32:	2300      	movs	r3, #0
 8008c34:	757b      	strb	r3, [r7, #21]
 8008c36:	7d7b      	ldrb	r3, [r7, #21]
 8008c38:	683a      	ldr	r2, [r7, #0]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d91b      	bls.n	8008c76 <_ZN7LTC68119PEC15CalcIhLj4EEEtRKSt5arrayIT_XT0_EEj+0x5e>
            addr = (PEC >> 7 ^ serialized_data[i]) & 0xFF;
 8008c3e:	8afb      	ldrh	r3, [r7, #22]
 8008c40:	11db      	asrs	r3, r3, #7
 8008c42:	b21a      	sxth	r2, r3
 8008c44:	7d7b      	ldrb	r3, [r7, #21]
 8008c46:	68f9      	ldr	r1, [r7, #12]
 8008c48:	440b      	add	r3, r1
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	b21b      	sxth	r3, r3
 8008c4e:	4053      	eors	r3, r2
 8008c50:	b21b      	sxth	r3, r3
 8008c52:	b29b      	uxth	r3, r3
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	827b      	strh	r3, [r7, #18]
            PEC = PEC << 8 ^ crc15Table[addr];
 8008c58:	8afb      	ldrh	r3, [r7, #22]
 8008c5a:	021b      	lsls	r3, r3, #8
 8008c5c:	b21a      	sxth	r2, r3
 8008c5e:	8a7b      	ldrh	r3, [r7, #18]
 8008c60:	4908      	ldr	r1, [pc, #32]	; (8008c84 <_ZN7LTC68119PEC15CalcIhLj4EEEtRKSt5arrayIT_XT0_EEj+0x6c>)
 8008c62:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8008c66:	b21b      	sxth	r3, r3
 8008c68:	4053      	eors	r3, r2
 8008c6a:	b21b      	sxth	r3, r3
 8008c6c:	82fb      	strh	r3, [r7, #22]
        for (uint8_t i = 0; i < size; ++i) {
 8008c6e:	7d7b      	ldrb	r3, [r7, #21]
 8008c70:	3301      	adds	r3, #1
 8008c72:	757b      	strb	r3, [r7, #21]
 8008c74:	e7df      	b.n	8008c36 <_ZN7LTC68119PEC15CalcIhLj4EEEtRKSt5arrayIT_XT0_EEj+0x1e>
        }

        return PEC << 1; // From documentation: The final PEC is the 15-bit value in the PEC register with a 0 bit appended to its LSB.
 8008c76:	8afb      	ldrh	r3, [r7, #22]
 8008c78:	005b      	lsls	r3, r3, #1
 8008c7a:	b29b      	uxth	r3, r3
    }
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3718      	adds	r7, #24
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}
 8008c84:	0800c094 	.word	0x0800c094

08008c88 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE5beginEv>:
      begin() noexcept
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b082      	sub	sp, #8
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 f8c3 	bl	8008e1c <_ZNSt5arrayI15LTC6811RegisterIhELj12EE4dataEv>
 8008c96:	4603      	mov	r3, r0
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3708      	adds	r7, #8
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <_ZNKSt5arrayI15LTC6811RegisterIhELj12EE4sizeEv>:
      size() const noexcept { return _Nm; }
 8008ca0:	b480      	push	{r7}
 8008ca2:	b083      	sub	sp, #12
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	230c      	movs	r3, #12
 8008caa:	4618      	mov	r0, r3
 8008cac:	370c      	adds	r7, #12
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb4:	4770      	bx	lr

08008cb6 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE4fillERKS1_>:
      fill(const value_type& __u)
 8008cb6:	b590      	push	{r4, r7, lr}
 8008cb8:	b083      	sub	sp, #12
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
 8008cbe:	6039      	str	r1, [r7, #0]
      { std::fill_n(begin(), size(), __u); }
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f7ff ffe1 	bl	8008c88 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE5beginEv>
 8008cc6:	4604      	mov	r4, r0
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f7ff ffe9 	bl	8008ca0 <_ZNKSt5arrayI15LTC6811RegisterIhELj12EE4sizeEv>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	683a      	ldr	r2, [r7, #0]
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f000 fa8e 	bl	80091f6 <_ZSt6fill_nIP15LTC6811RegisterIhEjS1_ET_S3_T0_RKT1_>
 8008cda:	bf00      	nop
 8008cdc:	370c      	adds	r7, #12
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd90      	pop	{r4, r7, pc}

08008ce2 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EEixEj>:
      operator[](size_type __n) noexcept
 8008ce2:	b580      	push	{r7, lr}
 8008ce4:	b082      	sub	sp, #8
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
 8008cea:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6839      	ldr	r1, [r7, #0]
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f000 fa94 	bl	800921e <_ZNSt14__array_traitsI20LTC6811RegisterGroupItELj4EE6_S_refERA4_KS1_j>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3708      	adds	r7, #8
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <_ZNSt5arrayI15LTC6811RegisterItELj12EE5beginEv>:
      begin() noexcept
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b082      	sub	sp, #8
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 f805 	bl	8008d18 <_ZNSt5arrayI15LTC6811RegisterItELj12EE4dataEv>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	4618      	mov	r0, r3
 8008d12:	3708      	adds	r7, #8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <_ZNSt5arrayI15LTC6811RegisterItELj12EE4dataEv>:
      data() noexcept
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b082      	sub	sp, #8
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	4618      	mov	r0, r3
 8008d24:	f000 f805 	bl	8008d32 <_ZNSt14__array_traitsI15LTC6811RegisterItELj12EE6_S_ptrERA12_KS1_>
 8008d28:	4603      	mov	r3, r0
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3708      	adds	r7, #8
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}

08008d32 <_ZNSt14__array_traitsI15LTC6811RegisterItELj12EE6_S_ptrERA12_KS1_>:
      _S_ptr(const _Type& __t) noexcept
 8008d32:	b480      	push	{r7}
 8008d34:	b083      	sub	sp, #12
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	370c      	adds	r7, #12
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E>:
    bool ReadRegisterGroup(LTC6811RegisterGroup<T>& register_group) {
 8008d48:	b590      	push	{r4, r7, lr}
 8008d4a:	b089      	sub	sp, #36	; 0x24
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
        WakeFromIdle();
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f7ff faec 	bl	8008330 <_ZN7LTC681112WakeFromIdleEv>
        auto serialized_data = reinterpret_cast<uint8_t*>(register_group.ICDaisyChain.begin());
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	3304      	adds	r3, #4
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f7ff ffcf 	bl	8008d00 <_ZNSt5arrayI15LTC6811RegisterItELj12EE5beginEv>
 8008d62:	61b8      	str	r0, [r7, #24]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8008d64:	2200      	movs	r2, #0
 8008d66:	2120      	movs	r1, #32
 8008d68:	482b      	ldr	r0, [pc, #172]	; (8008e18 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0xd0>)
 8008d6a:	f7f8 fefd 	bl	8001b68 <HAL_GPIO_WritePin>
        auto result = HAL_SPI_Transmit(&hspi, register_group.command.data(), kCommandLength, HAL_MAX_DELAY);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681c      	ldr	r4, [r3, #0]
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7ff fb5a 	bl	800842e <_ZNKSt5arrayIhLj4EE4dataEv>
 8008d7a:	4601      	mov	r1, r0
 8008d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d80:	2204      	movs	r2, #4
 8008d82:	4620      	mov	r0, r4
 8008d84:	f7fb f8bc 	bl	8003f00 <HAL_SPI_Transmit>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	75fb      	strb	r3, [r7, #23]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	2120      	movs	r1, #32
 8008d90:	4821      	ldr	r0, [pc, #132]	; (8008e18 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0xd0>)
 8008d92:	f7f8 fee9 	bl	8001b68 <HAL_GPIO_WritePin>
        if (result == HAL_ERROR || HAL_SPI_Receive(&hspi, serialized_data, kBytesPerRegister * kDaisyChainLength, HAL_MAX_DELAY) == HAL_ERROR)
 8008d96:	7dfb      	ldrb	r3, [r7, #23]
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d00a      	beq.n	8008db2 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0x6a>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6818      	ldr	r0, [r3, #0]
 8008da0:	f04f 33ff 	mov.w	r3, #4294967295
 8008da4:	2260      	movs	r2, #96	; 0x60
 8008da6:	69b9      	ldr	r1, [r7, #24]
 8008da8:	f7fb f9de 	bl	8004168 <HAL_SPI_Receive>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d101      	bne.n	8008db6 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0x6e>
 8008db2:	2301      	movs	r3, #1
 8008db4:	e000      	b.n	8008db8 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0x70>
 8008db6:	2300      	movs	r3, #0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d001      	beq.n	8008dc0 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0x78>
            return 1; // SPI error
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	e026      	b.n	8008e0e <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0xc6>
            for (auto& IC : register_group.ICDaisyChain)
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	3304      	adds	r3, #4
 8008dc4:	613b      	str	r3, [r7, #16]
 8008dc6:	6938      	ldr	r0, [r7, #16]
 8008dc8:	f7ff ff9a 	bl	8008d00 <_ZNSt5arrayI15LTC6811RegisterItELj12EE5beginEv>
 8008dcc:	61f8      	str	r0, [r7, #28]
 8008dce:	6938      	ldr	r0, [r7, #16]
 8008dd0:	f000 fa36 	bl	8009240 <_ZNSt5arrayI15LTC6811RegisterItELj12EE3endEv>
 8008dd4:	60f8      	str	r0, [r7, #12]
 8008dd6:	69fa      	ldr	r2, [r7, #28]
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	429a      	cmp	r2, r3
 8008ddc:	d016      	beq.n	8008e0c <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0xc4>
 8008dde:	69fb      	ldr	r3, [r7, #28]
 8008de0:	60bb      	str	r3, [r7, #8]
                if (IC.PEC != PEC15Calc(IC.data))
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	88dc      	ldrh	r4, [r3, #6]
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	2106      	movs	r1, #6
 8008dea:	4618      	mov	r0, r3
 8008dec:	f000 fa4e 	bl	800928c <_ZN7LTC68119PEC15CalcItLj3EEEtRKSt5arrayIT_XT0_EEj>
 8008df0:	4603      	mov	r3, r0
 8008df2:	429c      	cmp	r4, r3
 8008df4:	bf14      	ite	ne
 8008df6:	2301      	movne	r3, #1
 8008df8:	2300      	moveq	r3, #0
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d001      	beq.n	8008e04 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0xbc>
                    return 1; // PEC error
 8008e00:	2301      	movs	r3, #1
 8008e02:	e004      	b.n	8008e0e <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0xc6>
            for (auto& IC : register_group.ICDaisyChain)
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	3308      	adds	r3, #8
 8008e08:	61fb      	str	r3, [r7, #28]
 8008e0a:	e7e4      	b.n	8008dd6 <_ZN7LTC681117ReadRegisterGroupItEEbR20LTC6811RegisterGroupIT_E+0x8e>
            return 0; // Success
 8008e0c:	2300      	movs	r3, #0
    }
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3724      	adds	r7, #36	; 0x24
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd90      	pop	{r4, r7, pc}
 8008e16:	bf00      	nop
 8008e18:	40020000 	.word	0x40020000

08008e1c <_ZNSt5arrayI15LTC6811RegisterIhELj12EE4dataEv>:
      data() noexcept
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	4618      	mov	r0, r3
 8008e28:	f000 f805 	bl	8008e36 <_ZNSt14__array_traitsI15LTC6811RegisterIhELj12EE6_S_ptrERA12_KS1_>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <_ZNSt14__array_traitsI15LTC6811RegisterIhELj12EE6_S_ptrERA12_KS1_>:
      _S_ptr(const _Type& __t) noexcept
 8008e36:	b480      	push	{r7}
 8008e38:	b083      	sub	sp, #12
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4618      	mov	r0, r3
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E>:
    bool ReadRegisterGroup(LTC6811RegisterGroup<T>& register_group) {
 8008e4c:	b590      	push	{r4, r7, lr}
 8008e4e:	b089      	sub	sp, #36	; 0x24
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
        WakeFromIdle();
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f7ff fa6a 	bl	8008330 <_ZN7LTC681112WakeFromIdleEv>
        auto serialized_data = reinterpret_cast<uint8_t*>(register_group.ICDaisyChain.begin());
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	3304      	adds	r3, #4
 8008e60:	4618      	mov	r0, r3
 8008e62:	f7ff ff11 	bl	8008c88 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE5beginEv>
 8008e66:	61b8      	str	r0, [r7, #24]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8008e68:	2200      	movs	r2, #0
 8008e6a:	2120      	movs	r1, #32
 8008e6c:	482b      	ldr	r0, [pc, #172]	; (8008f1c <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0xd0>)
 8008e6e:	f7f8 fe7b 	bl	8001b68 <HAL_GPIO_WritePin>
        auto result = HAL_SPI_Transmit(&hspi, register_group.command.data(), kCommandLength, HAL_MAX_DELAY);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681c      	ldr	r4, [r3, #0]
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	4618      	mov	r0, r3
 8008e7a:	f7ff fad8 	bl	800842e <_ZNKSt5arrayIhLj4EE4dataEv>
 8008e7e:	4601      	mov	r1, r0
 8008e80:	f04f 33ff 	mov.w	r3, #4294967295
 8008e84:	2204      	movs	r2, #4
 8008e86:	4620      	mov	r0, r4
 8008e88:	f7fb f83a 	bl	8003f00 <HAL_SPI_Transmit>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	75fb      	strb	r3, [r7, #23]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8008e90:	2200      	movs	r2, #0
 8008e92:	2120      	movs	r1, #32
 8008e94:	4821      	ldr	r0, [pc, #132]	; (8008f1c <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0xd0>)
 8008e96:	f7f8 fe67 	bl	8001b68 <HAL_GPIO_WritePin>
        if (result == HAL_ERROR || HAL_SPI_Receive(&hspi, serialized_data, kBytesPerRegister * kDaisyChainLength, HAL_MAX_DELAY) == HAL_ERROR)
 8008e9a:	7dfb      	ldrb	r3, [r7, #23]
 8008e9c:	2b01      	cmp	r3, #1
 8008e9e:	d00a      	beq.n	8008eb6 <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0x6a>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6818      	ldr	r0, [r3, #0]
 8008ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ea8:	2260      	movs	r2, #96	; 0x60
 8008eaa:	69b9      	ldr	r1, [r7, #24]
 8008eac:	f7fb f95c 	bl	8004168 <HAL_SPI_Receive>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d101      	bne.n	8008eba <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0x6e>
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e000      	b.n	8008ebc <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0x70>
 8008eba:	2300      	movs	r3, #0
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d001      	beq.n	8008ec4 <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0x78>
            return 1; // SPI error
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	e026      	b.n	8008f12 <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0xc6>
            for (auto& IC : register_group.ICDaisyChain)
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	3304      	adds	r3, #4
 8008ec8:	613b      	str	r3, [r7, #16]
 8008eca:	6938      	ldr	r0, [r7, #16]
 8008ecc:	f7ff fedc 	bl	8008c88 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE5beginEv>
 8008ed0:	61f8      	str	r0, [r7, #28]
 8008ed2:	6938      	ldr	r0, [r7, #16]
 8008ed4:	f000 f8f6 	bl	80090c4 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE3endEv>
 8008ed8:	60f8      	str	r0, [r7, #12]
 8008eda:	69fa      	ldr	r2, [r7, #28]
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d016      	beq.n	8008f10 <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0xc4>
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	60bb      	str	r3, [r7, #8]
                if (IC.PEC != PEC15Calc(IC.data))
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	88dc      	ldrh	r4, [r3, #6]
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	2106      	movs	r1, #6
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f000 f92c 	bl	800914c <_ZN7LTC68119PEC15CalcIhLj6EEEtRKSt5arrayIT_XT0_EEj>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	429c      	cmp	r4, r3
 8008ef8:	bf14      	ite	ne
 8008efa:	2301      	movne	r3, #1
 8008efc:	2300      	moveq	r3, #0
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d001      	beq.n	8008f08 <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0xbc>
                    return 1; // PEC error
 8008f04:	2301      	movs	r3, #1
 8008f06:	e004      	b.n	8008f12 <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0xc6>
            for (auto& IC : register_group.ICDaisyChain)
 8008f08:	69fb      	ldr	r3, [r7, #28]
 8008f0a:	3308      	adds	r3, #8
 8008f0c:	61fb      	str	r3, [r7, #28]
 8008f0e:	e7e4      	b.n	8008eda <_ZN7LTC681117ReadRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0x8e>
            return 0; // Success
 8008f10:	2300      	movs	r3, #0
    }
 8008f12:	4618      	mov	r0, r3
 8008f14:	3724      	adds	r7, #36	; 0x24
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd90      	pop	{r4, r7, pc}
 8008f1a:	bf00      	nop
 8008f1c:	40020000 	.word	0x40020000

08008f20 <_ZN7LTC681118WriteRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E>:
    bool WriteRegisterGroup(LTC6811RegisterGroup<T>& register_group) {
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	6039      	str	r1, [r7, #0]
        WakeFromIdle();
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f7ff fa00 	bl	8008330 <_ZN7LTC681112WakeFromIdleEv>
        auto serialized_data = reinterpret_cast<uint8_t*>(&register_group);
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	60fb      	str	r3, [r7, #12]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8008f34:	2200      	movs	r2, #0
 8008f36:	2120      	movs	r1, #32
 8008f38:	480d      	ldr	r0, [pc, #52]	; (8008f70 <_ZN7LTC681118WriteRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0x50>)
 8008f3a:	f7f8 fe15 	bl	8001b68 <HAL_GPIO_WritePin>
        auto result = HAL_SPI_Transmit(&hspi, serialized_data, sizeof(register_group), HAL_MAX_DELAY);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6818      	ldr	r0, [r3, #0]
 8008f42:	f04f 33ff 	mov.w	r3, #4294967295
 8008f46:	2264      	movs	r2, #100	; 0x64
 8008f48:	68f9      	ldr	r1, [r7, #12]
 8008f4a:	f7fa ffd9 	bl	8003f00 <HAL_SPI_Transmit>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	72fb      	strb	r3, [r7, #11]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8008f52:	2201      	movs	r2, #1
 8008f54:	2120      	movs	r1, #32
 8008f56:	4806      	ldr	r0, [pc, #24]	; (8008f70 <_ZN7LTC681118WriteRegisterGroupIhEEbR20LTC6811RegisterGroupIT_E+0x50>)
 8008f58:	f7f8 fe06 	bl	8001b68 <HAL_GPIO_WritePin>
        return result;
 8008f5c:	7afb      	ldrb	r3, [r7, #11]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	bf14      	ite	ne
 8008f62:	2301      	movne	r3, #1
 8008f64:	2300      	moveq	r3, #0
 8008f66:	b2db      	uxtb	r3, r3
    }
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}
 8008f70:	40020000 	.word	0x40020000

08008f74 <_ZNSt8optionalI20LTC6811VoltageStatusEC1ESt9nullopt_t>:
    public:
      using value_type = _Tp;

      constexpr optional() = default;

      constexpr optional(nullopt_t) noexcept
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b082      	sub	sp, #8
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	7039      	strb	r1, [r7, #0]
	: _Base(nullopt) { }
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4611      	mov	r1, r2
 8008f82:	4618      	mov	r0, r3
 8008f84:	f000 f9c8 	bl	8009318 <_ZNSt14_Optional_baseI20LTC6811VoltageStatusEC1ESt9nullopt_t>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3708      	adds	r7, #8
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE5beginEv>:
      begin() noexcept
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b082      	sub	sp, #8
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f000 f9ca 	bl	8009334 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE4dataEv>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3708      	adds	r7, #8
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}

08008faa <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE3endEv>:
      end() noexcept
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b082      	sub	sp, #8
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 f9be 	bl	8009334 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE4dataEv>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3708      	adds	r7, #8
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}

08008fc6 <_ZNKSt5arrayI15LTC6811RegisterItELj12EE5beginEv>:
      begin() const noexcept
 8008fc6:	b580      	push	{r7, lr}
 8008fc8:	b082      	sub	sp, #8
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
      { return const_iterator(data()); }
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f000 f9bd 	bl	800934e <_ZNKSt5arrayI15LTC6811RegisterItELj12EE4dataEv>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3708      	adds	r7, #8
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}

08008fde <_ZNKSt5arrayI15LTC6811RegisterItELj12EE3endEv>:
      end() const noexcept
 8008fde:	b580      	push	{r7, lr}
 8008fe0:	b082      	sub	sp, #8
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
      { return const_iterator(data() + _Nm); }
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 f9b1 	bl	800934e <_ZNKSt5arrayI15LTC6811RegisterItELj12EE4dataEv>
 8008fec:	4603      	mov	r3, r0
 8008fee:	3360      	adds	r3, #96	; 0x60
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3708      	adds	r7, #8
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <_ZNKSt5arrayItLj3EE5beginEv>:
      begin() const noexcept
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
      { return const_iterator(data()); }
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 f935 	bl	8009270 <_ZNKSt5arrayItLj3EE4dataEv>
 8009006:	4603      	mov	r3, r0
 8009008:	4618      	mov	r0, r3
 800900a:	3708      	adds	r7, #8
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <_ZNKSt5arrayItLj3EE3endEv>:
      end() const noexcept
 8009010:	b580      	push	{r7, lr}
 8009012:	b082      	sub	sp, #8
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
      { return const_iterator(data() + _Nm); }
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 f929 	bl	8009270 <_ZNKSt5arrayItLj3EE4dataEv>
 800901e:	4603      	mov	r3, r0
 8009020:	3306      	adds	r3, #6
 8009022:	4618      	mov	r0, r3
 8009024:	3708      	adds	r7, #8
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}

0800902a <_ZSt7forwardIR20LTC6811VoltageStatusEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800902a:	b480      	push	{r7}
 800902c:	b083      	sub	sp, #12
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	4618      	mov	r0, r3
 8009036:	370c      	adds	r7, #12
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <_ZNSt8optionalI20LTC6811VoltageStatusEC1IRS0_Lb1EEEOT_>:
			      __not_<is_same<optional<_Tp>, decay_t<_Up>>>,
			      __not_<is_same<in_place_t, decay_t<_Up>>>,
			      is_constructible<_Tp, _Up&&>,
			      is_convertible<_Up&&, _Tp>
			      >::value, bool> = true>
      constexpr optional(_Up&& __t)
 8009040:	b5b0      	push	{r4, r5, r7, lr}
 8009042:	b082      	sub	sp, #8
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
 8009048:	6039      	str	r1, [r7, #0]
        : _Base(std::in_place, std::forward<_Up>(__t)) { }
 800904a:	687c      	ldr	r4, [r7, #4]
 800904c:	6838      	ldr	r0, [r7, #0]
 800904e:	f7ff ffec 	bl	800902a <_ZSt7forwardIR20LTC6811VoltageStatusEOT_RNSt16remove_referenceIS2_E4typeE>
 8009052:	4603      	mov	r3, r0
 8009054:	461a      	mov	r2, r3
 8009056:	4629      	mov	r1, r5
 8009058:	4620      	mov	r0, r4
 800905a:	f000 f99e 	bl	800939a <_ZNSt14_Optional_baseI20LTC6811VoltageStatusEC1IJRS0_ELb0EEESt10in_place_tDpOT_>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4618      	mov	r0, r3
 8009062:	3708      	adds	r7, #8
 8009064:	46bd      	mov	sp, r7
 8009066:	bdb0      	pop	{r4, r5, r7, pc}

08009068 <_ZNSt8optionalI17LTC6811TempStatusEC1ESt9nullopt_t>:
      constexpr optional(nullopt_t) noexcept
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	7039      	strb	r1, [r7, #0]
	: _Base(nullopt) { }
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4611      	mov	r1, r2
 8009076:	4618      	mov	r0, r3
 8009078:	f000 f9b2 	bl	80093e0 <_ZNSt14_Optional_baseI17LTC6811TempStatusEC1ESt9nullopt_t>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	4618      	mov	r0, r3
 8009080:	3708      	adds	r7, #8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <_ZSt7forwardIR17LTC6811TempStatusEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8009086:	b480      	push	{r7}
 8009088:	b083      	sub	sp, #12
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	4618      	mov	r0, r3
 8009092:	370c      	adds	r7, #12
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr

0800909c <_ZNSt8optionalI17LTC6811TempStatusEC1IRS0_Lb1EEEOT_>:
      constexpr optional(_Up&& __t)
 800909c:	b5b0      	push	{r4, r5, r7, lr}
 800909e:	b082      	sub	sp, #8
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	6039      	str	r1, [r7, #0]
        : _Base(std::in_place, std::forward<_Up>(__t)) { }
 80090a6:	687c      	ldr	r4, [r7, #4]
 80090a8:	6838      	ldr	r0, [r7, #0]
 80090aa:	f7ff ffec 	bl	8009086 <_ZSt7forwardIR17LTC6811TempStatusEOT_RNSt16remove_referenceIS2_E4typeE>
 80090ae:	4603      	mov	r3, r0
 80090b0:	461a      	mov	r2, r3
 80090b2:	4629      	mov	r1, r5
 80090b4:	4620      	mov	r0, r4
 80090b6:	f000 f9b9 	bl	800942c <_ZNSt14_Optional_baseI17LTC6811TempStatusEC1IJRS0_ELb0EEESt10in_place_tDpOT_>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	4618      	mov	r0, r3
 80090be:	3708      	adds	r7, #8
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bdb0      	pop	{r4, r5, r7, pc}

080090c4 <_ZNSt5arrayI15LTC6811RegisterIhELj12EE3endEv>:
      end() noexcept
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b082      	sub	sp, #8
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f7ff fea5 	bl	8008e1c <_ZNSt5arrayI15LTC6811RegisterIhELj12EE4dataEv>
 80090d2:	4603      	mov	r3, r0
 80090d4:	3360      	adds	r3, #96	; 0x60
 80090d6:	4618      	mov	r0, r3
 80090d8:	3708      	adds	r7, #8
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}

080090de <_ZNKSt5arrayI15LTC6811RegisterItELj12EEixEj>:
      operator[](size_type __n) const noexcept
 80090de:	b580      	push	{r7, lr}
 80090e0:	b082      	sub	sp, #8
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
 80090e6:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	6839      	ldr	r1, [r7, #0]
 80090ec:	4618      	mov	r0, r3
 80090ee:	f000 f9b2 	bl	8009456 <_ZNSt14__array_traitsI15LTC6811RegisterItELj12EE6_S_refERA12_KS1_j>
 80090f2:	4603      	mov	r3, r0
 80090f4:	4618      	mov	r0, r3
 80090f6:	3708      	adds	r7, #8
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}

080090fc <_ZNSt5arrayIhLj6EEixEj>:
      operator[](size_type __n) noexcept
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6839      	ldr	r1, [r7, #0]
 800910a:	4618      	mov	r0, r3
 800910c:	f000 f9b2 	bl	8009474 <_ZNSt14__array_traitsIhLj6EE6_S_refERA6_Khj>
 8009110:	4603      	mov	r3, r0
 8009112:	4618      	mov	r0, r3
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <_ZNSt14__array_traitsIhLj6EE6_S_ptrERA6_Kh>:
      _S_ptr(const _Type& __t) noexcept
 800911a:	b480      	push	{r7}
 800911c:	b083      	sub	sp, #12
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	4618      	mov	r0, r3
 8009126:	370c      	adds	r7, #12
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr

08009130 <_ZNKSt5arrayIhLj6EE4dataEv>:
      data() const noexcept
 8009130:	b580      	push	{r7, lr}
 8009132:	b082      	sub	sp, #8
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4618      	mov	r0, r3
 800913c:	f7ff ffed 	bl	800911a <_ZNSt14__array_traitsIhLj6EE6_S_ptrERA6_Kh>
 8009140:	4603      	mov	r3, r0
 8009142:	4618      	mov	r0, r3
 8009144:	3708      	adds	r7, #8
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
	...

0800914c <_ZN7LTC68119PEC15CalcIhLj6EEEtRKSt5arrayIT_XT0_EEj>:
    constexpr static uint16_t PEC15Calc(const std::array<T, S>& data, size_t size = S * sizeof(T)) {
 800914c:	b580      	push	{r7, lr}
 800914e:	b086      	sub	sp, #24
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
        uint16_t PEC{ 16 }, addr{ 0 };
 8009156:	2310      	movs	r3, #16
 8009158:	82fb      	strh	r3, [r7, #22]
 800915a:	2300      	movs	r3, #0
 800915c:	827b      	strh	r3, [r7, #18]
        auto serialized_data = reinterpret_cast<uint8_t const *>(data.data());
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f7ff ffe6 	bl	8009130 <_ZNKSt5arrayIhLj6EE4dataEv>
 8009164:	60f8      	str	r0, [r7, #12]
        for (uint8_t i = 0; i < size; ++i) {
 8009166:	2300      	movs	r3, #0
 8009168:	757b      	strb	r3, [r7, #21]
 800916a:	7d7b      	ldrb	r3, [r7, #21]
 800916c:	683a      	ldr	r2, [r7, #0]
 800916e:	429a      	cmp	r2, r3
 8009170:	d91b      	bls.n	80091aa <_ZN7LTC68119PEC15CalcIhLj6EEEtRKSt5arrayIT_XT0_EEj+0x5e>
            addr = (PEC >> 7 ^ serialized_data[i]) & 0xFF;
 8009172:	8afb      	ldrh	r3, [r7, #22]
 8009174:	11db      	asrs	r3, r3, #7
 8009176:	b21a      	sxth	r2, r3
 8009178:	7d7b      	ldrb	r3, [r7, #21]
 800917a:	68f9      	ldr	r1, [r7, #12]
 800917c:	440b      	add	r3, r1
 800917e:	781b      	ldrb	r3, [r3, #0]
 8009180:	b21b      	sxth	r3, r3
 8009182:	4053      	eors	r3, r2
 8009184:	b21b      	sxth	r3, r3
 8009186:	b29b      	uxth	r3, r3
 8009188:	b2db      	uxtb	r3, r3
 800918a:	827b      	strh	r3, [r7, #18]
            PEC = PEC << 8 ^ crc15Table[addr];
 800918c:	8afb      	ldrh	r3, [r7, #22]
 800918e:	021b      	lsls	r3, r3, #8
 8009190:	b21a      	sxth	r2, r3
 8009192:	8a7b      	ldrh	r3, [r7, #18]
 8009194:	4908      	ldr	r1, [pc, #32]	; (80091b8 <_ZN7LTC68119PEC15CalcIhLj6EEEtRKSt5arrayIT_XT0_EEj+0x6c>)
 8009196:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800919a:	b21b      	sxth	r3, r3
 800919c:	4053      	eors	r3, r2
 800919e:	b21b      	sxth	r3, r3
 80091a0:	82fb      	strh	r3, [r7, #22]
        for (uint8_t i = 0; i < size; ++i) {
 80091a2:	7d7b      	ldrb	r3, [r7, #21]
 80091a4:	3301      	adds	r3, #1
 80091a6:	757b      	strb	r3, [r7, #21]
 80091a8:	e7df      	b.n	800916a <_ZN7LTC68119PEC15CalcIhLj6EEEtRKSt5arrayIT_XT0_EEj+0x1e>
        return PEC << 1; // From documentation: The final PEC is the 15-bit value in the PEC register with a 0 bit appended to its LSB.
 80091aa:	8afb      	ldrh	r3, [r7, #22]
 80091ac:	005b      	lsls	r3, r3, #1
 80091ae:	b29b      	uxth	r3, r3
    }
 80091b0:	4618      	mov	r0, r3
 80091b2:	3718      	adds	r7, #24
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	0800c094 	.word	0x0800c094

080091bc <_ZNSt5arrayI15LTC6811RegisterIhELj12EEixEj>:
      operator[](size_type __n) noexcept
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6839      	ldr	r1, [r7, #0]
 80091ca:	4618      	mov	r0, r3
 80091cc:	f000 f960 	bl	8009490 <_ZNSt14__array_traitsI15LTC6811RegisterIhELj12EE6_S_refERA12_KS1_j>
 80091d0:	4603      	mov	r3, r0
 80091d2:	4618      	mov	r0, r3
 80091d4:	3708      	adds	r7, #8
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <_ZNSt14__array_traitsIhLj4EE6_S_refERA4_Khj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 80091da:	b480      	push	{r7}
 80091dc:	b083      	sub	sp, #12
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
 80091e2:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	4413      	add	r3, r2
 80091ea:	4618      	mov	r0, r3
 80091ec:	370c      	adds	r7, #12
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr

080091f6 <_ZSt6fill_nIP15LTC6811RegisterIhEjS1_ET_S3_T0_RKT1_>:
   *  _GLIBCXX_RESOLVE_LIB_DEFECTS
   *  DR 865. More algorithms that throw away information
  */
  template<typename _OI, typename _Size, typename _Tp>
    inline _OI
    fill_n(_OI __first, _Size __n, const _Tp& __value)
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b084      	sub	sp, #16
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	60f8      	str	r0, [r7, #12]
 80091fe:	60b9      	str	r1, [r7, #8]
 8009200:	607a      	str	r2, [r7, #4]
    {
      // concept requirements
      __glibcxx_function_requires(_OutputIteratorConcept<_OI, _Tp>)

      return _OI(std::__fill_n_a(std::__niter_base(__first), __n, __value));
 8009202:	68f8      	ldr	r0, [r7, #12]
 8009204:	f000 f953 	bl	80094ae <_ZSt12__niter_baseIP15LTC6811RegisterIhEET_S3_>
 8009208:	4603      	mov	r3, r0
 800920a:	687a      	ldr	r2, [r7, #4]
 800920c:	68b9      	ldr	r1, [r7, #8]
 800920e:	4618      	mov	r0, r3
 8009210:	f000 f958 	bl	80094c4 <_ZSt10__fill_n_aIP15LTC6811RegisterIhEjS1_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES8_T0_RKS6_>
 8009214:	4603      	mov	r3, r0
    }
 8009216:	4618      	mov	r0, r3
 8009218:	3710      	adds	r7, #16
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}

0800921e <_ZNSt14__array_traitsI20LTC6811RegisterGroupItELj4EE6_S_refERA4_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 800921e:	b480      	push	{r7}
 8009220:	b083      	sub	sp, #12
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
 8009226:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	2264      	movs	r2, #100	; 0x64
 800922c:	fb02 f303 	mul.w	r3, r2, r3
 8009230:	687a      	ldr	r2, [r7, #4]
 8009232:	4413      	add	r3, r2
 8009234:	4618      	mov	r0, r3
 8009236:	370c      	adds	r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr

08009240 <_ZNSt5arrayI15LTC6811RegisterItELj12EE3endEv>:
      end() noexcept
 8009240:	b580      	push	{r7, lr}
 8009242:	b082      	sub	sp, #8
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f7ff fd65 	bl	8008d18 <_ZNSt5arrayI15LTC6811RegisterItELj12EE4dataEv>
 800924e:	4603      	mov	r3, r0
 8009250:	3360      	adds	r3, #96	; 0x60
 8009252:	4618      	mov	r0, r3
 8009254:	3708      	adds	r7, #8
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <_ZNSt14__array_traitsItLj3EE6_S_ptrERA3_Kt>:
      _S_ptr(const _Type& __t) noexcept
 800925a:	b480      	push	{r7}
 800925c:	b083      	sub	sp, #12
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	4618      	mov	r0, r3
 8009266:	370c      	adds	r7, #12
 8009268:	46bd      	mov	sp, r7
 800926a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926e:	4770      	bx	lr

08009270 <_ZNKSt5arrayItLj3EE4dataEv>:
      data() const noexcept
 8009270:	b580      	push	{r7, lr}
 8009272:	b082      	sub	sp, #8
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	4618      	mov	r0, r3
 800927c:	f7ff ffed 	bl	800925a <_ZNSt14__array_traitsItLj3EE6_S_ptrERA3_Kt>
 8009280:	4603      	mov	r3, r0
 8009282:	4618      	mov	r0, r3
 8009284:	3708      	adds	r7, #8
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
	...

0800928c <_ZN7LTC68119PEC15CalcItLj3EEEtRKSt5arrayIT_XT0_EEj>:
    constexpr static uint16_t PEC15Calc(const std::array<T, S>& data, size_t size = S * sizeof(T)) {
 800928c:	b580      	push	{r7, lr}
 800928e:	b086      	sub	sp, #24
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
 8009294:	6039      	str	r1, [r7, #0]
        uint16_t PEC{ 16 }, addr{ 0 };
 8009296:	2310      	movs	r3, #16
 8009298:	82fb      	strh	r3, [r7, #22]
 800929a:	2300      	movs	r3, #0
 800929c:	827b      	strh	r3, [r7, #18]
        auto serialized_data = reinterpret_cast<uint8_t const *>(data.data());
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f7ff ffe6 	bl	8009270 <_ZNKSt5arrayItLj3EE4dataEv>
 80092a4:	60f8      	str	r0, [r7, #12]
        for (uint8_t i = 0; i < size; ++i) {
 80092a6:	2300      	movs	r3, #0
 80092a8:	757b      	strb	r3, [r7, #21]
 80092aa:	7d7b      	ldrb	r3, [r7, #21]
 80092ac:	683a      	ldr	r2, [r7, #0]
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d91b      	bls.n	80092ea <_ZN7LTC68119PEC15CalcItLj3EEEtRKSt5arrayIT_XT0_EEj+0x5e>
            addr = (PEC >> 7 ^ serialized_data[i]) & 0xFF;
 80092b2:	8afb      	ldrh	r3, [r7, #22]
 80092b4:	11db      	asrs	r3, r3, #7
 80092b6:	b21a      	sxth	r2, r3
 80092b8:	7d7b      	ldrb	r3, [r7, #21]
 80092ba:	68f9      	ldr	r1, [r7, #12]
 80092bc:	440b      	add	r3, r1
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	b21b      	sxth	r3, r3
 80092c2:	4053      	eors	r3, r2
 80092c4:	b21b      	sxth	r3, r3
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	827b      	strh	r3, [r7, #18]
            PEC = PEC << 8 ^ crc15Table[addr];
 80092cc:	8afb      	ldrh	r3, [r7, #22]
 80092ce:	021b      	lsls	r3, r3, #8
 80092d0:	b21a      	sxth	r2, r3
 80092d2:	8a7b      	ldrh	r3, [r7, #18]
 80092d4:	4908      	ldr	r1, [pc, #32]	; (80092f8 <_ZN7LTC68119PEC15CalcItLj3EEEtRKSt5arrayIT_XT0_EEj+0x6c>)
 80092d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80092da:	b21b      	sxth	r3, r3
 80092dc:	4053      	eors	r3, r2
 80092de:	b21b      	sxth	r3, r3
 80092e0:	82fb      	strh	r3, [r7, #22]
        for (uint8_t i = 0; i < size; ++i) {
 80092e2:	7d7b      	ldrb	r3, [r7, #21]
 80092e4:	3301      	adds	r3, #1
 80092e6:	757b      	strb	r3, [r7, #21]
 80092e8:	e7df      	b.n	80092aa <_ZN7LTC68119PEC15CalcItLj3EEEtRKSt5arrayIT_XT0_EEj+0x1e>
        return PEC << 1; // From documentation: The final PEC is the 15-bit value in the PEC register with a 0 bit appended to its LSB.
 80092ea:	8afb      	ldrh	r3, [r7, #22]
 80092ec:	005b      	lsls	r3, r3, #1
 80092ee:	b29b      	uxth	r3, r3
    }
 80092f0:	4618      	mov	r0, r3
 80092f2:	3718      	adds	r7, #24
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	0800c094 	.word	0x0800c094

080092fc <_ZNSt17_Optional_payloadI20LTC6811VoltageStatusLb1ELb1EEC1Ev>:
      constexpr _Optional_payload()
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
	: _M_empty() {}
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	751a      	strb	r2, [r3, #20]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	4618      	mov	r0, r3
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <_ZNSt14_Optional_baseI20LTC6811VoltageStatusEC1ESt9nullopt_t>:
      constexpr _Optional_base(nullopt_t) noexcept
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	7039      	strb	r1, [r7, #0]
      { }
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	4618      	mov	r0, r3
 8009326:	f7ff ffe9 	bl	80092fc <_ZNSt17_Optional_payloadI20LTC6811VoltageStatusLb1ELb1EEC1Ev>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	4618      	mov	r0, r3
 800932e:	3708      	adds	r7, #8
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <_ZNSt5arrayI20LTC6811RegisterGroupItELj4EE4dataEv>:
      data() noexcept
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	4618      	mov	r0, r3
 8009340:	f000 f8df 	bl	8009502 <_ZNSt14__array_traitsI20LTC6811RegisterGroupItELj4EE6_S_ptrERA4_KS1_>
 8009344:	4603      	mov	r3, r0
 8009346:	4618      	mov	r0, r3
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <_ZNKSt5arrayI15LTC6811RegisterItELj12EE4dataEv>:
      data() const noexcept
 800934e:	b580      	push	{r7, lr}
 8009350:	b082      	sub	sp, #8
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	4618      	mov	r0, r3
 800935a:	f7ff fcea 	bl	8008d32 <_ZNSt14__array_traitsI15LTC6811RegisterItELj12EE6_S_ptrERA12_KS1_>
 800935e:	4603      	mov	r3, r0
 8009360:	4618      	mov	r0, r3
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <_ZNSt17_Optional_payloadI20LTC6811VoltageStatusLb1ELb1EEC1IJRS0_EEESt10in_place_tDpOT_>:
      constexpr _Optional_payload(in_place_t, _Args&&... __args)
 8009368:	b5b0      	push	{r4, r5, r7, lr}
 800936a:	b084      	sub	sp, #16
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	7239      	strb	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]
	: _M_payload(std::forward<_Args>(__args)...),
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f7ff fe58 	bl	800902a <_ZSt7forwardIR20LTC6811VoltageStatusEOT_RNSt16remove_referenceIS2_E4typeE>
 800937a:	4602      	mov	r2, r0
	  _M_engaged(true)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	461c      	mov	r4, r3
 8009380:	4615      	mov	r5, r2
 8009382:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009384:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009386:	682b      	ldr	r3, [r5, #0]
 8009388:	6023      	str	r3, [r4, #0]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2201      	movs	r2, #1
 800938e:	751a      	strb	r2, [r3, #20]
      {}
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	4618      	mov	r0, r3
 8009394:	3710      	adds	r7, #16
 8009396:	46bd      	mov	sp, r7
 8009398:	bdb0      	pop	{r4, r5, r7, pc}

0800939a <_ZNSt14_Optional_baseI20LTC6811VoltageStatusEC1IJRS0_ELb0EEESt10in_place_tDpOT_>:
        constexpr explicit _Optional_base(in_place_t, _Args&&... __args)
 800939a:	b5b0      	push	{r4, r5, r7, lr}
 800939c:	b084      	sub	sp, #16
 800939e:	af00      	add	r7, sp, #0
 80093a0:	60f8      	str	r0, [r7, #12]
 80093a2:	7239      	strb	r1, [r7, #8]
 80093a4:	607a      	str	r2, [r7, #4]
		     std::forward<_Args>(__args)...) { }
 80093a6:	68fc      	ldr	r4, [r7, #12]
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f7ff fe3e 	bl	800902a <_ZSt7forwardIR20LTC6811VoltageStatusEOT_RNSt16remove_referenceIS2_E4typeE>
 80093ae:	4603      	mov	r3, r0
 80093b0:	461a      	mov	r2, r3
 80093b2:	4629      	mov	r1, r5
 80093b4:	4620      	mov	r0, r4
 80093b6:	f7ff ffd7 	bl	8009368 <_ZNSt17_Optional_payloadI20LTC6811VoltageStatusLb1ELb1EEC1IJRS0_EEESt10in_place_tDpOT_>
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	4618      	mov	r0, r3
 80093be:	3710      	adds	r7, #16
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bdb0      	pop	{r4, r5, r7, pc}

080093c4 <_ZNSt17_Optional_payloadI17LTC6811TempStatusLb1ELb1EEC1Ev>:
      constexpr _Optional_payload()
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
	: _M_empty() {}
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	741a      	strb	r2, [r3, #16]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4618      	mov	r0, r3
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <_ZNSt14_Optional_baseI17LTC6811TempStatusEC1ESt9nullopt_t>:
      constexpr _Optional_base(nullopt_t) noexcept
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	7039      	strb	r1, [r7, #0]
      { }
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4618      	mov	r0, r3
 80093ee:	f7ff ffe9 	bl	80093c4 <_ZNSt17_Optional_payloadI17LTC6811TempStatusLb1ELb1EEC1Ev>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4618      	mov	r0, r3
 80093f6:	3708      	adds	r7, #8
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <_ZNSt17_Optional_payloadI17LTC6811TempStatusLb1ELb1EEC1IJRS0_EEESt10in_place_tDpOT_>:
      constexpr _Optional_payload(in_place_t, _Args&&... __args)
 80093fc:	b590      	push	{r4, r7, lr}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
 8009402:	60f8      	str	r0, [r7, #12]
 8009404:	7239      	strb	r1, [r7, #8]
 8009406:	607a      	str	r2, [r7, #4]
	: _M_payload(std::forward<_Args>(__args)...),
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f7ff fe3c 	bl	8009086 <_ZSt7forwardIR17LTC6811TempStatusEOT_RNSt16remove_referenceIS2_E4typeE>
 800940e:	4602      	mov	r2, r0
	  _M_engaged(true)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	461c      	mov	r4, r3
 8009414:	4613      	mov	r3, r2
 8009416:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009418:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2201      	movs	r2, #1
 8009420:	741a      	strb	r2, [r3, #16]
      {}
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	4618      	mov	r0, r3
 8009426:	3714      	adds	r7, #20
 8009428:	46bd      	mov	sp, r7
 800942a:	bd90      	pop	{r4, r7, pc}

0800942c <_ZNSt14_Optional_baseI17LTC6811TempStatusEC1IJRS0_ELb0EEESt10in_place_tDpOT_>:
        constexpr explicit _Optional_base(in_place_t, _Args&&... __args)
 800942c:	b5b0      	push	{r4, r5, r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	7239      	strb	r1, [r7, #8]
 8009436:	607a      	str	r2, [r7, #4]
		     std::forward<_Args>(__args)...) { }
 8009438:	68fc      	ldr	r4, [r7, #12]
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f7ff fe23 	bl	8009086 <_ZSt7forwardIR17LTC6811TempStatusEOT_RNSt16remove_referenceIS2_E4typeE>
 8009440:	4603      	mov	r3, r0
 8009442:	461a      	mov	r2, r3
 8009444:	4629      	mov	r1, r5
 8009446:	4620      	mov	r0, r4
 8009448:	f7ff ffd8 	bl	80093fc <_ZNSt17_Optional_payloadI17LTC6811TempStatusLb1ELb1EEC1IJRS0_EEESt10in_place_tDpOT_>
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	4618      	mov	r0, r3
 8009450:	3710      	adds	r7, #16
 8009452:	46bd      	mov	sp, r7
 8009454:	bdb0      	pop	{r4, r5, r7, pc}

08009456 <_ZNSt14__array_traitsI15LTC6811RegisterItELj12EE6_S_refERA12_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8009456:	b480      	push	{r7}
 8009458:	b083      	sub	sp, #12
 800945a:	af00      	add	r7, sp, #0
 800945c:	6078      	str	r0, [r7, #4]
 800945e:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	00db      	lsls	r3, r3, #3
 8009464:	687a      	ldr	r2, [r7, #4]
 8009466:	4413      	add	r3, r2
 8009468:	4618      	mov	r0, r3
 800946a:	370c      	adds	r7, #12
 800946c:	46bd      	mov	sp, r7
 800946e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009472:	4770      	bx	lr

08009474 <_ZNSt14__array_traitsIhLj6EE6_S_refERA6_Khj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8009474:	b480      	push	{r7}
 8009476:	b083      	sub	sp, #12
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	4413      	add	r3, r2
 8009484:	4618      	mov	r0, r3
 8009486:	370c      	adds	r7, #12
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <_ZNSt14__array_traitsI15LTC6811RegisterIhELj12EE6_S_refERA12_KS1_j>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8009490:	b480      	push	{r7}
 8009492:	b083      	sub	sp, #12
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
 8009498:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	00db      	lsls	r3, r3, #3
 800949e:	687a      	ldr	r2, [r7, #4]
 80094a0:	4413      	add	r3, r2
 80094a2:	4618      	mov	r0, r3
 80094a4:	370c      	adds	r7, #12
 80094a6:	46bd      	mov	sp, r7
 80094a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ac:	4770      	bx	lr

080094ae <_ZSt12__niter_baseIP15LTC6811RegisterIhEET_S3_>:
    __niter_base(_Iterator __it)
 80094ae:	b480      	push	{r7}
 80094b0:	b083      	sub	sp, #12
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
    { return __it; }
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	4618      	mov	r0, r3
 80094ba:	370c      	adds	r7, #12
 80094bc:	46bd      	mov	sp, r7
 80094be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c2:	4770      	bx	lr

080094c4 <_ZSt10__fill_n_aIP15LTC6811RegisterIhEjS1_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES8_T0_RKS6_>:
    __fill_n_a(_OutputIterator __first, _Size __n, const _Tp& __value)
 80094c4:	b480      	push	{r7}
 80094c6:	b087      	sub	sp, #28
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	60f8      	str	r0, [r7, #12]
 80094cc:	60b9      	str	r1, [r7, #8]
 80094ce:	607a      	str	r2, [r7, #4]
      for (__decltype(__n + 0) __niter = __n;
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	617b      	str	r3, [r7, #20]
	   __niter > 0; --__niter, ++__first)
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d00c      	beq.n	80094f4 <_ZSt10__fill_n_aIP15LTC6811RegisterIhEjS1_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES8_T0_RKS6_+0x30>
	*__first = __value;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	687a      	ldr	r2, [r7, #4]
 80094de:	6811      	ldr	r1, [r2, #0]
 80094e0:	6852      	ldr	r2, [r2, #4]
 80094e2:	6019      	str	r1, [r3, #0]
 80094e4:	605a      	str	r2, [r3, #4]
      for (__decltype(__n + 0) __niter = __n;
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	3b01      	subs	r3, #1
 80094ea:	617b      	str	r3, [r7, #20]
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	3308      	adds	r3, #8
 80094f0:	60fb      	str	r3, [r7, #12]
 80094f2:	e7ef      	b.n	80094d4 <_ZSt10__fill_n_aIP15LTC6811RegisterIhEjS1_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES8_T0_RKS6_+0x10>
      return __first;
 80094f4:	68fb      	ldr	r3, [r7, #12]
    }
 80094f6:	4618      	mov	r0, r3
 80094f8:	371c      	adds	r7, #28
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr

08009502 <_ZNSt14__array_traitsI20LTC6811RegisterGroupItELj4EE6_S_ptrERA4_KS1_>:
      _S_ptr(const _Type& __t) noexcept
 8009502:	b480      	push	{r7}
 8009504:	b083      	sub	sp, #12
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4618      	mov	r0, r3
 800950e:	370c      	adds	r7, #12
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800951e:	2300      	movs	r3, #0
 8009520:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009522:	f000 f879 	bl	8009618 <BSP_SD_IsDetected>
 8009526:	4603      	mov	r3, r0
 8009528:	2b01      	cmp	r3, #1
 800952a:	d001      	beq.n	8009530 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800952c:	2301      	movs	r3, #1
 800952e:	e012      	b.n	8009556 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009530:	480b      	ldr	r0, [pc, #44]	; (8009560 <BSP_SD_Init+0x48>)
 8009532:	f7f9 fb09 	bl	8002b48 <HAL_SD_Init>
 8009536:	4603      	mov	r3, r0
 8009538:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800953a:	79fb      	ldrb	r3, [r7, #7]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d109      	bne.n	8009554 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8009540:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009544:	4806      	ldr	r0, [pc, #24]	; (8009560 <BSP_SD_Init+0x48>)
 8009546:	f7fa f8f7 	bl	8003738 <HAL_SD_ConfigWideBusOperation>
 800954a:	4603      	mov	r3, r0
 800954c:	2b00      	cmp	r3, #0
 800954e:	d001      	beq.n	8009554 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009554:	79fb      	ldrb	r3, [r7, #7]
}
 8009556:	4618      	mov	r0, r3
 8009558:	3708      	adds	r7, #8
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}
 800955e:	bf00      	nop
 8009560:	20000114 	.word	0x20000114

08009564 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b088      	sub	sp, #32
 8009568:	af02      	add	r7, sp, #8
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	607a      	str	r2, [r7, #4]
 8009570:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009572:	2300      	movs	r3, #0
 8009574:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	9300      	str	r3, [sp, #0]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	68ba      	ldr	r2, [r7, #8]
 800957e:	68f9      	ldr	r1, [r7, #12]
 8009580:	4806      	ldr	r0, [pc, #24]	; (800959c <BSP_SD_ReadBlocks+0x38>)
 8009582:	f7f9 fb71 	bl	8002c68 <HAL_SD_ReadBlocks>
 8009586:	4603      	mov	r3, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d001      	beq.n	8009590 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800958c:	2301      	movs	r3, #1
 800958e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 8009590:	7dfb      	ldrb	r3, [r7, #23]
}
 8009592:	4618      	mov	r0, r3
 8009594:	3718      	adds	r7, #24
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	20000114 	.word	0x20000114

080095a0 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b088      	sub	sp, #32
 80095a4:	af02      	add	r7, sp, #8
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
 80095ac:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80095ae:	2300      	movs	r3, #0
 80095b0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	9300      	str	r3, [sp, #0]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	68ba      	ldr	r2, [r7, #8]
 80095ba:	68f9      	ldr	r1, [r7, #12]
 80095bc:	4806      	ldr	r0, [pc, #24]	; (80095d8 <BSP_SD_WriteBlocks+0x38>)
 80095be:	f7f9 fd4b 	bl	8003058 <HAL_SD_WriteBlocks>
 80095c2:	4603      	mov	r3, r0
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d001      	beq.n	80095cc <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80095c8:	2301      	movs	r3, #1
 80095ca:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 80095cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3718      	adds	r7, #24
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
 80095d6:	bf00      	nop
 80095d8:	20000114 	.word	0x20000114

080095dc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80095e0:	4805      	ldr	r0, [pc, #20]	; (80095f8 <BSP_SD_GetCardState+0x1c>)
 80095e2:	f7fa f925 	bl	8003830 <HAL_SD_GetCardState>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b04      	cmp	r3, #4
 80095ea:	bf14      	ite	ne
 80095ec:	2301      	movne	r3, #1
 80095ee:	2300      	moveq	r3, #0
 80095f0:	b2db      	uxtb	r3, r3
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	20000114 	.word	0x20000114

080095fc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8009604:	6879      	ldr	r1, [r7, #4]
 8009606:	4803      	ldr	r0, [pc, #12]	; (8009614 <BSP_SD_GetCardInfo+0x18>)
 8009608:	f7fa f86a 	bl	80036e0 <HAL_SD_GetCardInfo>
}
 800960c:	bf00      	nop
 800960e:	3708      	adds	r7, #8
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}
 8009614:	20000114 	.word	0x20000114

08009618 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800961e:	2301      	movs	r3, #1
 8009620:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 8009622:	f000 f825 	bl	8009670 <BSP_PlatformIsDetected>
 8009626:	4603      	mov	r3, r0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d101      	bne.n	8009630 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800962c:	2300      	movs	r3, #0
 800962e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8009630:	79fb      	ldrb	r3, [r7, #7]
 8009632:	b2db      	uxtb	r3, r3
}
 8009634:	4618      	mov	r0, r3
 8009636:	3708      	adds	r7, #8
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800963c:	b580      	push	{r7, lr}
 800963e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009640:	4904      	ldr	r1, [pc, #16]	; (8009654 <MX_FATFS_Init+0x18>)
 8009642:	4805      	ldr	r0, [pc, #20]	; (8009658 <MX_FATFS_Init+0x1c>)
 8009644:	f7fe fc5e 	bl	8007f04 <FATFS_LinkDriver>
 8009648:	4603      	mov	r3, r0
 800964a:	461a      	mov	r2, r3
 800964c:	4b03      	ldr	r3, [pc, #12]	; (800965c <MX_FATFS_Init+0x20>)
 800964e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8009650:	bf00      	nop
 8009652:	bd80      	pop	{r7, pc}
 8009654:	20000278 	.word	0x20000278
 8009658:	0800c294 	.word	0x0800c294
 800965c:	20000274 	.word	0x20000274

08009660 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009660:	b480      	push	{r7}
 8009662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009664:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8009666:	4618      	mov	r0, r3
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8009676:	2301      	movs	r3, #1
 8009678:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800967a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800967e:	4806      	ldr	r0, [pc, #24]	; (8009698 <BSP_PlatformIsDetected+0x28>)
 8009680:	f7f8 fa5a 	bl	8001b38 <HAL_GPIO_ReadPin>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d001      	beq.n	800968e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800968a:	2300      	movs	r3, #0
 800968c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 800968e:	79fb      	ldrb	r3, [r7, #7]
}  
 8009690:	4618      	mov	r0, r3
 8009692:	3708      	adds	r7, #8
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}
 8009698:	40020000 	.word	0x40020000

0800969c <_ZStanSt12memory_orderSt23__memory_order_modifier>:
    return memory_order(__m | int(__mod));
  }

  constexpr memory_order
  operator&(memory_order __m, __memory_order_modifier __mod)
  {
 800969c:	b480      	push	{r7}
 800969e:	b083      	sub	sp, #12
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	4603      	mov	r3, r0
 80096a4:	6039      	str	r1, [r7, #0]
 80096a6:	71fb      	strb	r3, [r7, #7]
    return memory_order(__m & int(__mod));
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	b25a      	sxtb	r2, r3
 80096ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096b0:	4013      	ands	r3, r2
 80096b2:	b25b      	sxtb	r3, r3
 80096b4:	b2db      	uxtb	r3, r3
  }
 80096b6:	4618      	mov	r0, r3
 80096b8:	370c      	adds	r7, #12
 80096ba:	46bd      	mov	sp, r7
 80096bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c0:	4770      	bx	lr

080096c2 <_ZNSt6atomicImEC1Em>:
      ~atomic() noexcept = default;
      atomic(const atomic&) = delete;
      atomic& operator=(const atomic&) = delete;
      atomic& operator=(const atomic&) volatile = delete;

      constexpr atomic(__integral_type __i) noexcept : __base_type(__i) { }
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b082      	sub	sp, #8
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
 80096ca:	6039      	str	r1, [r7, #0]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	4618      	mov	r0, r3
 80096d2:	f000 fb1f 	bl	8009d14 <_ZNSt13__atomic_baseImEC2Em>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4618      	mov	r0, r3
 80096da:	3708      	adds	r7, #8
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}

080096e0 <_ZN4NLG516SetChargeCurrentEt>:

    static constexpr uint16_t kChargerDis{ 41800 };
    static constexpr uint16_t kChargerEn{ 41500 };
    static constexpr uint8_t kChargerEventTimeout{ 100 }; // time in ms

    void SetChargeCurrent(uint16_t max_voltage) {
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	460b      	mov	r3, r1
 80096ea:	807b      	strh	r3, [r7, #2]
        if (max_voltage > kChargerDis)
 80096ec:	887b      	ldrh	r3, [r7, #2]
 80096ee:	f24a 3248 	movw	r2, #41800	; 0xa348
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d903      	bls.n	80096fe <_ZN4NLG516SetChargeCurrentEt+0x1e>
            ctrl = 0;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	701a      	strb	r2, [r3, #0]
        else if (max_voltage < kChargerEn)
            ctrl = C_C_EN;
    }
 80096fc:	e007      	b.n	800970e <_ZN4NLG516SetChargeCurrentEt+0x2e>
        else if (max_voltage < kChargerEn)
 80096fe:	887b      	ldrh	r3, [r7, #2]
 8009700:	f24a 221b 	movw	r2, #41499	; 0xa21b
 8009704:	4293      	cmp	r3, r2
 8009706:	d802      	bhi.n	800970e <_ZN4NLG516SetChargeCurrentEt+0x2e>
            ctrl = C_C_EN;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2280      	movs	r2, #128	; 0x80
 800970c:	701a      	strb	r2, [r3, #0]
    }
 800970e:	bf00      	nop
 8009710:	370c      	adds	r7, #12
 8009712:	46bd      	mov	sp, r7
 8009714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009718:	4770      	bx	lr

0800971a <_ZNK4NLG514isChargerEventEv>:

    bool isChargerEvent() const {
 800971a:	b590      	push	{r4, r7, lr}
 800971c:	b083      	sub	sp, #12
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]
        return tick - previous_tick >= kChargerEventTimeout;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	3314      	adds	r3, #20
 8009726:	4618      	mov	r0, r3
 8009728:	f001 fceb 	bl	800b102 <_ZNKSt13__atomic_baseImEcvmEv>
 800972c:	4604      	mov	r4, r0
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	3318      	adds	r3, #24
 8009732:	4618      	mov	r0, r3
 8009734:	f001 fce5 	bl	800b102 <_ZNKSt13__atomic_baseImEcvmEv>
 8009738:	4603      	mov	r3, r0
 800973a:	1ae3      	subs	r3, r4, r3
 800973c:	2b63      	cmp	r3, #99	; 0x63
 800973e:	bf8c      	ite	hi
 8009740:	2301      	movhi	r3, #1
 8009742:	2300      	movls	r3, #0
 8009744:	b2db      	uxtb	r3, r3
    }
 8009746:	4618      	mov	r0, r3
 8009748:	370c      	adds	r7, #12
 800974a:	46bd      	mov	sp, r7
 800974c:	bd90      	pop	{r4, r7, pc}

0800974e <_ZN4NLG5C1Ettt>:

    NLG5(uint16_t mc_limit = 160, uint16_t oc_limit = 60, uint16_t ov_limit = 2990) :
 800974e:	b580      	push	{r7, lr}
 8009750:	b084      	sub	sp, #16
 8009752:	af00      	add	r7, sp, #0
 8009754:	60f8      	str	r0, [r7, #12]
 8009756:	4608      	mov	r0, r1
 8009758:	4611      	mov	r1, r2
 800975a:	461a      	mov	r2, r3
 800975c:	4603      	mov	r3, r0
 800975e:	817b      	strh	r3, [r7, #10]
 8009760:	460b      	mov	r3, r1
 8009762:	813b      	strh	r3, [r7, #8]
 8009764:	4613      	mov	r3, r2
 8009766:	80fb      	strh	r3, [r7, #6]
        mc_limit { mc_limit }, oc_limit { oc_limit }, ov_limit { ov_limit } {};
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	897a      	ldrh	r2, [r7, #10]
 800976c:	805a      	strh	r2, [r3, #2]
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	893a      	ldrh	r2, [r7, #8]
 8009772:	809a      	strh	r2, [r3, #4]
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	88fa      	ldrh	r2, [r7, #6]
 8009778:	80da      	strh	r2, [r3, #6]
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2200      	movs	r2, #0
 800977e:	741a      	strb	r2, [r3, #16]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	3314      	adds	r3, #20
 8009784:	2100      	movs	r1, #0
 8009786:	4618      	mov	r0, r3
 8009788:	f7ff ff9b 	bl	80096c2 <_ZNSt6atomicImEC1Em>
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	3318      	adds	r3, #24
 8009790:	2100      	movs	r1, #0
 8009792:	4618      	mov	r0, r3
 8009794:	f7ff ff95 	bl	80096c2 <_ZNSt6atomicImEC1Em>
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	4618      	mov	r0, r3
 800979c:	3710      	adds	r7, #16
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}

080097a2 <_ZSt27__throw_bad_optional_accessv>:
  { _GLIBCXX_THROW_OR_ABORT(bad_optional_access()); }
 80097a2:	b580      	push	{r7, lr}
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	f002 fae7 	bl	800bd78 <abort>

080097aa <_ZN7LTC681116SetDischargeModeENS_13DischargeModeE>:
    void SetDischargeMode(DischargeMode const discharge_mode) noexcept {
 80097aa:	b480      	push	{r7}
 80097ac:	b083      	sub	sp, #12
 80097ae:	af00      	add	r7, sp, #0
 80097b0:	6078      	str	r0, [r7, #4]
 80097b2:	460b      	mov	r3, r1
 80097b4:	70fb      	strb	r3, [r7, #3]
        this->discharge_mode = discharge_mode;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	78fa      	ldrb	r2, [r7, #3]
 80097ba:	711a      	strb	r2, [r3, #4]
    };
 80097bc:	bf00      	nop
 80097be:	370c      	adds	r7, #12
 80097c0:	46bd      	mov	sp, r7
 80097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c6:	4770      	bx	lr

080097c8 <_ZN6StatusC1Eh>:
        NumberOfErrors
    };

    enum OpMode { Core = 1 << 0, Balance = 1 << 1, Charging = 1 << 2, Debug = 1 << 3, Logging = 1 << 4 };

    Status(uint8_t op_mode) : op_mode { op_mode } {
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b082      	sub	sp, #8
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	460b      	mov	r3, r1
 80097d2:	70fb      	strb	r3, [r7, #3]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	78fa      	ldrb	r2, [r7, #3]
 80097d8:	701a      	strb	r2, [r3, #0]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2200      	movs	r2, #0
 80097de:	605a      	str	r2, [r3, #4]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2200      	movs	r2, #0
 80097e4:	609a      	str	r2, [r3, #8]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	2200      	movs	r2, #0
 80097ea:	731a      	strb	r2, [r3, #12]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	735a      	strb	r2, [r3, #13]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	739a      	strb	r2, [r3, #14]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	3310      	adds	r3, #16
 80097fc:	2224      	movs	r2, #36	; 0x24
 80097fe:	2100      	movs	r1, #0
 8009800:	4618      	mov	r0, r3
 8009802:	f002 faf3 	bl	800bdec <memset>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2200      	movs	r2, #0
 800980a:	635a      	str	r2, [r3, #52]	; 0x34
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	3338      	adds	r3, #56	; 0x38
 8009810:	2230      	movs	r2, #48	; 0x30
 8009812:	2100      	movs	r1, #0
 8009814:	4618      	mov	r0, r3
 8009816:	f002 fae9 	bl	800bdec <memset>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2200      	movs	r2, #0
 800981e:	669a      	str	r2, [r3, #104]	; 0x68
        OpenPre();
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f000 f823 	bl	800986c <_ZN6Status7OpenPreEv>
        OpenAIR();
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 f854 	bl	80098d4 <_ZN6Status7OpenAIREv>
    };
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	4618      	mov	r0, r3
 8009830:	3708      	adds	r7, #8
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
	...

08009838 <_ZN6Status8ClosePreEv>:
    static constexpr float kAccuMinVoltage{ 490.0f };
    static constexpr uint8_t kErrorLimitLost{ 1 };


    /* Energize Pre-charge Relay. */
    void ClosePre(void) {
 8009838:	b580      	push	{r7, lr}
 800983a:	b082      	sub	sp, #8
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // PRECHARGE
 8009840:	2201      	movs	r2, #1
 8009842:	2101      	movs	r1, #1
 8009844:	4807      	ldr	r0, [pc, #28]	; (8009864 <_ZN6Status8ClosePreEv+0x2c>)
 8009846:	f7f8 f98f 	bl	8001b68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET); // LED1
 800984a:	2201      	movs	r2, #1
 800984c:	2102      	movs	r1, #2
 800984e:	4806      	ldr	r0, [pc, #24]	; (8009868 <_ZN6Status8ClosePreEv+0x30>)
 8009850:	f7f8 f98a 	bl	8001b68 <HAL_GPIO_WritePin>
        precharge_flag = true;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2201      	movs	r2, #1
 8009858:	731a      	strb	r2, [r3, #12]
    }
 800985a:	bf00      	nop
 800985c:	3708      	adds	r7, #8
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}
 8009862:	bf00      	nop
 8009864:	40020400 	.word	0x40020400
 8009868:	40020800 	.word	0x40020800

0800986c <_ZN6Status7OpenPreEv>:

    /* De-energize Pre-charge Relay. */
    void OpenPre(void) {
 800986c:	b580      	push	{r7, lr}
 800986e:	b082      	sub	sp, #8
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // PRECHARGE
 8009874:	2200      	movs	r2, #0
 8009876:	2101      	movs	r1, #1
 8009878:	4807      	ldr	r0, [pc, #28]	; (8009898 <_ZN6Status7OpenPreEv+0x2c>)
 800987a:	f7f8 f975 	bl	8001b68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET); // LED1
 800987e:	2200      	movs	r2, #0
 8009880:	2102      	movs	r1, #2
 8009882:	4806      	ldr	r0, [pc, #24]	; (800989c <_ZN6Status7OpenPreEv+0x30>)
 8009884:	f7f8 f970 	bl	8001b68 <HAL_GPIO_WritePin>
        precharge_flag = false;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	731a      	strb	r2, [r3, #12]
    }
 800988e:	bf00      	nop
 8009890:	3708      	adds	r7, #8
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	40020400 	.word	0x40020400
 800989c:	40020800 	.word	0x40020800

080098a0 <_ZN6Status8CloseAIREv>:

    /* Energize AIR (Accumulator Indicator Relay). */
    void CloseAIR(void) {
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b082      	sub	sp, #8
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // BMSRelay
 80098a8:	2201      	movs	r2, #1
 80098aa:	2102      	movs	r1, #2
 80098ac:	4807      	ldr	r0, [pc, #28]	; (80098cc <_ZN6Status8CloseAIREv+0x2c>)
 80098ae:	f7f8 f95b 	bl	8001b68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // LED2
 80098b2:	2201      	movs	r2, #1
 80098b4:	2104      	movs	r1, #4
 80098b6:	4806      	ldr	r0, [pc, #24]	; (80098d0 <_ZN6Status8CloseAIREv+0x30>)
 80098b8:	f7f8 f956 	bl	8001b68 <HAL_GPIO_WritePin>
        AIR_flag = true;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2201      	movs	r2, #1
 80098c0:	735a      	strb	r2, [r3, #13]
    }
 80098c2:	bf00      	nop
 80098c4:	3708      	adds	r7, #8
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
 80098ca:	bf00      	nop
 80098cc:	40020400 	.word	0x40020400
 80098d0:	40020800 	.word	0x40020800

080098d4 <_ZN6Status7OpenAIREv>:

    /* De-energize AIR (Accumulator Indicator Relay). */
    void OpenAIR(void) {
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b082      	sub	sp, #8
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // BMSRelay
 80098dc:	2200      	movs	r2, #0
 80098de:	2102      	movs	r1, #2
 80098e0:	4807      	ldr	r0, [pc, #28]	; (8009900 <_ZN6Status7OpenAIREv+0x2c>)
 80098e2:	f7f8 f941 	bl	8001b68 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // LED2
 80098e6:	2200      	movs	r2, #0
 80098e8:	2104      	movs	r1, #4
 80098ea:	4806      	ldr	r0, [pc, #24]	; (8009904 <_ZN6Status7OpenAIREv+0x30>)
 80098ec:	f7f8 f93c 	bl	8001b68 <HAL_GPIO_WritePin>
        AIR_flag = false;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2200      	movs	r2, #0
 80098f4:	735a      	strb	r2, [r3, #13]
    }
 80098f6:	bf00      	nop
 80098f8:	3708      	adds	r7, #8
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
 80098fe:	bf00      	nop
 8009900:	40020400 	.word	0x40020400
 8009904:	40020800 	.word	0x40020800

08009908 <_ZN6Status12GetPECChangeEv>:

    uint32_t GetPECChange() {
 8009908:	b480      	push	{r7}
 800990a:	b085      	sub	sp, #20
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
        auto PEC_change = error_counters[PECError] - PEC_counter_last;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009918:	1ad3      	subs	r3, r2, r3
 800991a:	60fb      	str	r3, [r7, #12]
        PEC_counter_last = error_counters[PECError];
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	669a      	str	r2, [r3, #104]	; 0x68

        return PEC_change;
 8009924:	68fb      	ldr	r3, [r7, #12]
    }
 8009926:	4618      	mov	r0, r3
 8009928:	3714      	adds	r7, #20
 800992a:	46bd      	mov	sp, r7
 800992c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009930:	4770      	bx	lr

08009932 <_ZN6Status7isErrorENS_5ErrorEb>:

    bool isError(Error e, bool error) {
 8009932:	b580      	push	{r7, lr}
 8009934:	b082      	sub	sp, #8
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
 800993a:	460b      	mov	r3, r1
 800993c:	70fb      	strb	r3, [r7, #3]
 800993e:	4613      	mov	r3, r2
 8009940:	70bb      	strb	r3, [r7, #2]
        if (error) {
 8009942:	78bb      	ldrb	r3, [r7, #2]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d022      	beq.n	800998e <_ZN6Status7isErrorENS_5ErrorEb+0x5c>
            if (++error_counters[e] > kErrorLimit) {
 8009948:	78fb      	ldrb	r3, [r7, #3]
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	f103 010e 	add.w	r1, r3, #14
 8009950:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8009954:	1c50      	adds	r0, r2, #1
 8009956:	687a      	ldr	r2, [r7, #4]
 8009958:	f103 010e 	add.w	r1, r3, #14
 800995c:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
 8009960:	687a      	ldr	r2, [r7, #4]
 8009962:	330e      	adds	r3, #14
 8009964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009968:	2b02      	cmp	r3, #2
 800996a:	bf8c      	ite	hi
 800996c:	2301      	movhi	r3, #1
 800996e:	2300      	movls	r3, #0
 8009970:	b2db      	uxtb	r3, r3
 8009972:	2b00      	cmp	r3, #0
 8009974:	d01d      	beq.n	80099b2 <_ZN6Status7isErrorENS_5ErrorEb+0x80>
                GoToSafeState(e);
 8009976:	78fb      	ldrb	r3, [r7, #3]
 8009978:	4619      	mov	r1, r3
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f000 f84d 	bl	8009a1a <_ZN6Status13GoToSafeStateENS_5ErrorE>
                error_counters[e] = kErrorLimit;
 8009980:	78fa      	ldrb	r2, [r7, #3]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	320e      	adds	r2, #14
 8009986:	2102      	movs	r1, #2
 8009988:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800998c:	e011      	b.n	80099b2 <_ZN6Status7isErrorENS_5ErrorEb+0x80>
            }
        } else if (error_counters[e] > 0) {
 800998e:	78fa      	ldrb	r2, [r7, #3]
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	320e      	adds	r2, #14
 8009994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d00a      	beq.n	80099b2 <_ZN6Status7isErrorENS_5ErrorEb+0x80>
            --error_counters[e];
 800999c:	78fb      	ldrb	r3, [r7, #3]
 800999e:	687a      	ldr	r2, [r7, #4]
 80099a0:	f103 010e 	add.w	r1, r3, #14
 80099a4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80099a8:	1e51      	subs	r1, r2, #1
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	330e      	adds	r3, #14
 80099ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        }

        return error;
 80099b2:	78bb      	ldrb	r3, [r7, #2]
    }
 80099b4:	4618      	mov	r0, r3
 80099b6:	3708      	adds	r7, #8
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <_ZN6Status11TestLimpingEt>:

    void TestLimping(uint16_t const min_voltage) {
 80099bc:	b480      	push	{r7}
 80099be:	b083      	sub	sp, #12
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	460b      	mov	r3, r1
 80099c6:	807b      	strh	r3, [r7, #2]
        if (min_voltage < kLimpMinVoltage) {
 80099c8:	887b      	ldrh	r3, [r7, #2]
 80099ca:	f248 42cf 	movw	r2, #33999	; 0x84cf
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d814      	bhi.n	80099fc <_ZN6Status11TestLimpingEt+0x40>
            if (++limp_counter > kLimpCountLimit)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099d6:	1c5a      	adds	r2, r3, #1
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	635a      	str	r2, [r3, #52]	; 0x34
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099e0:	2b02      	cmp	r3, #2
 80099e2:	bf8c      	ite	hi
 80099e4:	2301      	movhi	r3, #1
 80099e6:	2300      	movls	r3, #0
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00f      	beq.n	8009a0e <_ZN6Status11TestLimpingEt+0x52>
                limp_counter += 9;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099f2:	f103 0209 	add.w	r2, r3, #9
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	635a      	str	r2, [r3, #52]	; 0x34
        } else if (limp_counter > 0)
            --limp_counter;
    }
 80099fa:	e008      	b.n	8009a0e <_ZN6Status11TestLimpingEt+0x52>
        } else if (limp_counter > 0)
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d004      	beq.n	8009a0e <_ZN6Status11TestLimpingEt+0x52>
            --limp_counter;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a08:	1e5a      	subs	r2, r3, #1
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	635a      	str	r2, [r3, #52]	; 0x34
    }
 8009a0e:	bf00      	nop
 8009a10:	370c      	adds	r7, #12
 8009a12:	46bd      	mov	sp, r7
 8009a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a18:	4770      	bx	lr

08009a1a <_ZN6Status13GoToSafeStateENS_5ErrorE>:

private:
    uint32_t error_counters[NumberOfErrors]{ 0 };
    uint32_t PEC_counter_last{ 0 };

    void GoToSafeState(Error e) {
 8009a1a:	b580      	push	{r7, lr}
 8009a1c:	b082      	sub	sp, #8
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]
 8009a22:	460b      	mov	r3, r1
 8009a24:	70fb      	strb	r3, [r7, #3]
#if BMS_RELAY_CTRL_BYPASS
        // Do nothing.
#elif SKIP_PEC_ERROR_ACTIONS
        if (e != PECError) {
 8009a26:	78fb      	ldrb	r3, [r7, #3]
 8009a28:	2b08      	cmp	r3, #8
 8009a2a:	d005      	beq.n	8009a38 <_ZN6Status13GoToSafeStateENS_5ErrorE+0x1e>
            OpenAIR();
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f7ff ff51 	bl	80098d4 <_ZN6Status7OpenAIREv>
            OpenPre();
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f7ff ff1a 	bl	800986c <_ZN6Status7OpenPreEv>
        OpenAIR();
        OpenPRE();
#endif

#if STOP_CORE_ON_SAFE_STATE
        op_mode &= ~Core;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	f023 0301 	bic.w	r3, r3, #1
 8009a40:	b2da      	uxtb	r2, r3
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	701a      	strb	r2, [r3, #0]
#endif

#if START_DEBUG_ON_SAFE_STATE
        op_mode |= Debug;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	781b      	ldrb	r3, [r3, #0]
 8009a4a:	f043 0308 	orr.w	r3, r3, #8
 8009a4e:	b2da      	uxtb	r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	701a      	strb	r2, [r3, #0]
#endif
        last_error = e;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	78fa      	ldrb	r2, [r7, #3]
 8009a58:	739a      	strb	r2, [r3, #14]
    }
 8009a5a:	bf00      	nop
 8009a5c:	3708      	adds	r7, #8
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <_ZN7PWM_FanC1Eh>:
#include "stm32f4xx_hal.h"

class PWM_Fan {
public:
    PWM_Fan(uint8_t duty_cycle = kFanLowDutyCycle) {
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b082      	sub	sp, #8
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	70fb      	strb	r3, [r7, #3]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2200      	movs	r2, #0
 8009a72:	701a      	strb	r2, [r3, #0]
        SetFanDutyCycle(duty_cycle);
 8009a74:	78fb      	ldrb	r3, [r7, #3]
 8009a76:	4619      	mov	r1, r3
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f000 f805 	bl	8009a88 <_ZNK7PWM_Fan15SetFanDutyCycleEh>
    }
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	4618      	mov	r0, r3
 8009a82:	3708      	adds	r7, #8
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd80      	pop	{r7, pc}

08009a88 <_ZNK7PWM_Fan15SetFanDutyCycleEh>:

    void SetFanDutyCycle(uint8_t duty_cycle) const {
 8009a88:	b480      	push	{r7}
 8009a8a:	b083      	sub	sp, #12
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	460b      	mov	r3, r1
 8009a92:	70fb      	strb	r3, [r7, #3]
        if (!manual_mode) {
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	f083 0301 	eor.w	r3, r3, #1
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d00b      	beq.n	8009aba <_ZNK7PWM_Fan15SetFanDutyCycleEh+0x32>
            if (duty_cycle > kFanDCMax)
 8009aa2:	78fb      	ldrb	r3, [r7, #3]
 8009aa4:	2b64      	cmp	r3, #100	; 0x64
 8009aa6:	d901      	bls.n	8009aac <_ZNK7PWM_Fan15SetFanDutyCycleEh+0x24>
                duty_cycle = kFanDCMax;
 8009aa8:	2364      	movs	r3, #100	; 0x64
 8009aaa:	70fb      	strb	r3, [r7, #3]
            else if (duty_cycle < kFanDCMin)
                duty_cycle = kFanDCMin;

            /* PWM period is 20000 cycles, so the duty cycle is:
             * (duty_cycle / 100) * 20000 or, duty_cycle * 200 */
            TIM2->CCR4 = duty_cycle * 200;
 8009aac:	78fb      	ldrb	r3, [r7, #3]
 8009aae:	22c8      	movs	r2, #200	; 0xc8
 8009ab0:	fb02 f203 	mul.w	r2, r2, r3
 8009ab4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ab8:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
 8009aba:	bf00      	nop
 8009abc:	370c      	adds	r7, #12
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr
	...

08009ac8 <_ZNK7PWM_Fan13CalcDutyCycleEs>:

    uint8_t CalcDutyCycle(int16_t const max_temp) const {
 8009ac8:	b480      	push	{r7}
 8009aca:	b085      	sub	sp, #20
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	60f8      	str	r0, [r7, #12]
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	817b      	strh	r3, [r7, #10]
        if (max_temp > kT2DCHighTemp)
 8009ad4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8009ad8:	f241 7270 	movw	r2, #6000	; 0x1770
 8009adc:	4293      	cmp	r3, r2
 8009ade:	dd01      	ble.n	8009ae4 <_ZNK7PWM_Fan13CalcDutyCycleEs+0x1c>
            return kFanDCMax;
 8009ae0:	2364      	movs	r3, #100	; 0x64
 8009ae2:	e01a      	b.n	8009b1a <_ZNK7PWM_Fan13CalcDutyCycleEs+0x52>
        else if (max_temp < kT2DCLowTemp)
 8009ae4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8009ae8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8009aec:	da01      	bge.n	8009af2 <_ZNK7PWM_Fan13CalcDutyCycleEs+0x2a>
            return kFanLowDutyCycle;
 8009aee:	230a      	movs	r3, #10
 8009af0:	e013      	b.n	8009b1a <_ZNK7PWM_Fan13CalcDutyCycleEs+0x52>
        else
            return (max_temp * kT2DC_M) + (kFanLowDutyCycle - kT2DC_M * kT2DCLowTemp);
 8009af2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8009af6:	ee07 3a90 	vmov	s15, r3
 8009afa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009afe:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8009b28 <_ZNK7PWM_Fan13CalcDutyCycleEs+0x60>
 8009b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b06:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8009b2c <_ZNK7PWM_Fan13CalcDutyCycleEs+0x64>
 8009b0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009b0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b12:	edc7 7a01 	vstr	s15, [r7, #4]
 8009b16:	793b      	ldrb	r3, [r7, #4]
 8009b18:	b2db      	uxtb	r3, r3
    };
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3714      	adds	r7, #20
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop
 8009b28:	3cb851ec 	.word	0x3cb851ec
 8009b2c:	420c0000 	.word	0x420c0000

08009b30 <_ZNK3IVT9isChargedEm>:

    static constexpr uint32_t kMaxDelay{ 500 }; // time in ms
    static constexpr float kPrechargeMinStartVoltage = 470.0f;
    static constexpr float kPrechargeMaxEndVoltage = 450.0f;

    int isCharged(uint32_t const sum_of_cells) const {
 8009b30:	b580      	push	{r7, lr}
 8009b32:	ed2d 8b02 	vpush	{d8}
 8009b36:	b086      	sub	sp, #24
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
        float percentage = U1 * 100 / U2;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	4618      	mov	r0, r3
 8009b42:	f001 faf9 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 8009b46:	eeb0 7a40 	vmov.f32	s14, s0
 8009b4a:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8009c74 <_ZNK3IVT9isChargedEm+0x144>
 8009b4e:	ee27 8a27 	vmul.f32	s16, s14, s15
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	3304      	adds	r3, #4
 8009b56:	4618      	mov	r0, r3
 8009b58:	f001 faee 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 8009b5c:	eeb0 7a40 	vmov.f32	s14, s0
 8009b60:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8009b64:	edc7 7a05 	vstr	s15, [r7, #20]
        float match_percentage = U2 * 100 / sum_of_cells - 100;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	3304      	adds	r3, #4
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f001 fae3 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 8009b72:	eeb0 7a40 	vmov.f32	s14, s0
 8009b76:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8009c74 <_ZNK3IVT9isChargedEm+0x144>
 8009b7a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	ee07 3a90 	vmov	s15, r3
 8009b84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009b88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b8c:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8009c74 <_ZNK3IVT9isChargedEm+0x144>
 8009b90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009b94:	edc7 7a04 	vstr	s15, [r7, #16]
        bool voltage_match = match_percentage < 10 && match_percentage > -10;
 8009b98:	edd7 7a04 	vldr	s15, [r7, #16]
 8009b9c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8009ba0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ba8:	d50a      	bpl.n	8009bc0 <_ZNK3IVT9isChargedEm+0x90>
 8009baa:	edd7 7a04 	vldr	s15, [r7, #16]
 8009bae:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8009bb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bba:	dd01      	ble.n	8009bc0 <_ZNK3IVT9isChargedEm+0x90>
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	e000      	b.n	8009bc2 <_ZNK3IVT9isChargedEm+0x92>
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	73fb      	strb	r3, [r7, #15]

        if (percentage >= 95 && voltage_match && U1 > kPrechargeMinStartVoltage && U2 > kPrechargeMinStartVoltage)
 8009bc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8009bc8:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8009c78 <_ZNK3IVT9isChargedEm+0x148>
 8009bcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bd4:	db1f      	blt.n	8009c16 <_ZNK3IVT9isChargedEm+0xe6>
 8009bd6:	7bfb      	ldrb	r3, [r7, #15]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d01c      	beq.n	8009c16 <_ZNK3IVT9isChargedEm+0xe6>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	4618      	mov	r0, r3
 8009be0:	f001 faaa 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 8009be4:	eeb0 7a40 	vmov.f32	s14, s0
 8009be8:	eddf 7a24 	vldr	s15, [pc, #144]	; 8009c7c <_ZNK3IVT9isChargedEm+0x14c>
 8009bec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bf4:	dd0f      	ble.n	8009c16 <_ZNK3IVT9isChargedEm+0xe6>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	3304      	adds	r3, #4
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f001 fa9c 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 8009c00:	eeb0 7a40 	vmov.f32	s14, s0
 8009c04:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8009c7c <_ZNK3IVT9isChargedEm+0x14c>
 8009c08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c10:	dd01      	ble.n	8009c16 <_ZNK3IVT9isChargedEm+0xe6>
 8009c12:	2301      	movs	r3, #1
 8009c14:	e000      	b.n	8009c18 <_ZNK3IVT9isChargedEm+0xe8>
 8009c16:	2300      	movs	r3, #0
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d001      	beq.n	8009c20 <_ZNK3IVT9isChargedEm+0xf0>
            return Charged;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	e022      	b.n	8009c66 <_ZNK3IVT9isChargedEm+0x136>
        else if (U1 < kPrechargeMaxEndVoltage || U2 < kPrechargeMaxEndVoltage)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	4618      	mov	r0, r3
 8009c24:	f001 fa88 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 8009c28:	eeb0 7a40 	vmov.f32	s14, s0
 8009c2c:	eddf 7a14 	vldr	s15, [pc, #80]	; 8009c80 <_ZNK3IVT9isChargedEm+0x150>
 8009c30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c38:	d40d      	bmi.n	8009c56 <_ZNK3IVT9isChargedEm+0x126>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	3304      	adds	r3, #4
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f001 fa7a 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 8009c44:	eeb0 7a40 	vmov.f32	s14, s0
 8009c48:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8009c80 <_ZNK3IVT9isChargedEm+0x150>
 8009c4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c54:	d501      	bpl.n	8009c5a <_ZNK3IVT9isChargedEm+0x12a>
 8009c56:	2301      	movs	r3, #1
 8009c58:	e000      	b.n	8009c5c <_ZNK3IVT9isChargedEm+0x12c>
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d001      	beq.n	8009c64 <_ZNK3IVT9isChargedEm+0x134>
            return NotCharged;
 8009c60:	2301      	movs	r3, #1
 8009c62:	e000      	b.n	8009c66 <_ZNK3IVT9isChargedEm+0x136>
        else
            return Hysteresis;
 8009c64:	2302      	movs	r3, #2
    }
 8009c66:	4618      	mov	r0, r3
 8009c68:	3718      	adds	r7, #24
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	ecbd 8b02 	vpop	{d8}
 8009c70:	bd80      	pop	{r7, pc}
 8009c72:	bf00      	nop
 8009c74:	42c80000 	.word	0x42c80000
 8009c78:	42be0000 	.word	0x42be0000
 8009c7c:	43eb0000 	.word	0x43eb0000
 8009c80:	43e10000 	.word	0x43e10000

08009c84 <_ZNK3IVT6isLostEv>:

    bool isLost() const {
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b082      	sub	sp, #8
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
        return tick > kMaxDelay;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	330c      	adds	r3, #12
 8009c90:	4618      	mov	r0, r3
 8009c92:	f001 fa36 	bl	800b102 <_ZNKSt13__atomic_baseImEcvmEv>
 8009c96:	4603      	mov	r3, r0
 8009c98:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8009c9c:	bf8c      	ite	hi
 8009c9e:	2301      	movhi	r3, #1
 8009ca0:	2300      	movls	r3, #0
 8009ca2:	b2db      	uxtb	r3, r3
    }
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3708      	adds	r7, #8
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <HAL_IncTick>:
uint32_t CANTxTemperature(const std::array<LTC6811RegisterGroup<int16_t>, 2>& temp_data);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
extern "C" { void HAL_IncTick(void) {
 8009cac:	b580      	push	{r7, lr}
 8009cae:	af00      	add	r7, sp, #0
    uwTick += uwTickFreq;
 8009cb0:	4b13      	ldr	r3, [pc, #76]	; (8009d00 <HAL_IncTick+0x54>)
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	4b13      	ldr	r3, [pc, #76]	; (8009d04 <HAL_IncTick+0x58>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4413      	add	r3, r2
 8009cbc:	4a11      	ldr	r2, [pc, #68]	; (8009d04 <HAL_IncTick+0x58>)
 8009cbe:	6013      	str	r3, [r2, #0]

    if (status != nullptr)
 8009cc0:	4b11      	ldr	r3, [pc, #68]	; (8009d08 <HAL_IncTick+0x5c>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d004      	beq.n	8009cd2 <HAL_IncTick+0x26>
        ++status->tick;
 8009cc8:	4b0f      	ldr	r3, [pc, #60]	; (8009d08 <HAL_IncTick+0x5c>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	685a      	ldr	r2, [r3, #4]
 8009cce:	3201      	adds	r2, #1
 8009cd0:	605a      	str	r2, [r3, #4]

    if (ivt != nullptr)
 8009cd2:	4b0e      	ldr	r3, [pc, #56]	; (8009d0c <HAL_IncTick+0x60>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d005      	beq.n	8009ce6 <HAL_IncTick+0x3a>
        ++ivt->tick;
 8009cda:	4b0c      	ldr	r3, [pc, #48]	; (8009d0c <HAL_IncTick+0x60>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	330c      	adds	r3, #12
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f001 fa38 	bl	800b156 <_ZNSt13__atomic_baseImEppEv>

    if (nlg5 != nullptr)
 8009ce6:	4b0a      	ldr	r3, [pc, #40]	; (8009d10 <HAL_IncTick+0x64>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d005      	beq.n	8009cfa <HAL_IncTick+0x4e>
        ++nlg5->tick;
 8009cee:	4b08      	ldr	r3, [pc, #32]	; (8009d10 <HAL_IncTick+0x64>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	3314      	adds	r3, #20
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f001 fa2e 	bl	800b156 <_ZNSt13__atomic_baseImEppEv>
}}
 8009cfa:	bf00      	nop
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	20000004 	.word	0x20000004
 8009d04:	20000270 	.word	0x20000270
 8009d08:	2000024c 	.word	0x2000024c
 8009d0c:	20000254 	.word	0x20000254
 8009d10:	20000248 	.word	0x20000248

08009d14 <_ZNSt13__atomic_baseImEC2Em>:
      __atomic_base(const __atomic_base&) = delete;
      __atomic_base& operator=(const __atomic_base&) = delete;
      __atomic_base& operator=(const __atomic_base&) volatile = delete;

      // Requires __int_type convertible to _M_i.
      constexpr __atomic_base(__int_type __i) noexcept : _M_i (__i) { }
 8009d14:	b480      	push	{r7}
 8009d16:	b083      	sub	sp, #12
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	6039      	str	r1, [r7, #0]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	683a      	ldr	r2, [r7, #0]
 8009d22:	601a      	str	r2, [r3, #0]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	4618      	mov	r0, r3
 8009d28:	370c      	adds	r7, #12
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d30:	4770      	bx	lr

08009d32 <_ZN3IVTC1Ev>:
struct IVT {
 8009d32:	b580      	push	{r7, lr}
 8009d34:	b082      	sub	sp, #8
 8009d36:	af00      	add	r7, sp, #0
 8009d38:	6078      	str	r0, [r7, #4]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	330c      	adds	r3, #12
 8009d3e:	2100      	movs	r1, #0
 8009d40:	4618      	mov	r0, r3
 8009d42:	f7ff fcbe 	bl	80096c2 <_ZNSt6atomicImEC1Em>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3708      	adds	r7, #8
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <_ZNKSt8optionalI20LTC6811VoltageStatusE9has_valueEv>:
      { return std::move(this->_M_get()); }

      constexpr explicit operator bool() const noexcept
      { return this->_M_is_engaged(); }

      constexpr bool has_value() const noexcept
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
      { return this->_M_is_engaged(); }
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f000 f805 	bl	8009d6a <_ZNKSt14_Optional_baseI20LTC6811VoltageStatusE13_M_is_engagedEv>
 8009d60:	4603      	mov	r3, r0
 8009d62:	4618      	mov	r0, r3
 8009d64:	3708      	adds	r7, #8
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}

08009d6a <_ZNKSt14_Optional_baseI20LTC6811VoltageStatusE13_M_is_engagedEv>:
      constexpr bool _M_is_engaged() const noexcept
 8009d6a:	b480      	push	{r7}
 8009d6c:	b083      	sub	sp, #12
 8009d6e:	af00      	add	r7, sp, #0
 8009d70:	6078      	str	r0, [r7, #4]
      { return this->_M_payload._M_engaged; }
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	7d1b      	ldrb	r3, [r3, #20]
 8009d76:	4618      	mov	r0, r3
 8009d78:	370c      	adds	r7, #12
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr

08009d82 <_ZNKSt8optionalI17LTC6811TempStatusE9has_valueEv>:
      constexpr bool has_value() const noexcept
 8009d82:	b580      	push	{r7, lr}
 8009d84:	b082      	sub	sp, #8
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
      { return this->_M_is_engaged(); }
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	f000 f805 	bl	8009d9c <_ZNKSt14_Optional_baseI17LTC6811TempStatusE13_M_is_engagedEv>
 8009d92:	4603      	mov	r3, r0
 8009d94:	4618      	mov	r0, r3
 8009d96:	3708      	adds	r7, #8
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <_ZNKSt14_Optional_baseI17LTC6811TempStatusE13_M_is_engagedEv>:
      constexpr bool _M_is_engaged() const noexcept
 8009d9c:	b480      	push	{r7}
 8009d9e:	b083      	sub	sp, #12
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
      { return this->_M_payload._M_engaged; }
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	7c1b      	ldrb	r3, [r3, #16]
 8009da8:	4618      	mov	r0, r3
 8009daa:	370c      	adds	r7, #12
 8009dac:	46bd      	mov	sp, r7
 8009dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db2:	4770      	bx	lr

08009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>:

      constexpr const _Tp&
      value() const&
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b082      	sub	sp, #8
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
      {
	return this->_M_is_engaged()
	  ?  this->_M_get()
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f7ff ffd3 	bl	8009d6a <_ZNKSt14_Optional_baseI20LTC6811VoltageStatusE13_M_is_engagedEv>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d005      	beq.n	8009dd6 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv+0x22>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f001 f9da 	bl	800b186 <_ZNKSt14_Optional_baseI20LTC6811VoltageStatusE6_M_getEv>
 8009dd2:	4603      	mov	r3, r0
	  : (__throw_bad_optional_access(),
	     this->_M_get());
 8009dd4:	e001      	b.n	8009dda <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv+0x26>
	  : (__throw_bad_optional_access(),
 8009dd6:	f7ff fce4 	bl	80097a2 <_ZSt27__throw_bad_optional_accessv>
      }
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3708      	adds	r7, #8
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}

08009de2 <_ZNKRSt8optionalI17LTC6811TempStatusE5valueEv>:
      value() const&
 8009de2:	b580      	push	{r7, lr}
 8009de4:	b082      	sub	sp, #8
 8009de6:	af00      	add	r7, sp, #0
 8009de8:	6078      	str	r0, [r7, #4]
	  ?  this->_M_get()
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4618      	mov	r0, r3
 8009dee:	f7ff ffd5 	bl	8009d9c <_ZNKSt14_Optional_baseI17LTC6811TempStatusE13_M_is_engagedEv>
 8009df2:	4603      	mov	r3, r0
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d005      	beq.n	8009e04 <_ZNKRSt8optionalI17LTC6811TempStatusE5valueEv+0x22>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f001 f9ce 	bl	800b19c <_ZNKSt14_Optional_baseI17LTC6811TempStatusE6_M_getEv>
 8009e00:	4603      	mov	r3, r0
	     this->_M_get());
 8009e02:	e001      	b.n	8009e08 <_ZNKRSt8optionalI17LTC6811TempStatusE5valueEv+0x26>
	  : (__throw_bad_optional_access(),
 8009e04:	f7ff fccd 	bl	80097a2 <_ZSt27__throw_bad_optional_accessv>
      }
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3708      	adds	r7, #8
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8009e10:	b5b0      	push	{r4, r5, r7, lr}
 8009e12:	ed2d 8b02 	vpush	{d8}
 8009e16:	b098      	sub	sp, #96	; 0x60
 8009e18:	af04      	add	r7, sp, #16


    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8009e1a:	f7f6 fd81 	bl	8000920 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8009e1e:	f000 faef 	bl	800a400 <_Z18SystemClock_Configv>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8009e22:	f000 fd37 	bl	800a894 <_ZL12MX_GPIO_Initv>
    MX_CAN1_Init();
 8009e26:	f000 fb87 	bl	800a538 <_ZL12MX_CAN1_Initv>
    MX_CAN2_Init();
 8009e2a:	f000 fbe5 	bl	800a5f8 <_ZL12MX_CAN2_Initv>
    MX_SDIO_SD_Init();
 8009e2e:	f000 fc45 	bl	800a6bc <_ZL15MX_SDIO_SD_Initv>
    MX_SPI1_Init();
 8009e32:	f000 fc63 	bl	800a6fc <_ZL12MX_SPI1_Initv>
    MX_TIM2_Init();
 8009e36:	f000 fc9d 	bl	800a774 <_ZL12MX_TIM2_Initv>
    MX_FATFS_Init();
 8009e3a:	f7ff fbff 	bl	800963c <MX_FATFS_Init>

    /* USER CODE BEGIN 2 */
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8009e3e:	210c      	movs	r1, #12
 8009e40:	487d      	ldr	r0, [pc, #500]	; (800a038 <main+0x228>)
 8009e42:	f7fa fdad 	bl	80049a0 <HAL_TIM_PWM_Start>

    nlg5 = new NLG5;
 8009e46:	201c      	movs	r0, #28
 8009e48:	f001 fe0d 	bl	800ba66 <_Znwj>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	461c      	mov	r4, r3
 8009e50:	f640 33ae 	movw	r3, #2990	; 0xbae
 8009e54:	223c      	movs	r2, #60	; 0x3c
 8009e56:	21a0      	movs	r1, #160	; 0xa0
 8009e58:	4620      	mov	r0, r4
 8009e5a:	f7ff fc78 	bl	800974e <_ZN4NLG5C1Ettt>
 8009e5e:	4b77      	ldr	r3, [pc, #476]	; (800a03c <main+0x22c>)
 8009e60:	601c      	str	r4, [r3, #0]
    ivt = new IVT;
 8009e62:	2010      	movs	r0, #16
 8009e64:	f001 fdff 	bl	800ba66 <_Znwj>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	461c      	mov	r4, r3
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	f7ff ff60 	bl	8009d32 <_ZN3IVTC1Ev>
 8009e72:	4b73      	ldr	r3, [pc, #460]	; (800a040 <main+0x230>)
 8009e74:	601c      	str	r4, [r3, #0]
    status = new Status(Status::Core | Status::Logging);
 8009e76:	206c      	movs	r0, #108	; 0x6c
 8009e78:	f001 fdf5 	bl	800ba66 <_Znwj>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	461c      	mov	r4, r3
 8009e80:	2111      	movs	r1, #17
 8009e82:	4620      	mov	r0, r4
 8009e84:	f7ff fca0 	bl	80097c8 <_ZN6StatusC1Eh>
 8009e88:	4b6e      	ldr	r3, [pc, #440]	; (800a044 <main+0x234>)
 8009e8a:	601c      	str	r4, [r3, #0]
    ltc6811 = new LTC6811(hspi1);
 8009e8c:	f44f 707f 	mov.w	r0, #1020	; 0x3fc
 8009e90:	f001 fde9 	bl	800ba66 <_Znwj>
 8009e94:	4603      	mov	r3, r0
 8009e96:	461c      	mov	r4, r3
 8009e98:	2300      	movs	r3, #0
 8009e9a:	9302      	str	r3, [sp, #8]
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	9301      	str	r3, [sp, #4]
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	9300      	str	r3, [sp, #0]
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	2202      	movs	r2, #2
 8009ea8:	4967      	ldr	r1, [pc, #412]	; (800a048 <main+0x238>)
 8009eaa:	4620      	mov	r0, r4
 8009eac:	f7fe f87e 	bl	8007fac <_ZN7LTC6811C1ER19__SPI_HandleTypeDefNS_4ModeENS_3DCPENS_6CellChENS_5AuxChENS_5STSChE>
 8009eb0:	4b66      	ldr	r3, [pc, #408]	; (800a04c <main+0x23c>)
 8009eb2:	601c      	str	r4, [r3, #0]
    pwm_fan = new PWM_Fan;
 8009eb4:	2001      	movs	r0, #1
 8009eb6:	f001 fdd6 	bl	800ba66 <_Znwj>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	461c      	mov	r4, r3
 8009ebe:	210a      	movs	r1, #10
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	f7ff fdce 	bl	8009a62 <_ZN7PWM_FanC1Eh>
 8009ec6:	4b62      	ldr	r3, [pc, #392]	; (800a050 <main+0x240>)
 8009ec8:	601c      	str	r4, [r3, #0]
    f_mount(&SDFatFS, "", 0);
 8009eca:	2200      	movs	r2, #0
 8009ecc:	4961      	ldr	r1, [pc, #388]	; (800a054 <main+0x244>)
 8009ece:	4862      	ldr	r0, [pc, #392]	; (800a058 <main+0x248>)
 8009ed0:	f7fd fd1c 	bl	800790c <f_mount>
    f_open(&SDFile, kFile, FA_WRITE | FA_OPEN_APPEND);
 8009ed4:	2232      	movs	r2, #50	; 0x32
 8009ed6:	4961      	ldr	r1, [pc, #388]	; (800a05c <main+0x24c>)
 8009ed8:	4861      	ldr	r0, [pc, #388]	; (800a060 <main+0x250>)
 8009eda:	f7fd fd5d 	bl	8007998 <f_open>
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
#if BYPASS_INITIAL_CHECK
    status->CloseAIR();
#endif
    HAL_Delay(5000);
 8009ede:	f241 3088 	movw	r0, #5000	; 0x1388
 8009ee2:	f7f6 fd7b 	bl	80009dc <HAL_Delay>

    while (1) {
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
        HAL_GPIO_TogglePin(Led0_GPIO_Port, Led0_Pin);
 8009ee6:	2101      	movs	r1, #1
 8009ee8:	485e      	ldr	r0, [pc, #376]	; (800a064 <main+0x254>)
 8009eea:	f7f7 fe56 	bl	8001b9a <HAL_GPIO_TogglePin>

        if (status->op_mode & Status::Core) {
 8009eee:	4b55      	ldr	r3, [pc, #340]	; (800a044 <main+0x234>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	f003 0301 	and.w	r3, r3, #1
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	f000 8205 	beq.w	800a308 <main+0x4f8>
            auto const voltage_status = ltc6811->GetVoltageStatus();
 8009efe:	4b53      	ldr	r3, [pc, #332]	; (800a04c <main+0x23c>)
 8009f00:	681a      	ldr	r2, [r3, #0]
 8009f02:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009f06:	4611      	mov	r1, r2
 8009f08:	4618      	mov	r0, r3
 8009f0a:	f7fe fa9d 	bl	8008448 <_ZN7LTC681116GetVoltageStatusEv>
            auto const temp_status = ltc6811->GetTemperatureStatus();
 8009f0e:	4b4f      	ldr	r3, [pc, #316]	; (800a04c <main+0x23c>)
 8009f10:	681a      	ldr	r2, [r3, #0]
 8009f12:	f107 031c 	add.w	r3, r7, #28
 8009f16:	4611      	mov	r1, r2
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f7fe fb9d 	bl	8008658 <_ZN7LTC681120GetTemperatureStatusEv>

            if (!status->isError(Status::PECError, !voltage_status.has_value()) && !status->isError(Status::PECError, !temp_status.has_value())) {
 8009f1e:	4b49      	ldr	r3, [pc, #292]	; (800a044 <main+0x234>)
 8009f20:	681c      	ldr	r4, [r3, #0]
 8009f22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7ff ff12 	bl	8009d50 <_ZNKSt8optionalI20LTC6811VoltageStatusE9has_valueEv>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	f083 0301 	eor.w	r3, r3, #1
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	461a      	mov	r2, r3
 8009f36:	2108      	movs	r1, #8
 8009f38:	4620      	mov	r0, r4
 8009f3a:	f7ff fcfa 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	f083 0301 	eor.w	r3, r3, #1
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d017      	beq.n	8009f7a <main+0x16a>
 8009f4a:	4b3e      	ldr	r3, [pc, #248]	; (800a044 <main+0x234>)
 8009f4c:	681c      	ldr	r4, [r3, #0]
 8009f4e:	f107 031c 	add.w	r3, r7, #28
 8009f52:	4618      	mov	r0, r3
 8009f54:	f7ff ff15 	bl	8009d82 <_ZNKSt8optionalI17LTC6811TempStatusE9has_valueEv>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	f083 0301 	eor.w	r3, r3, #1
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	461a      	mov	r2, r3
 8009f62:	2108      	movs	r1, #8
 8009f64:	4620      	mov	r0, r4
 8009f66:	f7ff fce4 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	f083 0301 	eor.w	r3, r3, #1
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d001      	beq.n	8009f7a <main+0x16a>
 8009f76:	2301      	movs	r3, #1
 8009f78:	e000      	b.n	8009f7c <main+0x16c>
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	f000 81ac 	beq.w	800a2da <main+0x4ca>
                status->TestLimping(voltage_status.value().min);
 8009f82:	4b30      	ldr	r3, [pc, #192]	; (800a044 <main+0x234>)
 8009f84:	681c      	ldr	r4, [r3, #0]
 8009f86:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f7ff ff12 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 8009f90:	4603      	mov	r3, r0
 8009f92:	889b      	ldrh	r3, [r3, #4]
 8009f94:	4619      	mov	r1, r3
 8009f96:	4620      	mov	r0, r4
 8009f98:	f7ff fd10 	bl	80099bc <_ZN6Status11TestLimpingEt>
                nlg5->SetChargeCurrent(voltage_status.value().max);
 8009f9c:	4b27      	ldr	r3, [pc, #156]	; (800a03c <main+0x22c>)
 8009f9e:	681c      	ldr	r4, [r3, #0]
 8009fa0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	f7ff ff05 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 8009faa:	4603      	mov	r3, r0
 8009fac:	899b      	ldrh	r3, [r3, #12]
 8009fae:	4619      	mov	r1, r3
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	f7ff fb95 	bl	80096e0 <_ZN4NLG516SetChargeCurrentEt>
                pwm_fan->SetFanDutyCycle(pwm_fan->CalcDutyCycle(temp_status.value().max));
 8009fb6:	4b26      	ldr	r3, [pc, #152]	; (800a050 <main+0x240>)
 8009fb8:	681c      	ldr	r4, [r3, #0]
 8009fba:	4b25      	ldr	r3, [pc, #148]	; (800a050 <main+0x240>)
 8009fbc:	681d      	ldr	r5, [r3, #0]
 8009fbe:	f107 031c 	add.w	r3, r7, #28
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f7ff ff0d 	bl	8009de2 <_ZNKRSt8optionalI17LTC6811TempStatusE5valueEv>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009fce:	4619      	mov	r1, r3
 8009fd0:	4628      	mov	r0, r5
 8009fd2:	f7ff fd79 	bl	8009ac8 <_ZNK7PWM_Fan13CalcDutyCycleEs>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	4619      	mov	r1, r3
 8009fda:	4620      	mov	r0, r4
 8009fdc:	f7ff fd54 	bl	8009a88 <_ZNK7PWM_Fan15SetFanDutyCycleEh>
#if CHECK_IVT
                if (!ivt->isLost()) { // This, if anything, will be the cause of error false positives
 8009fe0:	4b17      	ldr	r3, [pc, #92]	; (800a040 <main+0x230>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	f7ff fe4d 	bl	8009c84 <_ZNK3IVT6isLostEv>
 8009fea:	4603      	mov	r3, r0
 8009fec:	f083 0301 	eor.w	r3, r3, #1
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d039      	beq.n	800a06a <main+0x25a>
                    switch (ivt->isCharged(voltage_status.value().sum)) {
 8009ff6:	4b12      	ldr	r3, [pc, #72]	; (800a040 <main+0x230>)
 8009ff8:	681c      	ldr	r4, [r3, #0]
 8009ffa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009ffe:	4618      	mov	r0, r3
 800a000:	f7ff fed8 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 800a004:	4603      	mov	r3, r0
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4619      	mov	r1, r3
 800a00a:	4620      	mov	r0, r4
 800a00c:	f7ff fd90 	bl	8009b30 <_ZNK3IVT9isChargedEm>
 800a010:	4603      	mov	r3, r0
 800a012:	2b01      	cmp	r3, #1
 800a014:	d00a      	beq.n	800a02c <main+0x21c>
 800a016:	2b02      	cmp	r3, #2
 800a018:	d026      	beq.n	800a068 <main+0x258>
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d000      	beq.n	800a020 <main+0x210>

                    case IVT::Hysteresis: // Do nothing
                        break;

                    default:
                        break;
 800a01e:	e024      	b.n	800a06a <main+0x25a>
                        status->ClosePre();
 800a020:	4b08      	ldr	r3, [pc, #32]	; (800a044 <main+0x234>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	4618      	mov	r0, r3
 800a026:	f7ff fc07 	bl	8009838 <_ZN6Status8ClosePreEv>
                        break;
 800a02a:	e01e      	b.n	800a06a <main+0x25a>
                        status->OpenPre();
 800a02c:	4b05      	ldr	r3, [pc, #20]	; (800a044 <main+0x234>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4618      	mov	r0, r3
 800a032:	f7ff fc1b 	bl	800986c <_ZN6Status7OpenPreEv>
                        break;
 800a036:	e018      	b.n	800a06a <main+0x25a>
 800a038:	200001f0 	.word	0x200001f0
 800a03c:	20000248 	.word	0x20000248
 800a040:	20000254 	.word	0x20000254
 800a044:	2000024c 	.word	0x2000024c
 800a048:	20000198 	.word	0x20000198
 800a04c:	20000250 	.word	0x20000250
 800a050:	20000258 	.word	0x20000258
 800a054:	0800c008 	.word	0x0800c008
 800a058:	200004ac 	.word	0x200004ac
 800a05c:	0800bff8 	.word	0x0800bff8
 800a060:	2000027c 	.word	0x2000027c
 800a064:	40020800 	.word	0x40020800
                        break;
 800a068:	bf00      	nop
#endif
                // NOTE: Bitwise & will not short circuit like Logical &&. We want all isError() calls to happen, so do not replace & with &&.
                if (
#if CHECK_IVT
#if IVT_TIMEOUT
                        !status->isError(Status::IVTLost, ivt->isLost()) &
 800a06a:	4bb0      	ldr	r3, [pc, #704]	; (800a32c <main+0x51c>)
 800a06c:	681c      	ldr	r4, [r3, #0]
 800a06e:	4bb0      	ldr	r3, [pc, #704]	; (800a330 <main+0x520>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4618      	mov	r0, r3
 800a074:	f7ff fe06 	bl	8009c84 <_ZNK3IVT6isLostEv>
 800a078:	4603      	mov	r3, r0
 800a07a:	461a      	mov	r2, r3
 800a07c:	210a      	movs	r1, #10
 800a07e:	4620      	mov	r0, r4
 800a080:	f7ff fc57 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 800a084:	4603      	mov	r3, r0
 800a086:	f083 0301 	eor.w	r3, r3, #1
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	461c      	mov	r4, r3
#endif
#if TEST_OVERPOWER
                        !status->isError(Status::OverPower, voltage_status.value().sum * ivt->I > Status::kMaxPower) &
 800a08e:	4ba7      	ldr	r3, [pc, #668]	; (800a32c <main+0x51c>)
 800a090:	681d      	ldr	r5, [r3, #0]
 800a092:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a096:	4618      	mov	r0, r3
 800a098:	f7ff fe8c 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 800a09c:	4603      	mov	r3, r0
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	ee07 3a90 	vmov	s15, r3
 800a0a4:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800a0a8:	4ba1      	ldr	r3, [pc, #644]	; (800a330 <main+0x520>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	3308      	adds	r3, #8
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f001 f842 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 800a0b4:	eef0 7a40 	vmov.f32	s15, s0
 800a0b8:	ee68 7a27 	vmul.f32	s15, s16, s15
 800a0bc:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 800a334 <main+0x524>
 800a0c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0c8:	bfcc      	ite	gt
 800a0ca:	2301      	movgt	r3, #1
 800a0cc:	2300      	movle	r3, #0
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	2106      	movs	r1, #6
 800a0d4:	4628      	mov	r0, r5
 800a0d6:	f7ff fc2c 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	f083 0301 	eor.w	r3, r3, #1
 800a0e0:	b2db      	uxtb	r3, r3
                        !status->isError(Status::IVTLost, ivt->isLost()) &
 800a0e2:	401c      	ands	r4, r3
#endif
#if TEST_OVERCURRENT
                        !status->isError(Status::OverCurrent, ivt->I > Status::kMaxCurrent) &
 800a0e4:	4b91      	ldr	r3, [pc, #580]	; (800a32c <main+0x51c>)
 800a0e6:	681d      	ldr	r5, [r3, #0]
 800a0e8:	4b91      	ldr	r3, [pc, #580]	; (800a330 <main+0x520>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	3308      	adds	r3, #8
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f001 f822 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 800a0f4:	eeb0 7a40 	vmov.f32	s14, s0
 800a0f8:	eddf 7a8f 	vldr	s15, [pc, #572]	; 800a338 <main+0x528>
 800a0fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a104:	bfcc      	ite	gt
 800a106:	2301      	movgt	r3, #1
 800a108:	2300      	movle	r3, #0
 800a10a:	b2db      	uxtb	r3, r3
 800a10c:	461a      	mov	r2, r3
 800a10e:	2105      	movs	r1, #5
 800a110:	4628      	mov	r0, r5
 800a112:	f7ff fc0e 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 800a116:	4603      	mov	r3, r0
 800a118:	f083 0301 	eor.w	r3, r3, #1
 800a11c:	b2db      	uxtb	r3, r3
                        !status->isError(Status::OverPower, voltage_status.value().sum * ivt->I > Status::kMaxPower) &
 800a11e:	401c      	ands	r4, r3
#endif
#if TEST_ACCU_UNDERVOLTAGE
                        !status->isError(Status::AccuUnderVoltage, ivt->U2 < Status::kAccuMinVoltage) &
 800a120:	4b82      	ldr	r3, [pc, #520]	; (800a32c <main+0x51c>)
 800a122:	681d      	ldr	r5, [r3, #0]
 800a124:	4b82      	ldr	r3, [pc, #520]	; (800a330 <main+0x520>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	3304      	adds	r3, #4
 800a12a:	4618      	mov	r0, r3
 800a12c:	f001 f804 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 800a130:	eeb0 7a40 	vmov.f32	s14, s0
 800a134:	eddf 7a81 	vldr	s15, [pc, #516]	; 800a33c <main+0x52c>
 800a138:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a13c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a140:	bf4c      	ite	mi
 800a142:	2301      	movmi	r3, #1
 800a144:	2300      	movpl	r3, #0
 800a146:	b2db      	uxtb	r3, r3
 800a148:	461a      	mov	r2, r3
 800a14a:	2109      	movs	r1, #9
 800a14c:	4628      	mov	r0, r5
 800a14e:	f7ff fbf0 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 800a152:	4603      	mov	r3, r0
 800a154:	f083 0301 	eor.w	r3, r3, #1
 800a158:	b2db      	uxtb	r3, r3
                        !status->isError(Status::OverCurrent, ivt->I > Status::kMaxCurrent) &
 800a15a:	401c      	ands	r4, r3
#endif
#endif
#if TEST_UNDERVOLTAGE
                        !status->isError(Status::UnderVoltage, voltage_status.value().min < Status::kMinVoltage) &
 800a15c:	4b73      	ldr	r3, [pc, #460]	; (800a32c <main+0x51c>)
 800a15e:	681d      	ldr	r5, [r3, #0]
 800a160:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a164:	4618      	mov	r0, r3
 800a166:	f7ff fe25 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 800a16a:	4603      	mov	r3, r0
 800a16c:	889b      	ldrh	r3, [r3, #4]
 800a16e:	f647 1217 	movw	r2, #30999	; 0x7917
 800a172:	4293      	cmp	r3, r2
 800a174:	bf94      	ite	ls
 800a176:	2301      	movls	r3, #1
 800a178:	2300      	movhi	r3, #0
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	461a      	mov	r2, r3
 800a17e:	2102      	movs	r1, #2
 800a180:	4628      	mov	r0, r5
 800a182:	f7ff fbd6 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 800a186:	4603      	mov	r3, r0
 800a188:	f083 0301 	eor.w	r3, r3, #1
 800a18c:	b2db      	uxtb	r3, r3
                        !status->isError(Status::AccuUnderVoltage, ivt->U2 < Status::kAccuMinVoltage) &
 800a18e:	401c      	ands	r4, r3
#endif
#if TEST_OVERVOLTAGE
                        !status->isError(Status::OverVoltage, voltage_status.value().max > Status::kMaxVoltage) &
 800a190:	4b66      	ldr	r3, [pc, #408]	; (800a32c <main+0x51c>)
 800a192:	681d      	ldr	r5, [r3, #0]
 800a194:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a198:	4618      	mov	r0, r3
 800a19a:	f7ff fe0b 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	899b      	ldrh	r3, [r3, #12]
 800a1a2:	f24a 4210 	movw	r2, #42000	; 0xa410
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	bf8c      	ite	hi
 800a1aa:	2301      	movhi	r3, #1
 800a1ac:	2300      	movls	r3, #0
 800a1ae:	b2db      	uxtb	r3, r3
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	2101      	movs	r1, #1
 800a1b4:	4628      	mov	r0, r5
 800a1b6:	f7ff fbbc 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	f083 0301 	eor.w	r3, r3, #1
 800a1c0:	b2db      	uxtb	r3, r3
                        !status->isError(Status::UnderVoltage, voltage_status.value().min < Status::kMinVoltage) &
 800a1c2:	401c      	ands	r4, r3
#endif
#if TEST_UNDERTEMPERATURE
                        !status->isError(Status::UnderTemp, temp_status.value().min < Status::kMinTemp) &
 800a1c4:	4b59      	ldr	r3, [pc, #356]	; (800a32c <main+0x51c>)
 800a1c6:	681d      	ldr	r5, [r3, #0]
 800a1c8:	f107 031c 	add.w	r3, r7, #28
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f7ff fe08 	bl	8009de2 <_ZNKRSt8optionalI17LTC6811TempStatusE5valueEv>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a1d8:	4a59      	ldr	r2, [pc, #356]	; (800a340 <main+0x530>)
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	bfb4      	ite	lt
 800a1de:	2301      	movlt	r3, #1
 800a1e0:	2300      	movge	r3, #0
 800a1e2:	b2db      	uxtb	r3, r3
 800a1e4:	461a      	mov	r2, r3
 800a1e6:	2104      	movs	r1, #4
 800a1e8:	4628      	mov	r0, r5
 800a1ea:	f7ff fba2 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	f083 0301 	eor.w	r3, r3, #1
 800a1f4:	b2db      	uxtb	r3, r3
                        !status->isError(Status::OverVoltage, voltage_status.value().max > Status::kMaxVoltage) &
 800a1f6:	401c      	ands	r4, r3
#endif
#if TEST_OVERTEMPERATURE
                        !status->isError(Status::OverTemp, temp_status.value().max > Status::kMaxTemp) &
 800a1f8:	4b4c      	ldr	r3, [pc, #304]	; (800a32c <main+0x51c>)
 800a1fa:	681d      	ldr	r5, [r3, #0]
 800a1fc:	f107 031c 	add.w	r3, r7, #28
 800a200:	4618      	mov	r0, r3
 800a202:	f7ff fdee 	bl	8009de2 <_ZNKRSt8optionalI17LTC6811TempStatusE5valueEv>
 800a206:	4603      	mov	r3, r0
 800a208:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a20c:	f241 720c 	movw	r2, #5900	; 0x170c
 800a210:	4293      	cmp	r3, r2
 800a212:	bfcc      	ite	gt
 800a214:	2301      	movgt	r3, #1
 800a216:	2300      	movle	r3, #0
 800a218:	b2db      	uxtb	r3, r3
 800a21a:	461a      	mov	r2, r3
 800a21c:	2103      	movs	r1, #3
 800a21e:	4628      	mov	r0, r5
 800a220:	f7ff fb87 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 800a224:	4603      	mov	r3, r0
 800a226:	f083 0301 	eor.w	r3, r3, #1
 800a22a:	b2db      	uxtb	r3, r3
                        !status->isError(Status::UnderTemp, temp_status.value().min < Status::kMinTemp) &
 800a22c:	401c      	ands	r4, r3
#endif
#if TEST_OVERTEMPERATURE_CHARGING
                        !status->isError(Status::OverTempCharging, (status->op_mode & Status::Charging) && (temp_status.value().max > Status::kMaxChargeTemp)) &
 800a22e:	4b3f      	ldr	r3, [pc, #252]	; (800a32c <main+0x51c>)
 800a230:	681d      	ldr	r5, [r3, #0]
 800a232:	4b3e      	ldr	r3, [pc, #248]	; (800a32c <main+0x51c>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	f003 0304 	and.w	r3, r3, #4
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d00d      	beq.n	800a25c <main+0x44c>
 800a240:	f107 031c 	add.w	r3, r7, #28
 800a244:	4618      	mov	r0, r3
 800a246:	f7ff fdcc 	bl	8009de2 <_ZNKRSt8optionalI17LTC6811TempStatusE5valueEv>
 800a24a:	4603      	mov	r3, r0
 800a24c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a250:	f241 1230 	movw	r2, #4400	; 0x1130
 800a254:	4293      	cmp	r3, r2
 800a256:	dd01      	ble.n	800a25c <main+0x44c>
 800a258:	2301      	movs	r3, #1
 800a25a:	e000      	b.n	800a25e <main+0x44e>
 800a25c:	2300      	movs	r3, #0
 800a25e:	461a      	mov	r2, r3
 800a260:	210b      	movs	r1, #11
 800a262:	4628      	mov	r0, r5
 800a264:	f7ff fb65 	bl	8009932 <_ZN6Status7isErrorENS_5ErrorEb>
 800a268:	4603      	mov	r3, r0
 800a26a:	f083 0301 	eor.w	r3, r3, #1
 800a26e:	b2db      	uxtb	r3, r3
                        !status->isError(Status::OverTemp, temp_status.value().max > Status::kMaxTemp) &
 800a270:	4023      	ands	r3, r4
                        !status->isError(Status::OverTempCharging, (status->op_mode & Status::Charging) && (temp_status.value().max > Status::kMaxChargeTemp)) &
 800a272:	f003 0301 	and.w	r3, r3, #1
#endif
                        true
                ) {
 800a276:	2b00      	cmp	r3, #0
 800a278:	bf14      	ite	ne
 800a27a:	2301      	movne	r3, #1
 800a27c:	2300      	moveq	r3, #0
 800a27e:	b2db      	uxtb	r3, r3
                if (
 800a280:	2b00      	cmp	r3, #0
 800a282:	d004      	beq.n	800a28e <main+0x47e>
                    status->CloseAIR();
 800a284:	4b29      	ldr	r3, [pc, #164]	; (800a32c <main+0x51c>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4618      	mov	r0, r3
 800a28a:	f7ff fb09 	bl	80098a0 <_ZN6Status8CloseAIREv>
#if !CHECK_IVT
                    status->ClosePre();
#endif
                }

                CANTxData(voltage_status.value().min, voltage_status.value().max, temp_status.value().max);
 800a28e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a292:	4618      	mov	r0, r3
 800a294:	f7ff fd8e 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 800a298:	4603      	mov	r3, r0
 800a29a:	889c      	ldrh	r4, [r3, #4]
 800a29c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	f7ff fd87 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	899d      	ldrh	r5, [r3, #12]
 800a2aa:	f107 031c 	add.w	r3, r7, #28
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7ff fd97 	bl	8009de2 <_ZNKRSt8optionalI17LTC6811TempStatusE5valueEv>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a2ba:	461a      	mov	r2, r3
 800a2bc:	4629      	mov	r1, r5
 800a2be:	4620      	mov	r0, r4
 800a2c0:	f000 fdac 	bl	800ae1c <_Z9CANTxDatatts>
                CANTxVoltageLimpTotal(voltage_status.value().sum, true);
 800a2c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f7ff fd73 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	2101      	movs	r1, #1
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f000 fdf9 	bl	800aecc <_Z21CANTxVoltageLimpTotalmb>
            }

            CanTxOpMode();
 800a2da:	f000 fcfb 	bl	800acd4 <CanTxOpMode>
            CanTxError();
 800a2de:	f000 fd49 	bl	800ad74 <CanTxError>


            if (status->op_mode & Status::Balance)
 800a2e2:	4b12      	ldr	r3, [pc, #72]	; (800a32c <main+0x51c>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	f003 0302 	and.w	r3, r3, #2
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d00b      	beq.n	800a308 <main+0x4f8>
                ltc6811->BuildDischargeConfig(voltage_status.value());
 800a2f0:	4b14      	ldr	r3, [pc, #80]	; (800a344 <main+0x534>)
 800a2f2:	681c      	ldr	r4, [r3, #0]
 800a2f4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f7ff fd5b 	bl	8009db4 <_ZNKRSt8optionalI20LTC6811VoltageStatusE5valueEv>
 800a2fe:	4603      	mov	r3, r0
 800a300:	4619      	mov	r1, r3
 800a302:	4620      	mov	r0, r4
 800a304:	f7fe fa40 	bl	8008788 <_ZN7LTC681120BuildDischargeConfigERK20LTC6811VoltageStatus>

#if CAN_ENABLED
        /* Send charger command message on CAN bus.
         * Every fifth time the timeout occurs a reset command is sent if charger is in fault state.
         * Otherwise a charge command is sent. */
        if (status->op_mode & Status::Charging && nlg5->isChargerEvent()) {
 800a308:	4b08      	ldr	r3, [pc, #32]	; (800a32c <main+0x51c>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	f003 0304 	and.w	r3, r3, #4
 800a312:	2b00      	cmp	r3, #0
 800a314:	d01a      	beq.n	800a34c <main+0x53c>
 800a316:	4b0c      	ldr	r3, [pc, #48]	; (800a348 <main+0x538>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4618      	mov	r0, r3
 800a31c:	f7ff f9fd 	bl	800971a <_ZNK4NLG514isChargerEventEv>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d012      	beq.n	800a34c <main+0x53c>
 800a326:	2301      	movs	r3, #1
 800a328:	e011      	b.n	800a34e <main+0x53e>
 800a32a:	bf00      	nop
 800a32c:	2000024c 	.word	0x2000024c
 800a330:	20000254 	.word	0x20000254
 800a334:	4af42400 	.word	0x4af42400
 800a338:	43340000 	.word	0x43340000
 800a33c:	43f50000 	.word	0x43f50000
 800a340:	fffffa24 	.word	0xfffffa24
 800a344:	20000250 	.word	0x20000250
 800a348:	20000248 	.word	0x20000248
 800a34c:	2300      	movs	r3, #0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	f43f adc9 	beq.w	8009ee6 <main+0xd6>
            if ((nlg5->a_buffer[0] == 136 || nlg5->a_buffer[0] == 152) && (nlg5->b_buffer[0] == 136 || nlg5->b_buffer[0] == 152)) {
 800a354:	4b29      	ldr	r3, [pc, #164]	; (800a3fc <main+0x5ec>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	7a1b      	ldrb	r3, [r3, #8]
 800a35a:	2b88      	cmp	r3, #136	; 0x88
 800a35c:	d004      	beq.n	800a368 <main+0x558>
 800a35e:	4b27      	ldr	r3, [pc, #156]	; (800a3fc <main+0x5ec>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	7a1b      	ldrb	r3, [r3, #8]
 800a364:	2b98      	cmp	r3, #152	; 0x98
 800a366:	d109      	bne.n	800a37c <main+0x56c>
 800a368:	4b24      	ldr	r3, [pc, #144]	; (800a3fc <main+0x5ec>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	7b1b      	ldrb	r3, [r3, #12]
 800a36e:	2b88      	cmp	r3, #136	; 0x88
 800a370:	d01f      	beq.n	800a3b2 <main+0x5a2>
 800a372:	4b22      	ldr	r3, [pc, #136]	; (800a3fc <main+0x5ec>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	7b1b      	ldrb	r3, [r3, #12]
 800a378:	2b98      	cmp	r3, #152	; 0x98
 800a37a:	d01a      	beq.n	800a3b2 <main+0x5a2>
                // This condition is just here to avoid annoyingly long and obtuse boolean operations. This is the non-fault state.
            } else if (nlg5->event_counter++ > 4) {
 800a37c:	4b1f      	ldr	r3, [pc, #124]	; (800a3fc <main+0x5ec>)
 800a37e:	681a      	ldr	r2, [r3, #0]
 800a380:	7c13      	ldrb	r3, [r2, #16]
 800a382:	1c59      	adds	r1, r3, #1
 800a384:	b2c9      	uxtb	r1, r1
 800a386:	7411      	strb	r1, [r2, #16]
 800a388:	2b04      	cmp	r3, #4
 800a38a:	bf8c      	ite	hi
 800a38c:	2301      	movhi	r3, #1
 800a38e:	2300      	movls	r3, #0
 800a390:	b2db      	uxtb	r3, r3
 800a392:	2b00      	cmp	r3, #0
 800a394:	d008      	beq.n	800a3a8 <main+0x598>
                nlg5->ctrl = NLG5::C_C_EL;
 800a396:	4b19      	ldr	r3, [pc, #100]	; (800a3fc <main+0x5ec>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	2240      	movs	r2, #64	; 0x40
 800a39c:	701a      	strb	r2, [r3, #0]
                nlg5->event_counter = 0;
 800a39e:	4b17      	ldr	r3, [pc, #92]	; (800a3fc <main+0x5ec>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	741a      	strb	r2, [r3, #16]
 800a3a6:	e005      	b.n	800a3b4 <main+0x5a4>
            } else
                nlg5->ctrl = NLG5::C_C_EN;
 800a3a8:	4b14      	ldr	r3, [pc, #80]	; (800a3fc <main+0x5ec>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	2280      	movs	r2, #128	; 0x80
 800a3ae:	701a      	strb	r2, [r3, #0]
 800a3b0:	e000      	b.n	800a3b4 <main+0x5a4>
            if ((nlg5->a_buffer[0] == 136 || nlg5->a_buffer[0] == 152) && (nlg5->b_buffer[0] == 136 || nlg5->b_buffer[0] == 152)) {
 800a3b2:	bf00      	nop

            CANTxNLGAControl();
 800a3b4:	f000 fdca 	bl	800af4c <CANTxNLGAControl>
            CANTxNLGBControl();
 800a3b8:	f000 fe16 	bl	800afe8 <CANTxNLGBControl>
            nlg5->previous_tick = nlg5->tick.load();
 800a3bc:	4b0f      	ldr	r3, [pc, #60]	; (800a3fc <main+0x5ec>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	3314      	adds	r3, #20
 800a3c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a3c4:	2305      	movs	r3, #5
 800a3c6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
      }

      _GLIBCXX_ALWAYS_INLINE __int_type
      load(memory_order __m = memory_order_seq_cst) const noexcept
      {
	memory_order __b = __m & __memory_order_mask;
 800a3ca:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800a3ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f7ff f962 	bl	800969c <_ZStanSt12memory_orderSt23__memory_order_modifier>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	__glibcxx_assert(__b != memory_order_release);
	__glibcxx_assert(__b != memory_order_acq_rel);

	return __atomic_load_n(&_M_i, __m);
 800a3de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3e0:	f3bf 8f5b 	dmb	ish
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	f3bf 8f5b 	dmb	ish
 800a3ea:	4b04      	ldr	r3, [pc, #16]	; (800a3fc <main+0x5ec>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	3318      	adds	r3, #24
 800a3f0:	4611      	mov	r1, r2
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f000 fedd 	bl	800b1b2 <_ZNSt13__atomic_baseImEaSEm>
        }
    }
 800a3f8:	e575      	b.n	8009ee6 <main+0xd6>
 800a3fa:	bf00      	nop
 800a3fc:	20000248 	.word	0x20000248

0800a400 <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b0ac      	sub	sp, #176	; 0xb0
 800a404:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a406:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800a40a:	2234      	movs	r2, #52	; 0x34
 800a40c:	2100      	movs	r1, #0
 800a40e:	4618      	mov	r0, r3
 800a410:	f001 fcec 	bl	800bdec <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a414:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800a418:	2200      	movs	r2, #0
 800a41a:	601a      	str	r2, [r3, #0]
 800a41c:	605a      	str	r2, [r3, #4]
 800a41e:	609a      	str	r2, [r3, #8]
 800a420:	60da      	str	r2, [r3, #12]
 800a422:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a424:	f107 030c 	add.w	r3, r7, #12
 800a428:	225c      	movs	r2, #92	; 0x5c
 800a42a:	2100      	movs	r1, #0
 800a42c:	4618      	mov	r0, r3
 800a42e:	f001 fcdd 	bl	800bdec <memset>

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 800a432:	2300      	movs	r3, #0
 800a434:	60bb      	str	r3, [r7, #8]
 800a436:	4b3e      	ldr	r3, [pc, #248]	; (800a530 <_Z18SystemClock_Configv+0x130>)
 800a438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a43a:	4a3d      	ldr	r2, [pc, #244]	; (800a530 <_Z18SystemClock_Configv+0x130>)
 800a43c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a440:	6413      	str	r3, [r2, #64]	; 0x40
 800a442:	4b3b      	ldr	r3, [pc, #236]	; (800a530 <_Z18SystemClock_Configv+0x130>)
 800a444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a44a:	60bb      	str	r3, [r7, #8]
 800a44c:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800a44e:	2300      	movs	r3, #0
 800a450:	607b      	str	r3, [r7, #4]
 800a452:	4b38      	ldr	r3, [pc, #224]	; (800a534 <_Z18SystemClock_Configv+0x134>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800a45a:	4a36      	ldr	r2, [pc, #216]	; (800a534 <_Z18SystemClock_Configv+0x134>)
 800a45c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a460:	6013      	str	r3, [r2, #0]
 800a462:	4b34      	ldr	r3, [pc, #208]	; (800a534 <_Z18SystemClock_Configv+0x134>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a46a:	607b      	str	r3, [r7, #4]
 800a46c:	687b      	ldr	r3, [r7, #4]
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800a46e:	2302      	movs	r3, #2
 800a470:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a472:	2301      	movs	r3, #1
 800a474:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a478:	2310      	movs	r3, #16
 800a47a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a47e:	2302      	movs	r3, #2
 800a480:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a484:	2300      	movs	r3, #0
 800a486:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    RCC_OscInitStruct.PLL.PLLM = 8;
 800a48a:	2308      	movs	r3, #8
 800a48c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    RCC_OscInitStruct.PLL.PLLN = 50;
 800a490:	2332      	movs	r3, #50	; 0x32
 800a492:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a496:	2302      	movs	r3, #2
 800a498:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    RCC_OscInitStruct.PLL.PLLQ = 3;
 800a49c:	2303      	movs	r3, #3
 800a49e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    RCC_OscInitStruct.PLL.PLLR = 2;
 800a4a2:	2302      	movs	r3, #2
 800a4a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a4a8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	f7f8 f8f1 	bl	8002694 <HAL_RCC_OscConfig>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	bf14      	ite	ne
 800a4b8:	2301      	movne	r3, #1
 800a4ba:	2300      	moveq	r3, #0
 800a4bc:	b2db      	uxtb	r3, r3
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d001      	beq.n	800a4c6 <_Z18SystemClock_Configv+0xc6>
    {
        Error_Handler();
 800a4c2:	f000 fe17 	bl	800b0f4 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB busses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a4c6:	230f      	movs	r3, #15
 800a4c8:	66bb      	str	r3, [r7, #104]	; 0x68
            |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	673b      	str	r3, [r7, #112]	; 0x70
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	67bb      	str	r3, [r7, #120]	; 0x78

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800a4da:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800a4de:	2100      	movs	r1, #0
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7f7 fb75 	bl	8001bd0 <HAL_RCC_ClockConfig>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	bf14      	ite	ne
 800a4ec:	2301      	movne	r3, #1
 800a4ee:	2300      	moveq	r3, #0
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d001      	beq.n	800a4fa <_Z18SystemClock_Configv+0xfa>
    {
        Error_Handler();
 800a4f6:	f000 fdfd 	bl	800b0f4 <Error_Handler>
    }
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800a4fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a4fe:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800a500:	2300      	movs	r3, #0
 800a502:	663b      	str	r3, [r7, #96]	; 0x60
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800a504:	2300      	movs	r3, #0
 800a506:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a508:	f107 030c 	add.w	r3, r7, #12
 800a50c:	4618      	mov	r0, r3
 800a50e:	f7f7 fc45 	bl	8001d9c <HAL_RCCEx_PeriphCLKConfig>
 800a512:	4603      	mov	r3, r0
 800a514:	2b00      	cmp	r3, #0
 800a516:	bf14      	ite	ne
 800a518:	2301      	movne	r3, #1
 800a51a:	2300      	moveq	r3, #0
 800a51c:	b2db      	uxtb	r3, r3
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d001      	beq.n	800a526 <_Z18SystemClock_Configv+0x126>
    {
        Error_Handler();
 800a522:	f000 fde7 	bl	800b0f4 <Error_Handler>
    }
}
 800a526:	bf00      	nop
 800a528:	37b0      	adds	r7, #176	; 0xb0
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
 800a52e:	bf00      	nop
 800a530:	40023800 	.word	0x40023800
 800a534:	40007000 	.word	0x40007000

0800a538 <_ZL12MX_CAN1_Initv>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b08a      	sub	sp, #40	; 0x28
 800a53c:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN CAN1_Init 1 */
    CAN_FilterTypeDef  sFilterConfig;

    /* USER CODE END CAN1_Init 1 */
    hcan1.Instance = CAN1;
 800a53e:	4b2c      	ldr	r3, [pc, #176]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a540:	4a2c      	ldr	r2, [pc, #176]	; (800a5f4 <_ZL12MX_CAN1_Initv+0xbc>)
 800a542:	601a      	str	r2, [r3, #0]
    hcan1.Init.Prescaler = 16;
 800a544:	4b2a      	ldr	r3, [pc, #168]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a546:	2210      	movs	r2, #16
 800a548:	605a      	str	r2, [r3, #4]
    hcan1.Init.Mode = CAN_MODE_NORMAL;
 800a54a:	4b29      	ldr	r3, [pc, #164]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a54c:	2200      	movs	r2, #0
 800a54e:	609a      	str	r2, [r3, #8]
    hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800a550:	4b27      	ldr	r3, [pc, #156]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a552:	2200      	movs	r2, #0
 800a554:	60da      	str	r2, [r3, #12]
    hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800a556:	4b26      	ldr	r3, [pc, #152]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a558:	2200      	movs	r2, #0
 800a55a:	611a      	str	r2, [r3, #16]
    hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800a55c:	4b24      	ldr	r3, [pc, #144]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a55e:	2200      	movs	r2, #0
 800a560:	615a      	str	r2, [r3, #20]
    hcan1.Init.TimeTriggeredMode = DISABLE;
 800a562:	4b23      	ldr	r3, [pc, #140]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a564:	2200      	movs	r2, #0
 800a566:	761a      	strb	r2, [r3, #24]
    hcan1.Init.AutoBusOff = DISABLE;
 800a568:	4b21      	ldr	r3, [pc, #132]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a56a:	2200      	movs	r2, #0
 800a56c:	765a      	strb	r2, [r3, #25]
    hcan1.Init.AutoWakeUp = DISABLE;
 800a56e:	4b20      	ldr	r3, [pc, #128]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a570:	2200      	movs	r2, #0
 800a572:	769a      	strb	r2, [r3, #26]
    hcan1.Init.AutoRetransmission = DISABLE;
 800a574:	4b1e      	ldr	r3, [pc, #120]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a576:	2200      	movs	r2, #0
 800a578:	76da      	strb	r2, [r3, #27]
    hcan1.Init.ReceiveFifoLocked = DISABLE;
 800a57a:	4b1d      	ldr	r3, [pc, #116]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a57c:	2200      	movs	r2, #0
 800a57e:	771a      	strb	r2, [r3, #28]
    hcan1.Init.TransmitFifoPriority = DISABLE;
 800a580:	4b1b      	ldr	r3, [pc, #108]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a582:	2200      	movs	r2, #0
 800a584:	775a      	strb	r2, [r3, #29]
    if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800a586:	481a      	ldr	r0, [pc, #104]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a588:	f7f6 fa4a 	bl	8000a20 <HAL_CAN_Init>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	bf14      	ite	ne
 800a592:	2301      	movne	r3, #1
 800a594:	2300      	moveq	r3, #0
 800a596:	b2db      	uxtb	r3, r3
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d001      	beq.n	800a5a0 <_ZL12MX_CAN1_Initv+0x68>
        Error_Handler();
 800a59c:	f000 fdaa 	bl	800b0f4 <Error_Handler>
    /* USER CODE BEGIN CAN1_Init 2 */

    sFilterConfig.FilterBank = 0;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT; // allows two IDs to be set to one filter with IDLIST
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterIdHigh = 0x0000; // first ID
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000; //second ID
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000; // don't think anything goes here
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 800a5bc:	2301      	movs	r3, #1
 800a5be:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterActivation = ENABLE;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	623b      	str	r3, [r7, #32]
    sFilterConfig.SlaveStartFilterBank = 14;
 800a5c4:	230e      	movs	r3, #14
 800a5c6:	627b      	str	r3, [r7, #36]	; 0x24

    if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 800a5c8:	463b      	mov	r3, r7
 800a5ca:	4619      	mov	r1, r3
 800a5cc:	4808      	ldr	r0, [pc, #32]	; (800a5f0 <_ZL12MX_CAN1_Initv+0xb8>)
 800a5ce:	f7f6 fb23 	bl	8000c18 <HAL_CAN_ConfigFilter>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	bf14      	ite	ne
 800a5d8:	2301      	movne	r3, #1
 800a5da:	2300      	moveq	r3, #0
 800a5dc:	b2db      	uxtb	r3, r3
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d001      	beq.n	800a5e6 <_ZL12MX_CAN1_Initv+0xae>
        /* Filter configuration Error */
        Error_Handler();
 800a5e2:	f000 fd87 	bl	800b0f4 <Error_Handler>
    }


    /* USER CODE END CAN1_Init 2 */

}
 800a5e6:	bf00      	nop
 800a5e8:	3728      	adds	r7, #40	; 0x28
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop
 800a5f0:	200000c4 	.word	0x200000c4
 800a5f4:	40006400 	.word	0x40006400

0800a5f8 <_ZL12MX_CAN2_Initv>:
 * @brief CAN2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN2_Init(void)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b08a      	sub	sp, #40	; 0x28
 800a5fc:	af00      	add	r7, sp, #0
    /* USER CODE END CAN2_Init 0 */

    /* USER CODE BEGIN CAN2_Init 1 */

    /* USER CODE END CAN2_Init 1 */
    hcan2.Instance = CAN2;
 800a5fe:	4b2c      	ldr	r3, [pc, #176]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a600:	4a2c      	ldr	r2, [pc, #176]	; (800a6b4 <_ZL12MX_CAN2_Initv+0xbc>)
 800a602:	601a      	str	r2, [r3, #0]
    hcan2.Init.Prescaler = 16;
 800a604:	4b2a      	ldr	r3, [pc, #168]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a606:	2210      	movs	r2, #16
 800a608:	605a      	str	r2, [r3, #4]
    hcan2.Init.Mode = CAN_MODE_NORMAL;
 800a60a:	4b29      	ldr	r3, [pc, #164]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a60c:	2200      	movs	r2, #0
 800a60e:	609a      	str	r2, [r3, #8]
    hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800a610:	4b27      	ldr	r3, [pc, #156]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a612:	2200      	movs	r2, #0
 800a614:	60da      	str	r2, [r3, #12]
    hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 800a616:	4b26      	ldr	r3, [pc, #152]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a618:	2200      	movs	r2, #0
 800a61a:	611a      	str	r2, [r3, #16]
    hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 800a61c:	4b24      	ldr	r3, [pc, #144]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a61e:	2200      	movs	r2, #0
 800a620:	615a      	str	r2, [r3, #20]
    hcan2.Init.TimeTriggeredMode = DISABLE;
 800a622:	4b23      	ldr	r3, [pc, #140]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a624:	2200      	movs	r2, #0
 800a626:	761a      	strb	r2, [r3, #24]
    hcan2.Init.AutoBusOff = DISABLE;
 800a628:	4b21      	ldr	r3, [pc, #132]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a62a:	2200      	movs	r2, #0
 800a62c:	765a      	strb	r2, [r3, #25]
    hcan2.Init.AutoWakeUp = DISABLE;
 800a62e:	4b20      	ldr	r3, [pc, #128]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a630:	2200      	movs	r2, #0
 800a632:	769a      	strb	r2, [r3, #26]
    hcan2.Init.AutoRetransmission = DISABLE;
 800a634:	4b1e      	ldr	r3, [pc, #120]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a636:	2200      	movs	r2, #0
 800a638:	76da      	strb	r2, [r3, #27]
    hcan2.Init.ReceiveFifoLocked = DISABLE;
 800a63a:	4b1d      	ldr	r3, [pc, #116]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a63c:	2200      	movs	r2, #0
 800a63e:	771a      	strb	r2, [r3, #28]
    hcan2.Init.TransmitFifoPriority = DISABLE;
 800a640:	4b1b      	ldr	r3, [pc, #108]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a642:	2200      	movs	r2, #0
 800a644:	775a      	strb	r2, [r3, #29]
    if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800a646:	481a      	ldr	r0, [pc, #104]	; (800a6b0 <_ZL12MX_CAN2_Initv+0xb8>)
 800a648:	f7f6 f9ea 	bl	8000a20 <HAL_CAN_Init>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	bf14      	ite	ne
 800a652:	2301      	movne	r3, #1
 800a654:	2300      	moveq	r3, #0
 800a656:	b2db      	uxtb	r3, r3
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d001      	beq.n	800a660 <_ZL12MX_CAN2_Initv+0x68>
    {
        Error_Handler();
 800a65c:	f000 fd4a 	bl	800b0f4 <Error_Handler>
    }
    /* USER CODE BEGIN CAN2_Init 2 */
    sFilterConfig.FilterBank = 0;
 800a660:	2300      	movs	r3, #0
 800a662:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800a664:	2300      	movs	r3, #0
 800a666:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT; // allows two IDs to be set to one filter with IDLIST
 800a668:	2301      	movs	r3, #1
 800a66a:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterIdHigh = 0x0000; // first ID
 800a66c:	2300      	movs	r3, #0
 800a66e:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 800a670:	2300      	movs	r3, #0
 800a672:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000; //second ID
 800a674:	2300      	movs	r3, #0
 800a676:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000; // don't think anything goes here
 800a678:	2300      	movs	r3, #0
 800a67a:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800a67c:	2300      	movs	r3, #0
 800a67e:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterActivation = ENABLE;
 800a680:	2301      	movs	r3, #1
 800a682:	623b      	str	r3, [r7, #32]
    sFilterConfig.SlaveStartFilterBank = 14;
 800a684:	230e      	movs	r3, #14
 800a686:	627b      	str	r3, [r7, #36]	; 0x24

    if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 800a688:	463b      	mov	r3, r7
 800a68a:	4619      	mov	r1, r3
 800a68c:	480a      	ldr	r0, [pc, #40]	; (800a6b8 <_ZL12MX_CAN2_Initv+0xc0>)
 800a68e:	f7f6 fac3 	bl	8000c18 <HAL_CAN_ConfigFilter>
 800a692:	4603      	mov	r3, r0
 800a694:	2b00      	cmp	r3, #0
 800a696:	bf14      	ite	ne
 800a698:	2301      	movne	r3, #1
 800a69a:	2300      	moveq	r3, #0
 800a69c:	b2db      	uxtb	r3, r3
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d001      	beq.n	800a6a6 <_ZL12MX_CAN2_Initv+0xae>
        /* Filter configuration Error */
        Error_Handler();
 800a6a2:	f000 fd27 	bl	800b0f4 <Error_Handler>
    }
    /* USER CODE END CAN2_Init 2 */

}
 800a6a6:	bf00      	nop
 800a6a8:	3728      	adds	r7, #40	; 0x28
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bd80      	pop	{r7, pc}
 800a6ae:	bf00      	nop
 800a6b0:	200000ec 	.word	0x200000ec
 800a6b4:	40006800 	.word	0x40006800
 800a6b8:	200000c4 	.word	0x200000c4

0800a6bc <_ZL15MX_SDIO_SD_Initv>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	af00      	add	r7, sp, #0
    /* USER CODE END SDIO_Init 0 */

    /* USER CODE BEGIN SDIO_Init 1 */

    /* USER CODE END SDIO_Init 1 */
    hsd.Instance = SDIO;
 800a6c0:	4b0c      	ldr	r3, [pc, #48]	; (800a6f4 <_ZL15MX_SDIO_SD_Initv+0x38>)
 800a6c2:	4a0d      	ldr	r2, [pc, #52]	; (800a6f8 <_ZL15MX_SDIO_SD_Initv+0x3c>)
 800a6c4:	601a      	str	r2, [r3, #0]
    hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800a6c6:	4b0b      	ldr	r3, [pc, #44]	; (800a6f4 <_ZL15MX_SDIO_SD_Initv+0x38>)
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	605a      	str	r2, [r3, #4]
    hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800a6cc:	4b09      	ldr	r3, [pc, #36]	; (800a6f4 <_ZL15MX_SDIO_SD_Initv+0x38>)
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	609a      	str	r2, [r3, #8]
    hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800a6d2:	4b08      	ldr	r3, [pc, #32]	; (800a6f4 <_ZL15MX_SDIO_SD_Initv+0x38>)
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	60da      	str	r2, [r3, #12]
    hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800a6d8:	4b06      	ldr	r3, [pc, #24]	; (800a6f4 <_ZL15MX_SDIO_SD_Initv+0x38>)
 800a6da:	2200      	movs	r2, #0
 800a6dc:	611a      	str	r2, [r3, #16]
    hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800a6de:	4b05      	ldr	r3, [pc, #20]	; (800a6f4 <_ZL15MX_SDIO_SD_Initv+0x38>)
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	615a      	str	r2, [r3, #20]
    hsd.Init.ClockDiv = 0;
 800a6e4:	4b03      	ldr	r3, [pc, #12]	; (800a6f4 <_ZL15MX_SDIO_SD_Initv+0x38>)
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	619a      	str	r2, [r3, #24]
    /* USER CODE BEGIN SDIO_Init 2 */

    /* USER CODE END SDIO_Init 2 */

}
 800a6ea:	bf00      	nop
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f2:	4770      	bx	lr
 800a6f4:	20000114 	.word	0x20000114
 800a6f8:	40012c00 	.word	0x40012c00

0800a6fc <_ZL12MX_SPI1_Initv>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI1_Init 1 */

    /* USER CODE END SPI1_Init 1 */
    /* SPI1 parameter configuration*/
    hspi1.Instance = SPI1;
 800a700:	4b1a      	ldr	r3, [pc, #104]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a702:	4a1b      	ldr	r2, [pc, #108]	; (800a770 <_ZL12MX_SPI1_Initv+0x74>)
 800a704:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 800a706:	4b19      	ldr	r3, [pc, #100]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a708:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a70c:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800a70e:	4b17      	ldr	r3, [pc, #92]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a710:	2200      	movs	r2, #0
 800a712:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT; // correct
 800a714:	4b15      	ldr	r3, [pc, #84]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a716:	2200      	movs	r2, #0
 800a718:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; // correct
 800a71a:	4b14      	ldr	r3, [pc, #80]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a71c:	2200      	movs	r2, #0
 800a71e:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_2EDGE; // I THINK this is now correct (was 0)
 800a720:	4b12      	ldr	r3, [pc, #72]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a722:	2201      	movs	r2, #1
 800a724:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 800a726:	4b11      	ldr	r3, [pc, #68]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a728:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a72c:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a72e:	4b0f      	ldr	r3, [pc, #60]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a730:	2200      	movs	r2, #0
 800a732:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a734:	4b0d      	ldr	r3, [pc, #52]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a736:	2200      	movs	r2, #0
 800a738:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800a73a:	4b0c      	ldr	r3, [pc, #48]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a73c:	2200      	movs	r2, #0
 800a73e:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a740:	4b0a      	ldr	r3, [pc, #40]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a742:	2200      	movs	r2, #0
 800a744:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 10;
 800a746:	4b09      	ldr	r3, [pc, #36]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a748:	220a      	movs	r2, #10
 800a74a:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800a74c:	4807      	ldr	r0, [pc, #28]	; (800a76c <_ZL12MX_SPI1_Initv+0x70>)
 800a74e:	f7f9 fb73 	bl	8003e38 <HAL_SPI_Init>
 800a752:	4603      	mov	r3, r0
 800a754:	2b00      	cmp	r3, #0
 800a756:	bf14      	ite	ne
 800a758:	2301      	movne	r3, #1
 800a75a:	2300      	moveq	r3, #0
 800a75c:	b2db      	uxtb	r3, r3
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d001      	beq.n	800a766 <_ZL12MX_SPI1_Initv+0x6a>
    {
        Error_Handler();
 800a762:	f000 fcc7 	bl	800b0f4 <Error_Handler>
    }
    /* USER CODE BEGIN SPI1_Init 2 */

    /* USER CODE END SPI1_Init 2 */

}
 800a766:	bf00      	nop
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	20000198 	.word	0x20000198
 800a770:	40013000 	.word	0x40013000

0800a774 <_ZL12MX_TIM2_Initv>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b08e      	sub	sp, #56	; 0x38
 800a778:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a77a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a77e:	2200      	movs	r2, #0
 800a780:	601a      	str	r2, [r3, #0]
 800a782:	605a      	str	r2, [r3, #4]
 800a784:	609a      	str	r2, [r3, #8]
 800a786:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a788:	f107 0320 	add.w	r3, r7, #32
 800a78c:	2200      	movs	r2, #0
 800a78e:	601a      	str	r2, [r3, #0]
 800a790:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 800a792:	1d3b      	adds	r3, r7, #4
 800a794:	2200      	movs	r2, #0
 800a796:	601a      	str	r2, [r3, #0]
 800a798:	605a      	str	r2, [r3, #4]
 800a79a:	609a      	str	r2, [r3, #8]
 800a79c:	60da      	str	r2, [r3, #12]
 800a79e:	611a      	str	r2, [r3, #16]
 800a7a0:	615a      	str	r2, [r3, #20]
 800a7a2:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM2_Init 1 */
    /* In the code below, prescaler is 800 as 16MHz / 800 == 20kHz. */
    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 800a7a4:	4b3a      	ldr	r3, [pc, #232]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a7a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a7aa:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 800;
 800a7ac:	4b38      	ldr	r3, [pc, #224]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a7ae:	f44f 7248 	mov.w	r2, #800	; 0x320
 800a7b2:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a7b4:	4b36      	ldr	r3, [pc, #216]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 19999;
 800a7ba:	4b35      	ldr	r3, [pc, #212]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a7bc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800a7c0:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a7c2:	4b33      	ldr	r3, [pc, #204]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a7c8:	4b31      	ldr	r3, [pc, #196]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a7ce:	4830      	ldr	r0, [pc, #192]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a7d0:	f7fa f886 	bl	80048e0 <HAL_TIM_Base_Init>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	bf14      	ite	ne
 800a7da:	2301      	movne	r3, #1
 800a7dc:	2300      	moveq	r3, #0
 800a7de:	b2db      	uxtb	r3, r3
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d001      	beq.n	800a7e8 <_ZL12MX_TIM2_Initv+0x74>
    {
        Error_Handler();
 800a7e4:	f000 fc86 	bl	800b0f4 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a7e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a7ec:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a7ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a7f2:	4619      	mov	r1, r3
 800a7f4:	4826      	ldr	r0, [pc, #152]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a7f6:	f7fa f9d7 	bl	8004ba8 <HAL_TIM_ConfigClockSource>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	bf14      	ite	ne
 800a800:	2301      	movne	r3, #1
 800a802:	2300      	moveq	r3, #0
 800a804:	b2db      	uxtb	r3, r3
 800a806:	2b00      	cmp	r3, #0
 800a808:	d001      	beq.n	800a80e <_ZL12MX_TIM2_Initv+0x9a>
    {
        Error_Handler();
 800a80a:	f000 fc73 	bl	800b0f4 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800a80e:	4820      	ldr	r0, [pc, #128]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a810:	f7fa f891 	bl	8004936 <HAL_TIM_PWM_Init>
 800a814:	4603      	mov	r3, r0
 800a816:	2b00      	cmp	r3, #0
 800a818:	bf14      	ite	ne
 800a81a:	2301      	movne	r3, #1
 800a81c:	2300      	moveq	r3, #0
 800a81e:	b2db      	uxtb	r3, r3
 800a820:	2b00      	cmp	r3, #0
 800a822:	d001      	beq.n	800a828 <_ZL12MX_TIM2_Initv+0xb4>
    {
        Error_Handler();
 800a824:	f000 fc66 	bl	800b0f4 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a828:	2300      	movs	r3, #0
 800a82a:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a82c:	2300      	movs	r3, #0
 800a82e:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a830:	f107 0320 	add.w	r3, r7, #32
 800a834:	4619      	mov	r1, r3
 800a836:	4816      	ldr	r0, [pc, #88]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a838:	f7fa fd7e 	bl	8005338 <HAL_TIMEx_MasterConfigSynchronization>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	bf14      	ite	ne
 800a842:	2301      	movne	r3, #1
 800a844:	2300      	moveq	r3, #0
 800a846:	b2db      	uxtb	r3, r3
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d001      	beq.n	800a850 <_ZL12MX_TIM2_Initv+0xdc>
    {
        Error_Handler();
 800a84c:	f000 fc52 	bl	800b0f4 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a850:	2360      	movs	r3, #96	; 0x60
 800a852:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 0;
 800a854:	2300      	movs	r3, #0
 800a856:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a858:	2300      	movs	r3, #0
 800a85a:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a85c:	2300      	movs	r3, #0
 800a85e:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800a860:	1d3b      	adds	r3, r7, #4
 800a862:	220c      	movs	r2, #12
 800a864:	4619      	mov	r1, r3
 800a866:	480a      	ldr	r0, [pc, #40]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a868:	f7fa f8d8 	bl	8004a1c <HAL_TIM_PWM_ConfigChannel>
 800a86c:	4603      	mov	r3, r0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	bf14      	ite	ne
 800a872:	2301      	movne	r3, #1
 800a874:	2300      	moveq	r3, #0
 800a876:	b2db      	uxtb	r3, r3
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d001      	beq.n	800a880 <_ZL12MX_TIM2_Initv+0x10c>
    {
        Error_Handler();
 800a87c:	f000 fc3a 	bl	800b0f4 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */
    HAL_TIM_MspPostInit(&htim2);
 800a880:	4803      	ldr	r0, [pc, #12]	; (800a890 <_ZL12MX_TIM2_Initv+0x11c>)
 800a882:	f000 ffc9 	bl	800b818 <HAL_TIM_MspPostInit>

}
 800a886:	bf00      	nop
 800a888:	3738      	adds	r7, #56	; 0x38
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}
 800a88e:	bf00      	nop
 800a890:	200001f0 	.word	0x200001f0

0800a894 <_ZL12MX_GPIO_Initv>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b08a      	sub	sp, #40	; 0x28
 800a898:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a89a:	f107 0314 	add.w	r3, r7, #20
 800a89e:	2200      	movs	r2, #0
 800a8a0:	601a      	str	r2, [r3, #0]
 800a8a2:	605a      	str	r2, [r3, #4]
 800a8a4:	609a      	str	r2, [r3, #8]
 800a8a6:	60da      	str	r2, [r3, #12]
 800a8a8:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	613b      	str	r3, [r7, #16]
 800a8ae:	4b55      	ldr	r3, [pc, #340]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a8b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8b2:	4a54      	ldr	r2, [pc, #336]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a8b4:	f043 0304 	orr.w	r3, r3, #4
 800a8b8:	6313      	str	r3, [r2, #48]	; 0x30
 800a8ba:	4b52      	ldr	r3, [pc, #328]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a8bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8be:	f003 0304 	and.w	r3, r3, #4
 800a8c2:	613b      	str	r3, [r7, #16]
 800a8c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	60fb      	str	r3, [r7, #12]
 800a8ca:	4b4e      	ldr	r3, [pc, #312]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a8cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ce:	4a4d      	ldr	r2, [pc, #308]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a8d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8d4:	6313      	str	r3, [r2, #48]	; 0x30
 800a8d6:	4b4b      	ldr	r3, [pc, #300]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a8d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8de:	60fb      	str	r3, [r7, #12]
 800a8e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	60bb      	str	r3, [r7, #8]
 800a8e6:	4b47      	ldr	r3, [pc, #284]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a8e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ea:	4a46      	ldr	r2, [pc, #280]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a8ec:	f043 0301 	orr.w	r3, r3, #1
 800a8f0:	6313      	str	r3, [r2, #48]	; 0x30
 800a8f2:	4b44      	ldr	r3, [pc, #272]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a8f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8f6:	f003 0301 	and.w	r3, r3, #1
 800a8fa:	60bb      	str	r3, [r7, #8]
 800a8fc:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a8fe:	2300      	movs	r3, #0
 800a900:	607b      	str	r3, [r7, #4]
 800a902:	4b40      	ldr	r3, [pc, #256]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a906:	4a3f      	ldr	r2, [pc, #252]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a908:	f043 0302 	orr.w	r3, r3, #2
 800a90c:	6313      	str	r3, [r2, #48]	; 0x30
 800a90e:	4b3d      	ldr	r3, [pc, #244]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a912:	f003 0302 	and.w	r3, r3, #2
 800a916:	607b      	str	r3, [r7, #4]
 800a918:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a91a:	2300      	movs	r3, #0
 800a91c:	603b      	str	r3, [r7, #0]
 800a91e:	4b39      	ldr	r3, [pc, #228]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a922:	4a38      	ldr	r2, [pc, #224]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a924:	f043 0308 	orr.w	r3, r3, #8
 800a928:	6313      	str	r3, [r2, #48]	; 0x30
 800a92a:	4b36      	ldr	r3, [pc, #216]	; (800aa04 <_ZL12MX_GPIO_Initv+0x170>)
 800a92c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a92e:	f003 0308 	and.w	r3, r3, #8
 800a932:	603b      	str	r3, [r7, #0]
 800a934:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, Led0_Pin|Led1_Pin|Led2_Pin|Led3_Pin
 800a936:	2201      	movs	r2, #1
 800a938:	213f      	movs	r1, #63	; 0x3f
 800a93a:	4833      	ldr	r0, [pc, #204]	; (800aa08 <_ZL12MX_GPIO_Initv+0x174>)
 800a93c:	f7f7 f914 	bl	8001b68 <HAL_GPIO_WritePin>
            |IO_1_Pin|IO_2_Pin, GPIO_PIN_SET);

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(IO_0_GPIO_Port, IO_0_Pin, GPIO_PIN_RESET);
 800a940:	2200      	movs	r2, #0
 800a942:	2180      	movs	r1, #128	; 0x80
 800a944:	4831      	ldr	r0, [pc, #196]	; (800aa0c <_ZL12MX_GPIO_Initv+0x178>)
 800a946:	f7f7 f90f 	bl	8001b68 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, PreCharge_Pin|BMSrelay_Pin, GPIO_PIN_RESET);
 800a94a:	2200      	movs	r2, #0
 800a94c:	2103      	movs	r1, #3
 800a94e:	4830      	ldr	r0, [pc, #192]	; (800aa10 <_ZL12MX_GPIO_Initv+0x17c>)
 800a950:	f7f7 f90a 	bl	8001b68 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : Led0_Pin Led1_Pin Led2_Pin Led3_Pin
                           IO_1_Pin IO_2_Pin */
    GPIO_InitStruct.Pin = Led0_Pin|Led1_Pin|Led2_Pin|Led3_Pin
 800a954:	233f      	movs	r3, #63	; 0x3f
 800a956:	617b      	str	r3, [r7, #20]
            |IO_1_Pin|IO_2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a958:	2301      	movs	r3, #1
 800a95a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a95c:	2300      	movs	r3, #0
 800a95e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a960:	2300      	movs	r3, #0
 800a962:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a964:	f107 0314 	add.w	r3, r7, #20
 800a968:	4619      	mov	r1, r3
 800a96a:	4827      	ldr	r0, [pc, #156]	; (800aa08 <_ZL12MX_GPIO_Initv+0x174>)
 800a96c:	f7f6 ff52 	bl	8001814 <HAL_GPIO_Init>

    /*Configure GPIO pin : IO_0_Pin */
    GPIO_InitStruct.Pin = IO_0_Pin;
 800a970:	2380      	movs	r3, #128	; 0x80
 800a972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a974:	2301      	movs	r3, #1
 800a976:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a978:	2300      	movs	r3, #0
 800a97a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a97c:	2300      	movs	r3, #0
 800a97e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(IO_0_GPIO_Port, &GPIO_InitStruct);
 800a980:	f107 0314 	add.w	r3, r7, #20
 800a984:	4619      	mov	r1, r3
 800a986:	4821      	ldr	r0, [pc, #132]	; (800aa0c <_ZL12MX_GPIO_Initv+0x178>)
 800a988:	f7f6 ff44 	bl	8001814 <HAL_GPIO_Init>

    /*Configure GPIO pins : PreCharge_Pin BMSrelay_Pin */
    GPIO_InitStruct.Pin = PreCharge_Pin|BMSrelay_Pin;
 800a98c:	2303      	movs	r3, #3
 800a98e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a990:	2301      	movs	r3, #1
 800a992:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a994:	2300      	movs	r3, #0
 800a996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a998:	2300      	movs	r3, #0
 800a99a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a99c:	f107 0314 	add.w	r3, r7, #20
 800a9a0:	4619      	mov	r1, r3
 800a9a2:	481b      	ldr	r0, [pc, #108]	; (800aa10 <_ZL12MX_GPIO_Initv+0x17c>)
 800a9a4:	f7f6 ff36 	bl	8001814 <HAL_GPIO_Init>

    /*Configure GPIO pin : FansPWM_Pin */
    GPIO_InitStruct.Pin = FansPWM_Pin;
 800a9a8:	2304      	movs	r3, #4
 800a9aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9ac:	2302      	movs	r3, #2
 800a9ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FansPWM_GPIO_Port, &GPIO_InitStruct);
 800a9bc:	f107 0314 	add.w	r3, r7, #20
 800a9c0:	4619      	mov	r1, r3
 800a9c2:	4813      	ldr	r0, [pc, #76]	; (800aa10 <_ZL12MX_GPIO_Initv+0x17c>)
 800a9c4:	f7f6 ff26 	bl	8001814 <HAL_GPIO_Init>

    /*Configure GPIO pins : Det_Pin Lock_Pin Det_Lock_Pin */
    GPIO_InitStruct.Pin = Det_Pin|Lock_Pin|Det_Lock_Pin;
 800a9c8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800a9cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a9d6:	f107 0314 	add.w	r3, r7, #20
 800a9da:	4619      	mov	r1, r3
 800a9dc:	480b      	ldr	r0, [pc, #44]	; (800aa0c <_ZL12MX_GPIO_Initv+0x178>)
 800a9de:	f7f6 ff19 	bl	8001814 <HAL_GPIO_Init>

    /*Configure GPIO pin : SOS_Pin */
    GPIO_InitStruct.Pin = SOS_Pin;
 800a9e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a9e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a9e8:	2303      	movs	r3, #3
 800a9ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SOS_GPIO_Port, &GPIO_InitStruct);
 800a9f0:	f107 0314 	add.w	r3, r7, #20
 800a9f4:	4619      	mov	r1, r3
 800a9f6:	4806      	ldr	r0, [pc, #24]	; (800aa10 <_ZL12MX_GPIO_Initv+0x17c>)
 800a9f8:	f7f6 ff0c 	bl	8001814 <HAL_GPIO_Init>

}
 800a9fc:	bf00      	nop
 800a9fe:	3728      	adds	r7, #40	; 0x28
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}
 800aa04:	40023800 	.word	0x40023800
 800aa08:	40020800 	.word	0x40020800
 800aa0c:	40020000 	.word	0x40020000
 800aa10:	40020400 	.word	0x40020400

0800aa14 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
// CAN0 / CAN2
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b08c      	sub	sp, #48	; 0x30
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef   RxHeader;
    uint8_t data[8] = { 0 };
 800aa1c:	f107 030c 	add.w	r3, r7, #12
 800aa20:	2200      	movs	r2, #0
 800aa22:	601a      	str	r2, [r3, #0]
 800aa24:	605a      	str	r2, [r3, #4]

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, data) == HAL_OK) {
 800aa26:	f107 030c 	add.w	r3, r7, #12
 800aa2a:	f107 0214 	add.w	r2, r7, #20
 800aa2e:	2100      	movs	r1, #0
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f7f6 faac 	bl	8000f8e <HAL_CAN_GetRxMessage>
 800aa36:	4603      	mov	r3, r0
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	bf0c      	ite	eq
 800aa3c:	2301      	moveq	r3, #1
 800aa3e:	2300      	movne	r3, #0
 800aa40:	b2db      	uxtb	r3, r3
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d073      	beq.n	800ab2e <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
        switch(static_cast<CAN0_ID>(RxHeader.StdId)) {
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	b29b      	uxth	r3, r3
 800aa4a:	f240 5222 	movw	r2, #1314	; 0x522
 800aa4e:	4293      	cmp	r3, r2
 800aa50:	d02a      	beq.n	800aaa8 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>
 800aa52:	f240 5223 	movw	r2, #1315	; 0x523
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d047      	beq.n	800aaea <HAL_CAN_RxFifo0MsgPendingCallback+0xd6>
 800aa5a:	f240 5221 	movw	r2, #1313	; 0x521
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d000      	beq.n	800aa64 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>
            ivt->tick = 0;
            break;


        default:
            break;
 800aa62:	e064      	b.n	800ab2e <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
            ivt->I = static_cast<int32_t>(data[2] << 24 | data[3] << 16 | data[4] << 8 | data[5]) / 1000.0f;
 800aa64:	7bbb      	ldrb	r3, [r7, #14]
 800aa66:	061a      	lsls	r2, r3, #24
 800aa68:	7bfb      	ldrb	r3, [r7, #15]
 800aa6a:	041b      	lsls	r3, r3, #16
 800aa6c:	431a      	orrs	r2, r3
 800aa6e:	7c3b      	ldrb	r3, [r7, #16]
 800aa70:	021b      	lsls	r3, r3, #8
 800aa72:	4313      	orrs	r3, r2
 800aa74:	7c7a      	ldrb	r2, [r7, #17]
 800aa76:	4313      	orrs	r3, r2
 800aa78:	ee07 3a90 	vmov	s15, r3
 800aa7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa80:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800ab38 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>
 800aa84:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800aa88:	4b2c      	ldr	r3, [pc, #176]	; (800ab3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	3308      	adds	r3, #8
 800aa8e:	eeb0 0a66 	vmov.f32	s0, s13
 800aa92:	4618      	mov	r0, r3
 800aa94:	f000 fbac 	bl	800b1f0 <_ZNSt6atomicIfEaSEf>
            ivt->tick = 0;
 800aa98:	4b28      	ldr	r3, [pc, #160]	; (800ab3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	330c      	adds	r3, #12
 800aa9e:	2100      	movs	r1, #0
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f000 fb86 	bl	800b1b2 <_ZNSt13__atomic_baseImEaSEm>
            break;
 800aaa6:	e042      	b.n	800ab2e <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
            ivt->U1 = static_cast<int32_t>(data[2] << 24 | data[3] << 16 | data[4] << 8 | data[5]) / 1000.0f;
 800aaa8:	7bbb      	ldrb	r3, [r7, #14]
 800aaaa:	061a      	lsls	r2, r3, #24
 800aaac:	7bfb      	ldrb	r3, [r7, #15]
 800aaae:	041b      	lsls	r3, r3, #16
 800aab0:	431a      	orrs	r2, r3
 800aab2:	7c3b      	ldrb	r3, [r7, #16]
 800aab4:	021b      	lsls	r3, r3, #8
 800aab6:	4313      	orrs	r3, r2
 800aab8:	7c7a      	ldrb	r2, [r7, #17]
 800aaba:	4313      	orrs	r3, r2
 800aabc:	ee07 3a90 	vmov	s15, r3
 800aac0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aac4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800ab38 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>
 800aac8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800aacc:	4b1b      	ldr	r3, [pc, #108]	; (800ab3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	eeb0 0a66 	vmov.f32	s0, s13
 800aad4:	4618      	mov	r0, r3
 800aad6:	f000 fb8b 	bl	800b1f0 <_ZNSt6atomicIfEaSEf>
            ivt->tick = 0;
 800aada:	4b18      	ldr	r3, [pc, #96]	; (800ab3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	330c      	adds	r3, #12
 800aae0:	2100      	movs	r1, #0
 800aae2:	4618      	mov	r0, r3
 800aae4:	f000 fb65 	bl	800b1b2 <_ZNSt13__atomic_baseImEaSEm>
            break;
 800aae8:	e021      	b.n	800ab2e <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
            ivt->U2 = static_cast<int32_t>(data[2] << 24 | data[3] << 16 | data[4] << 8 | data[5]) / 1000.0f;
 800aaea:	7bbb      	ldrb	r3, [r7, #14]
 800aaec:	061a      	lsls	r2, r3, #24
 800aaee:	7bfb      	ldrb	r3, [r7, #15]
 800aaf0:	041b      	lsls	r3, r3, #16
 800aaf2:	431a      	orrs	r2, r3
 800aaf4:	7c3b      	ldrb	r3, [r7, #16]
 800aaf6:	021b      	lsls	r3, r3, #8
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	7c7a      	ldrb	r2, [r7, #17]
 800aafc:	4313      	orrs	r3, r2
 800aafe:	ee07 3a90 	vmov	s15, r3
 800ab02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab06:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800ab38 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>
 800ab0a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ab0e:	4b0b      	ldr	r3, [pc, #44]	; (800ab3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	3304      	adds	r3, #4
 800ab14:	eeb0 0a66 	vmov.f32	s0, s13
 800ab18:	4618      	mov	r0, r3
 800ab1a:	f000 fb69 	bl	800b1f0 <_ZNSt6atomicIfEaSEf>
            ivt->tick = 0;
 800ab1e:	4b07      	ldr	r3, [pc, #28]	; (800ab3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	330c      	adds	r3, #12
 800ab24:	2100      	movs	r1, #0
 800ab26:	4618      	mov	r0, r3
 800ab28:	f000 fb43 	bl	800b1b2 <_ZNSt13__atomic_baseImEaSEm>
            break;
 800ab2c:	bf00      	nop
        }
    }
}
 800ab2e:	bf00      	nop
 800ab30:	3730      	adds	r7, #48	; 0x30
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
 800ab36:	bf00      	nop
 800ab38:	447a0000 	.word	0x447a0000
 800ab3c:	20000254 	.word	0x20000254

0800ab40 <HAL_CAN_RxFifo1MsgPendingCallback>:

// CAN1
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b08c      	sub	sp, #48	; 0x30
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef   RxHeader;
    uint8_t data[8] = { 0 };
 800ab48:	f107 030c 	add.w	r3, r7, #12
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	601a      	str	r2, [r3, #0]
 800ab50:	605a      	str	r2, [r3, #4]

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, data) == HAL_OK) {
 800ab52:	f107 030c 	add.w	r3, r7, #12
 800ab56:	f107 0214 	add.w	r2, r7, #20
 800ab5a:	2100      	movs	r1, #0
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f7f6 fa16 	bl	8000f8e <HAL_CAN_GetRxMessage>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	bf0c      	ite	eq
 800ab68:	2301      	moveq	r3, #1
 800ab6a:	2300      	movne	r3, #0
 800ab6c:	b2db      	uxtb	r3, r3
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	f000 809c 	beq.w	800acac <HAL_CAN_RxFifo1MsgPendingCallback+0x16c>
        switch(static_cast<CAN1_ID>(RxHeader.StdId)) {
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	b29b      	uxth	r3, r3
 800ab78:	f5b3 6fc4 	cmp.w	r3, #1568	; 0x620
 800ab7c:	d020      	beq.n	800abc0 <HAL_CAN_RxFifo1MsgPendingCallback+0x80>
 800ab7e:	f5b3 6fc4 	cmp.w	r3, #1568	; 0x620
 800ab82:	dc03      	bgt.n	800ab8c <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>
 800ab84:	f5b3 6fc2 	cmp.w	r3, #1552	; 0x610
 800ab88:	d009      	beq.n	800ab9e <HAL_CAN_RxFifo1MsgPendingCallback+0x5e>
                pwm_fan->manual_mode = static_cast<bool>(data[7] & 0x80);
                pwm_fan->SetFanDutyCycle(data[7]);
                break;

            default:
                break;
 800ab8a:	e08f      	b.n	800acac <HAL_CAN_RxFifo1MsgPendingCallback+0x16c>
        switch(static_cast<CAN1_ID>(RxHeader.StdId)) {
 800ab8c:	f240 726e 	movw	r2, #1902	; 0x76e
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d06b      	beq.n	800ac6c <HAL_CAN_RxFifo1MsgPendingCallback+0x12c>
 800ab94:	f240 72b4 	movw	r2, #1972	; 0x7b4
 800ab98:	4293      	cmp	r3, r2
 800ab9a:	d022      	beq.n	800abe2 <HAL_CAN_RxFifo1MsgPendingCallback+0xa2>
                break;
 800ab9c:	e086      	b.n	800acac <HAL_CAN_RxFifo1MsgPendingCallback+0x16c>
            nlg5->a_buffer[0] = data[0];
 800ab9e:	4b45      	ldr	r3, [pc, #276]	; (800acb4 <HAL_CAN_RxFifo1MsgPendingCallback+0x174>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	7b3a      	ldrb	r2, [r7, #12]
 800aba4:	721a      	strb	r2, [r3, #8]
            nlg5->a_buffer[1] = data[1];
 800aba6:	4b43      	ldr	r3, [pc, #268]	; (800acb4 <HAL_CAN_RxFifo1MsgPendingCallback+0x174>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	7b7a      	ldrb	r2, [r7, #13]
 800abac:	725a      	strb	r2, [r3, #9]
            nlg5->a_buffer[2] = data[2];
 800abae:	4b41      	ldr	r3, [pc, #260]	; (800acb4 <HAL_CAN_RxFifo1MsgPendingCallback+0x174>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	7bba      	ldrb	r2, [r7, #14]
 800abb4:	729a      	strb	r2, [r3, #10]
            nlg5->a_buffer[3] = data[3];
 800abb6:	4b3f      	ldr	r3, [pc, #252]	; (800acb4 <HAL_CAN_RxFifo1MsgPendingCallback+0x174>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	7bfa      	ldrb	r2, [r7, #15]
 800abbc:	72da      	strb	r2, [r3, #11]
            break;
 800abbe:	e075      	b.n	800acac <HAL_CAN_RxFifo1MsgPendingCallback+0x16c>
            nlg5->b_buffer[0] = data[0];
 800abc0:	4b3c      	ldr	r3, [pc, #240]	; (800acb4 <HAL_CAN_RxFifo1MsgPendingCallback+0x174>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	7b3a      	ldrb	r2, [r7, #12]
 800abc6:	731a      	strb	r2, [r3, #12]
            nlg5->b_buffer[1] = data[1];
 800abc8:	4b3a      	ldr	r3, [pc, #232]	; (800acb4 <HAL_CAN_RxFifo1MsgPendingCallback+0x174>)
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	7b7a      	ldrb	r2, [r7, #13]
 800abce:	735a      	strb	r2, [r3, #13]
            nlg5->b_buffer[2] = data[2];
 800abd0:	4b38      	ldr	r3, [pc, #224]	; (800acb4 <HAL_CAN_RxFifo1MsgPendingCallback+0x174>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	7bba      	ldrb	r2, [r7, #14]
 800abd6:	739a      	strb	r2, [r3, #14]
            nlg5->b_buffer[3] = data[3];
 800abd8:	4b36      	ldr	r3, [pc, #216]	; (800acb4 <HAL_CAN_RxFifo1MsgPendingCallback+0x174>)
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	7bfa      	ldrb	r2, [r7, #15]
 800abde:	73da      	strb	r2, [r3, #15]
            break;
 800abe0:	e064      	b.n	800acac <HAL_CAN_RxFifo1MsgPendingCallback+0x16c>
            switch (data[3]) {
 800abe2:	7bfb      	ldrb	r3, [r7, #15]
 800abe4:	2b03      	cmp	r3, #3
 800abe6:	d83d      	bhi.n	800ac64 <HAL_CAN_RxFifo1MsgPendingCallback+0x124>
 800abe8:	a201      	add	r2, pc, #4	; (adr r2, 800abf0 <HAL_CAN_RxFifo1MsgPendingCallback+0xb0>)
 800abea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abee:	bf00      	nop
 800abf0:	0800ac65 	.word	0x0800ac65
 800abf4:	0800ac01 	.word	0x0800ac01
 800abf8:	0800ac39 	.word	0x0800ac39
 800abfc:	0800ac65 	.word	0x0800ac65
                if (f_mount(&SDFatFS, "", 0) == FR_OK) {
 800ac00:	2200      	movs	r2, #0
 800ac02:	492d      	ldr	r1, [pc, #180]	; (800acb8 <HAL_CAN_RxFifo1MsgPendingCallback+0x178>)
 800ac04:	482d      	ldr	r0, [pc, #180]	; (800acbc <HAL_CAN_RxFifo1MsgPendingCallback+0x17c>)
 800ac06:	f7fc fe81 	bl	800790c <f_mount>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	bf0c      	ite	eq
 800ac10:	2301      	moveq	r3, #1
 800ac12:	2300      	movne	r3, #0
 800ac14:	b2db      	uxtb	r3, r3
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d00a      	beq.n	800ac30 <HAL_CAN_RxFifo1MsgPendingCallback+0xf0>
                    CANTxVolumeSize(f_size(&SDFile));
 800ac1a:	4b29      	ldr	r3, [pc, #164]	; (800acc0 <HAL_CAN_RxFifo1MsgPendingCallback+0x180>)
 800ac1c:	68db      	ldr	r3, [r3, #12]
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f000 fa30 	bl	800b084 <CANTxVolumeSize>
                    f_mount(NULL, "", 0); /* Unmount */
 800ac24:	2200      	movs	r2, #0
 800ac26:	4924      	ldr	r1, [pc, #144]	; (800acb8 <HAL_CAN_RxFifo1MsgPendingCallback+0x178>)
 800ac28:	2000      	movs	r0, #0
 800ac2a:	f7fc fe6f 	bl	800790c <f_mount>
                break;
 800ac2e:	e01c      	b.n	800ac6a <HAL_CAN_RxFifo1MsgPendingCallback+0x12a>
                    CANTxVolumeSize(0);
 800ac30:	2000      	movs	r0, #0
 800ac32:	f000 fa27 	bl	800b084 <CANTxVolumeSize>
                break;
 800ac36:	e018      	b.n	800ac6a <HAL_CAN_RxFifo1MsgPendingCallback+0x12a>
                if (f_mount(&SDFatFS, "", 0) == FR_OK) {
 800ac38:	2200      	movs	r2, #0
 800ac3a:	491f      	ldr	r1, [pc, #124]	; (800acb8 <HAL_CAN_RxFifo1MsgPendingCallback+0x178>)
 800ac3c:	481f      	ldr	r0, [pc, #124]	; (800acbc <HAL_CAN_RxFifo1MsgPendingCallback+0x17c>)
 800ac3e:	f7fc fe65 	bl	800790c <f_mount>
 800ac42:	4603      	mov	r3, r0
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	bf0c      	ite	eq
 800ac48:	2301      	moveq	r3, #1
 800ac4a:	2300      	movne	r3, #0
 800ac4c:	b2db      	uxtb	r3, r3
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d00a      	beq.n	800ac68 <HAL_CAN_RxFifo1MsgPendingCallback+0x128>
                    f_unlink(kFile);
 800ac52:	481c      	ldr	r0, [pc, #112]	; (800acc4 <HAL_CAN_RxFifo1MsgPendingCallback+0x184>)
 800ac54:	f7fd f85e 	bl	8007d14 <f_unlink>
                    f_mount(NULL, "", 0); /* Unmount */
 800ac58:	2200      	movs	r2, #0
 800ac5a:	4917      	ldr	r1, [pc, #92]	; (800acb8 <HAL_CAN_RxFifo1MsgPendingCallback+0x178>)
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	f7fc fe55 	bl	800790c <f_mount>
                break;
 800ac62:	e001      	b.n	800ac68 <HAL_CAN_RxFifo1MsgPendingCallback+0x128>
                break;
 800ac64:	bf00      	nop
 800ac66:	e021      	b.n	800acac <HAL_CAN_RxFifo1MsgPendingCallback+0x16c>
                break;
 800ac68:	bf00      	nop
            break;
 800ac6a:	e01f      	b.n	800acac <HAL_CAN_RxFifo1MsgPendingCallback+0x16c>
                status->op_mode = data[2];
 800ac6c:	4b16      	ldr	r3, [pc, #88]	; (800acc8 <HAL_CAN_RxFifo1MsgPendingCallback+0x188>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	7bba      	ldrb	r2, [r7, #14]
 800ac72:	701a      	strb	r2, [r3, #0]
                ltc6811->SetDischargeMode(static_cast<LTC6811::DischargeMode>(data[3]));
 800ac74:	4b15      	ldr	r3, [pc, #84]	; (800accc <HAL_CAN_RxFifo1MsgPendingCallback+0x18c>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	7bfa      	ldrb	r2, [r7, #15]
 800ac7a:	4611      	mov	r1, r2
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	f7fe fd94 	bl	80097aa <_ZN7LTC681116SetDischargeModeENS_13DischargeModeE>
                nlg5->oc_limit = data[6];
 800ac82:	7cba      	ldrb	r2, [r7, #18]
 800ac84:	4b0b      	ldr	r3, [pc, #44]	; (800acb4 <HAL_CAN_RxFifo1MsgPendingCallback+0x174>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	b292      	uxth	r2, r2
 800ac8a:	809a      	strh	r2, [r3, #4]
                pwm_fan->manual_mode = static_cast<bool>(data[7] & 0x80);
 800ac8c:	7cfb      	ldrb	r3, [r7, #19]
 800ac8e:	b25a      	sxtb	r2, r3
 800ac90:	4b0f      	ldr	r3, [pc, #60]	; (800acd0 <HAL_CAN_RxFifo1MsgPendingCallback+0x190>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	b2d2      	uxtb	r2, r2
 800ac96:	09d2      	lsrs	r2, r2, #7
 800ac98:	b2d2      	uxtb	r2, r2
 800ac9a:	701a      	strb	r2, [r3, #0]
                pwm_fan->SetFanDutyCycle(data[7]);
 800ac9c:	4b0c      	ldr	r3, [pc, #48]	; (800acd0 <HAL_CAN_RxFifo1MsgPendingCallback+0x190>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	7cfa      	ldrb	r2, [r7, #19]
 800aca2:	4611      	mov	r1, r2
 800aca4:	4618      	mov	r0, r3
 800aca6:	f7fe feef 	bl	8009a88 <_ZNK7PWM_Fan15SetFanDutyCycleEh>
                break;
 800acaa:	bf00      	nop
        }
    }
}
 800acac:	bf00      	nop
 800acae:	3730      	adds	r7, #48	; 0x30
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}
 800acb4:	20000248 	.word	0x20000248
 800acb8:	0800c008 	.word	0x0800c008
 800acbc:	200004ac 	.word	0x200004ac
 800acc0:	2000027c 	.word	0x2000027c
 800acc4:	0800bff8 	.word	0x0800bff8
 800acc8:	2000024c 	.word	0x2000024c
 800accc:	20000250 	.word	0x20000250
 800acd0:	20000258 	.word	0x20000258

0800acd4 <CanTxOpMode>:
        return -1;

    return 0;
}

uint32_t CanTxOpMode(void) {
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b084      	sub	sp, #16
 800acd8:	af00      	add	r7, sp, #0
    TxHeader.StdId = CAN1_ID::OpMode;
 800acda:	4b22      	ldr	r3, [pc, #136]	; (800ad64 <CanTxOpMode+0x90>)
 800acdc:	2208      	movs	r2, #8
 800acde:	601a      	str	r2, [r3, #0]
    TxHeader.IDE = CAN_ID_STD;
 800ace0:	4b20      	ldr	r3, [pc, #128]	; (800ad64 <CanTxOpMode+0x90>)
 800ace2:	2200      	movs	r2, #0
 800ace4:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 8;
 800ace6:	4b1f      	ldr	r3, [pc, #124]	; (800ad64 <CanTxOpMode+0x90>)
 800ace8:	2208      	movs	r2, #8
 800acea:	611a      	str	r2, [r3, #16]

    uint32_t uptime = status->tick / 100; // TODO petition to just give uptime in ms instead of ds
 800acec:	4b1e      	ldr	r3, [pc, #120]	; (800ad68 <CanTxOpMode+0x94>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	4a1e      	ldr	r2, [pc, #120]	; (800ad6c <CanTxOpMode+0x98>)
 800acf4:	fba2 2303 	umull	r2, r3, r2, r3
 800acf8:	095b      	lsrs	r3, r3, #5
 800acfa:	60fb      	str	r3, [r7, #12]

    uint8_t data[] = {
            static_cast<uint8_t>(uptime >> 24),
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	0e1b      	lsrs	r3, r3, #24
            static_cast<uint8_t>(uptime >>  0),
            status->op_mode,
            status->last_error,
            status->precharge_flag,
            status->AIR_flag
    };
 800ad00:	b2db      	uxtb	r3, r3
 800ad02:	713b      	strb	r3, [r7, #4]
            static_cast<uint8_t>(uptime >> 16),
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	0c1b      	lsrs	r3, r3, #16
    };
 800ad08:	b2db      	uxtb	r3, r3
 800ad0a:	717b      	strb	r3, [r7, #5]
            static_cast<uint8_t>(uptime >>  8),
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	0a1b      	lsrs	r3, r3, #8
    };
 800ad10:	b2db      	uxtb	r3, r3
 800ad12:	71bb      	strb	r3, [r7, #6]
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	b2db      	uxtb	r3, r3
 800ad18:	71fb      	strb	r3, [r7, #7]
            status->op_mode,
 800ad1a:	4b13      	ldr	r3, [pc, #76]	; (800ad68 <CanTxOpMode+0x94>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	781b      	ldrb	r3, [r3, #0]
    };
 800ad20:	723b      	strb	r3, [r7, #8]
            status->last_error,
 800ad22:	4b11      	ldr	r3, [pc, #68]	; (800ad68 <CanTxOpMode+0x94>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	7b9b      	ldrb	r3, [r3, #14]
    };
 800ad28:	727b      	strb	r3, [r7, #9]
            status->precharge_flag,
 800ad2a:	4b0f      	ldr	r3, [pc, #60]	; (800ad68 <CanTxOpMode+0x94>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	7b1b      	ldrb	r3, [r3, #12]
    };
 800ad30:	72bb      	strb	r3, [r7, #10]
            status->AIR_flag
 800ad32:	4b0d      	ldr	r3, [pc, #52]	; (800ad68 <CanTxOpMode+0x94>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	7b5b      	ldrb	r3, [r3, #13]
    };
 800ad38:	72fb      	strb	r3, [r7, #11]

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, (uint32_t *)CAN_TX_MAILBOX0) != HAL_OK)
 800ad3a:	1d3a      	adds	r2, r7, #4
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	4909      	ldr	r1, [pc, #36]	; (800ad64 <CanTxOpMode+0x90>)
 800ad40:	480b      	ldr	r0, [pc, #44]	; (800ad70 <CanTxOpMode+0x9c>)
 800ad42:	f7f6 f849 	bl	8000dd8 <HAL_CAN_AddTxMessage>
 800ad46:	4603      	mov	r3, r0
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	bf14      	ite	ne
 800ad4c:	2301      	movne	r3, #1
 800ad4e:	2300      	moveq	r3, #0
 800ad50:	b2db      	uxtb	r3, r3
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d001      	beq.n	800ad5a <CanTxOpMode+0x86>
        return Fail;
 800ad56:	2301      	movs	r3, #1
 800ad58:	e000      	b.n	800ad5c <CanTxOpMode+0x88>
    else
        return Success;
 800ad5a:	2300      	movs	r3, #0
}
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	3710      	adds	r7, #16
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bd80      	pop	{r7, pc}
 800ad64:	20000230 	.word	0x20000230
 800ad68:	2000024c 	.word	0x2000024c
 800ad6c:	51eb851f 	.word	0x51eb851f
 800ad70:	200000c4 	.word	0x200000c4

0800ad74 <CanTxError>:

uint32_t CanTxError(void) {
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
    TxHeader.StdId = CAN1_ID::PECError;
 800ad7a:	4b25      	ldr	r3, [pc, #148]	; (800ae10 <CanTxError+0x9c>)
 800ad7c:	2209      	movs	r2, #9
 800ad7e:	601a      	str	r2, [r3, #0]
    TxHeader.IDE = CAN_ID_STD;
 800ad80:	4b23      	ldr	r3, [pc, #140]	; (800ae10 <CanTxError+0x9c>)
 800ad82:	2200      	movs	r2, #0
 800ad84:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 8;
 800ad86:	4b22      	ldr	r3, [pc, #136]	; (800ae10 <CanTxError+0x9c>)
 800ad88:	2208      	movs	r2, #8
 800ad8a:	611a      	str	r2, [r3, #16]

    auto PEC_change = status->GetPECChange();
 800ad8c:	4b21      	ldr	r3, [pc, #132]	; (800ae14 <CanTxError+0xa0>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7fe fdb9 	bl	8009908 <_ZN6Status12GetPECChangeEv>
 800ad96:	60f8      	str	r0, [r7, #12]

    uint8_t data[] = {
            static_cast<uint8_t>(status->PEC_counter >> 24),
 800ad98:	4b1e      	ldr	r3, [pc, #120]	; (800ae14 <CanTxError+0xa0>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	689b      	ldr	r3, [r3, #8]
 800ad9e:	0e1b      	lsrs	r3, r3, #24
            static_cast<uint8_t>(status->PEC_counter >>  0),
            static_cast<uint8_t>(PEC_change >> 24),
            static_cast<uint8_t>(PEC_change >> 16),
            static_cast<uint8_t>(PEC_change >>  8),
            static_cast<uint8_t>(PEC_change >>  0),
    };
 800ada0:	b2db      	uxtb	r3, r3
 800ada2:	713b      	strb	r3, [r7, #4]
            static_cast<uint8_t>(status->PEC_counter >> 16),
 800ada4:	4b1b      	ldr	r3, [pc, #108]	; (800ae14 <CanTxError+0xa0>)
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	0c1b      	lsrs	r3, r3, #16
    };
 800adac:	b2db      	uxtb	r3, r3
 800adae:	717b      	strb	r3, [r7, #5]
            static_cast<uint8_t>(status->PEC_counter >>  8),
 800adb0:	4b18      	ldr	r3, [pc, #96]	; (800ae14 <CanTxError+0xa0>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	689b      	ldr	r3, [r3, #8]
 800adb6:	0a1b      	lsrs	r3, r3, #8
    };
 800adb8:	b2db      	uxtb	r3, r3
 800adba:	71bb      	strb	r3, [r7, #6]
            static_cast<uint8_t>(status->PEC_counter >>  0),
 800adbc:	4b15      	ldr	r3, [pc, #84]	; (800ae14 <CanTxError+0xa0>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	689b      	ldr	r3, [r3, #8]
    };
 800adc2:	b2db      	uxtb	r3, r3
 800adc4:	71fb      	strb	r3, [r7, #7]
            static_cast<uint8_t>(PEC_change >> 24),
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	0e1b      	lsrs	r3, r3, #24
    };
 800adca:	b2db      	uxtb	r3, r3
 800adcc:	723b      	strb	r3, [r7, #8]
            static_cast<uint8_t>(PEC_change >> 16),
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	0c1b      	lsrs	r3, r3, #16
    };
 800add2:	b2db      	uxtb	r3, r3
 800add4:	727b      	strb	r3, [r7, #9]
            static_cast<uint8_t>(PEC_change >>  8),
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	0a1b      	lsrs	r3, r3, #8
    };
 800adda:	b2db      	uxtb	r3, r3
 800addc:	72bb      	strb	r3, [r7, #10]
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	b2db      	uxtb	r3, r3
 800ade2:	72fb      	strb	r3, [r7, #11]

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, (uint32_t *)CAN_TX_MAILBOX0) != HAL_OK)
 800ade4:	1d3a      	adds	r2, r7, #4
 800ade6:	2301      	movs	r3, #1
 800ade8:	4909      	ldr	r1, [pc, #36]	; (800ae10 <CanTxError+0x9c>)
 800adea:	480b      	ldr	r0, [pc, #44]	; (800ae18 <CanTxError+0xa4>)
 800adec:	f7f5 fff4 	bl	8000dd8 <HAL_CAN_AddTxMessage>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	bf14      	ite	ne
 800adf6:	2301      	movne	r3, #1
 800adf8:	2300      	moveq	r3, #0
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d001      	beq.n	800ae04 <CanTxError+0x90>
        return Fail;
 800ae00:	2301      	movs	r3, #1
 800ae02:	e000      	b.n	800ae06 <CanTxError+0x92>
    else
        return Success;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3710      	adds	r7, #16
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}
 800ae0e:	bf00      	nop
 800ae10:	20000230 	.word	0x20000230
 800ae14:	2000024c 	.word	0x2000024c
 800ae18:	200000c4 	.word	0x200000c4

0800ae1c <_Z9CANTxDatatts>:

uint32_t CANTxData(uint16_t const v_min, uint16_t const v_max, int16_t const t_max) {
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b086      	sub	sp, #24
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	4603      	mov	r3, r0
 800ae24:	80fb      	strh	r3, [r7, #6]
 800ae26:	460b      	mov	r3, r1
 800ae28:	80bb      	strh	r3, [r7, #4]
 800ae2a:	4613      	mov	r3, r2
 800ae2c:	807b      	strh	r3, [r7, #2]
    TxHeader.StdId = CAN1_ID::Data;
 800ae2e:	4b24      	ldr	r3, [pc, #144]	; (800aec0 <_Z9CANTxDatatts+0xa4>)
 800ae30:	220a      	movs	r2, #10
 800ae32:	601a      	str	r2, [r3, #0]
    TxHeader.IDE = CAN_ID_STD;
 800ae34:	4b22      	ldr	r3, [pc, #136]	; (800aec0 <_Z9CANTxDatatts+0xa4>)
 800ae36:	2200      	movs	r2, #0
 800ae38:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 8;
 800ae3a:	4b21      	ldr	r3, [pc, #132]	; (800aec0 <_Z9CANTxDatatts+0xa4>)
 800ae3c:	2208      	movs	r2, #8
 800ae3e:	611a      	str	r2, [r3, #16]

    uint16_t U1 = static_cast<uint16_t>(ivt->U1); // TODO this is bad
 800ae40:	4b20      	ldr	r3, [pc, #128]	; (800aec4 <_Z9CANTxDatatts+0xa8>)
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	4618      	mov	r0, r3
 800ae46:	f000 f977 	bl	800b138 <_ZNKSt6atomicIfEcvfEv>
 800ae4a:	eef0 7a40 	vmov.f32	s15, s0
 800ae4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae52:	ee17 3a90 	vmov	r3, s15
 800ae56:	82fb      	strh	r3, [r7, #22]
    uint8_t data[] = {
            static_cast<uint8_t>(U1 >> 8),
 800ae58:	8afb      	ldrh	r3, [r7, #22]
 800ae5a:	121b      	asrs	r3, r3, #8
            static_cast<uint8_t>(v_min >> 0),
            static_cast<uint8_t>(v_max >> 8),
            static_cast<uint8_t>(v_max >> 0),
            static_cast<uint8_t>(t_max >> 8),
            static_cast<uint8_t>(t_max >> 0)
    };
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	733b      	strb	r3, [r7, #12]
 800ae60:	8afb      	ldrh	r3, [r7, #22]
 800ae62:	b2db      	uxtb	r3, r3
 800ae64:	737b      	strb	r3, [r7, #13]
            static_cast<uint8_t>(v_min >> 8),
 800ae66:	88fb      	ldrh	r3, [r7, #6]
 800ae68:	121b      	asrs	r3, r3, #8
    };
 800ae6a:	b2db      	uxtb	r3, r3
 800ae6c:	73bb      	strb	r3, [r7, #14]
 800ae6e:	88fb      	ldrh	r3, [r7, #6]
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	73fb      	strb	r3, [r7, #15]
            static_cast<uint8_t>(v_max >> 8),
 800ae74:	88bb      	ldrh	r3, [r7, #4]
 800ae76:	121b      	asrs	r3, r3, #8
    };
 800ae78:	b2db      	uxtb	r3, r3
 800ae7a:	743b      	strb	r3, [r7, #16]
 800ae7c:	88bb      	ldrh	r3, [r7, #4]
 800ae7e:	b2db      	uxtb	r3, r3
 800ae80:	747b      	strb	r3, [r7, #17]
            static_cast<uint8_t>(t_max >> 8),
 800ae82:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ae86:	121b      	asrs	r3, r3, #8
    };
 800ae88:	b2db      	uxtb	r3, r3
 800ae8a:	74bb      	strb	r3, [r7, #18]
 800ae8c:	887b      	ldrh	r3, [r7, #2]
 800ae8e:	b2db      	uxtb	r3, r3
 800ae90:	74fb      	strb	r3, [r7, #19]

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, (uint32_t *)CAN_TX_MAILBOX0) != HAL_OK)
 800ae92:	f107 020c 	add.w	r2, r7, #12
 800ae96:	2301      	movs	r3, #1
 800ae98:	4909      	ldr	r1, [pc, #36]	; (800aec0 <_Z9CANTxDatatts+0xa4>)
 800ae9a:	480b      	ldr	r0, [pc, #44]	; (800aec8 <_Z9CANTxDatatts+0xac>)
 800ae9c:	f7f5 ff9c 	bl	8000dd8 <HAL_CAN_AddTxMessage>
 800aea0:	4603      	mov	r3, r0
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	bf14      	ite	ne
 800aea6:	2301      	movne	r3, #1
 800aea8:	2300      	moveq	r3, #0
 800aeaa:	b2db      	uxtb	r3, r3
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d001      	beq.n	800aeb4 <_Z9CANTxDatatts+0x98>
        return Fail;
 800aeb0:	2301      	movs	r3, #1
 800aeb2:	e000      	b.n	800aeb6 <_Z9CANTxDatatts+0x9a>
    else
        return Success;
 800aeb4:	2300      	movs	r3, #0
}
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	3718      	adds	r7, #24
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd80      	pop	{r7, pc}
 800aebe:	bf00      	nop
 800aec0:	20000230 	.word	0x20000230
 800aec4:	20000254 	.word	0x20000254
 800aec8:	200000c4 	.word	0x200000c4

0800aecc <_Z21CANTxVoltageLimpTotalmb>:
    } // 2 * 3 * kDaisyChainLength == all temperatures associated with the daisy chain

    return Success;
}

uint32_t CANTxVoltageLimpTotal(uint32_t sum_of_cells, bool limping) {
 800aecc:	b580      	push	{r7, lr}
 800aece:	b084      	sub	sp, #16
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	460b      	mov	r3, r1
 800aed6:	70fb      	strb	r3, [r7, #3]
    TxHeader.StdId = CAN1_ID::VoltTotal;
 800aed8:	4b1a      	ldr	r3, [pc, #104]	; (800af44 <_Z21CANTxVoltageLimpTotalmb+0x78>)
 800aeda:	220b      	movs	r2, #11
 800aedc:	601a      	str	r2, [r3, #0]
    TxHeader.IDE = CAN_ID_STD;
 800aede:	4b19      	ldr	r3, [pc, #100]	; (800af44 <_Z21CANTxVoltageLimpTotalmb+0x78>)
 800aee0:	2200      	movs	r2, #0
 800aee2:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 8;
 800aee4:	4b17      	ldr	r3, [pc, #92]	; (800af44 <_Z21CANTxVoltageLimpTotalmb+0x78>)
 800aee6:	2208      	movs	r2, #8
 800aee8:	611a      	str	r2, [r3, #16]

    uint8_t data[8] = {
 800aeea:	f107 0308 	add.w	r3, r7, #8
 800aeee:	2200      	movs	r2, #0
 800aef0:	601a      	str	r2, [r3, #0]
 800aef2:	605a      	str	r2, [r3, #4]
            // Swap endian-ness of SOC value
            static_cast<uint8_t>(sum_of_cells >> 24),
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	0e1b      	lsrs	r3, r3, #24
            static_cast<uint8_t>(sum_of_cells >>  0),
            limping,
            0x0,
            0x0,
            0x0
    };
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	723b      	strb	r3, [r7, #8]
            static_cast<uint8_t>(sum_of_cells >> 16),
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	0c1b      	lsrs	r3, r3, #16
    };
 800af00:	b2db      	uxtb	r3, r3
 800af02:	727b      	strb	r3, [r7, #9]
            static_cast<uint8_t>(sum_of_cells >>  8),
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	0a1b      	lsrs	r3, r3, #8
    };
 800af08:	b2db      	uxtb	r3, r3
 800af0a:	72bb      	strb	r3, [r7, #10]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	b2db      	uxtb	r3, r3
 800af10:	72fb      	strb	r3, [r7, #11]
 800af12:	78fb      	ldrb	r3, [r7, #3]
 800af14:	733b      	strb	r3, [r7, #12]

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, (uint32_t *)CAN_TX_MAILBOX0) != HAL_OK)
 800af16:	f107 0208 	add.w	r2, r7, #8
 800af1a:	2301      	movs	r3, #1
 800af1c:	4909      	ldr	r1, [pc, #36]	; (800af44 <_Z21CANTxVoltageLimpTotalmb+0x78>)
 800af1e:	480a      	ldr	r0, [pc, #40]	; (800af48 <_Z21CANTxVoltageLimpTotalmb+0x7c>)
 800af20:	f7f5 ff5a 	bl	8000dd8 <HAL_CAN_AddTxMessage>
 800af24:	4603      	mov	r3, r0
 800af26:	2b00      	cmp	r3, #0
 800af28:	bf14      	ite	ne
 800af2a:	2301      	movne	r3, #1
 800af2c:	2300      	moveq	r3, #0
 800af2e:	b2db      	uxtb	r3, r3
 800af30:	2b00      	cmp	r3, #0
 800af32:	d001      	beq.n	800af38 <_Z21CANTxVoltageLimpTotalmb+0x6c>
        return Fail;
 800af34:	2301      	movs	r3, #1
 800af36:	e000      	b.n	800af3a <_Z21CANTxVoltageLimpTotalmb+0x6e>
    else
        return Success;
 800af38:	2300      	movs	r3, #0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
 800af42:	bf00      	nop
 800af44:	20000230 	.word	0x20000230
 800af48:	200000c4 	.word	0x200000c4

0800af4c <CANTxNLGAControl>:

    return Success;
}

/* Checks specified chargers MOB status */
uint32_t CANTxNLGAControl(void) {
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b082      	sub	sp, #8
 800af50:	af00      	add	r7, sp, #0
    TxHeader.StdId = CAN1_ID::NLGACtrl;
 800af52:	4b22      	ldr	r3, [pc, #136]	; (800afdc <CANTxNLGAControl+0x90>)
 800af54:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 800af58:	601a      	str	r2, [r3, #0]
    TxHeader.IDE = CAN_ID_STD;
 800af5a:	4b20      	ldr	r3, [pc, #128]	; (800afdc <CANTxNLGAControl+0x90>)
 800af5c:	2200      	movs	r2, #0
 800af5e:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 7;
 800af60:	4b1e      	ldr	r3, [pc, #120]	; (800afdc <CANTxNLGAControl+0x90>)
 800af62:	2207      	movs	r2, #7
 800af64:	611a      	str	r2, [r3, #16]

    uint8_t data[7]{
        nlg5->ctrl,
 800af66:	4b1e      	ldr	r3, [pc, #120]	; (800afe0 <CANTxNLGAControl+0x94>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	781b      	ldrb	r3, [r3, #0]
        static_cast<uint8_t>(nlg5->mc_limit),
        static_cast<uint8_t>(nlg5->ov_limit >> 8),
        static_cast<uint8_t>(nlg5->ov_limit),
        static_cast<uint8_t>(nlg5->oc_limit >> 8),
        static_cast<uint8_t>(nlg5->oc_limit)
    };
 800af6c:	703b      	strb	r3, [r7, #0]
        static_cast<uint8_t>(nlg5->mc_limit >> 8),
 800af6e:	4b1c      	ldr	r3, [pc, #112]	; (800afe0 <CANTxNLGAControl+0x94>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	885b      	ldrh	r3, [r3, #2]
 800af74:	121b      	asrs	r3, r3, #8
    };
 800af76:	b2db      	uxtb	r3, r3
 800af78:	707b      	strb	r3, [r7, #1]
        static_cast<uint8_t>(nlg5->mc_limit),
 800af7a:	4b19      	ldr	r3, [pc, #100]	; (800afe0 <CANTxNLGAControl+0x94>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	885b      	ldrh	r3, [r3, #2]
    };
 800af80:	b2db      	uxtb	r3, r3
 800af82:	70bb      	strb	r3, [r7, #2]
        static_cast<uint8_t>(nlg5->ov_limit >> 8),
 800af84:	4b16      	ldr	r3, [pc, #88]	; (800afe0 <CANTxNLGAControl+0x94>)
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	88db      	ldrh	r3, [r3, #6]
 800af8a:	121b      	asrs	r3, r3, #8
    };
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	70fb      	strb	r3, [r7, #3]
        static_cast<uint8_t>(nlg5->ov_limit),
 800af90:	4b13      	ldr	r3, [pc, #76]	; (800afe0 <CANTxNLGAControl+0x94>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	88db      	ldrh	r3, [r3, #6]
    };
 800af96:	b2db      	uxtb	r3, r3
 800af98:	713b      	strb	r3, [r7, #4]
        static_cast<uint8_t>(nlg5->oc_limit >> 8),
 800af9a:	4b11      	ldr	r3, [pc, #68]	; (800afe0 <CANTxNLGAControl+0x94>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	889b      	ldrh	r3, [r3, #4]
 800afa0:	121b      	asrs	r3, r3, #8
    };
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	717b      	strb	r3, [r7, #5]
        static_cast<uint8_t>(nlg5->oc_limit)
 800afa6:	4b0e      	ldr	r3, [pc, #56]	; (800afe0 <CANTxNLGAControl+0x94>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	889b      	ldrh	r3, [r3, #4]
    };
 800afac:	b2db      	uxtb	r3, r3
 800afae:	71bb      	strb	r3, [r7, #6]

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, (uint32_t *)CAN_TX_MAILBOX0) != HAL_OK)
 800afb0:	463a      	mov	r2, r7
 800afb2:	2301      	movs	r3, #1
 800afb4:	4909      	ldr	r1, [pc, #36]	; (800afdc <CANTxNLGAControl+0x90>)
 800afb6:	480b      	ldr	r0, [pc, #44]	; (800afe4 <CANTxNLGAControl+0x98>)
 800afb8:	f7f5 ff0e 	bl	8000dd8 <HAL_CAN_AddTxMessage>
 800afbc:	4603      	mov	r3, r0
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	bf14      	ite	ne
 800afc2:	2301      	movne	r3, #1
 800afc4:	2300      	moveq	r3, #0
 800afc6:	b2db      	uxtb	r3, r3
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d001      	beq.n	800afd0 <CANTxNLGAControl+0x84>
        return Fail;
 800afcc:	2301      	movs	r3, #1
 800afce:	e000      	b.n	800afd2 <CANTxNLGAControl+0x86>
    else
        return Success;
 800afd0:	2300      	movs	r3, #0
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3708      	adds	r7, #8
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}
 800afda:	bf00      	nop
 800afdc:	20000230 	.word	0x20000230
 800afe0:	20000248 	.word	0x20000248
 800afe4:	200000c4 	.word	0x200000c4

0800afe8 <CANTxNLGBControl>:

// TODO This is exactly the same as the function above?
uint32_t CANTxNLGBControl(void) {
 800afe8:	b580      	push	{r7, lr}
 800afea:	b082      	sub	sp, #8
 800afec:	af00      	add	r7, sp, #0
    TxHeader.StdId = CAN1_ID::NLGBCtrl;
 800afee:	4b22      	ldr	r3, [pc, #136]	; (800b078 <CANTxNLGBControl+0x90>)
 800aff0:	f44f 62c5 	mov.w	r2, #1576	; 0x628
 800aff4:	601a      	str	r2, [r3, #0]
    TxHeader.IDE = CAN_ID_STD;
 800aff6:	4b20      	ldr	r3, [pc, #128]	; (800b078 <CANTxNLGBControl+0x90>)
 800aff8:	2200      	movs	r2, #0
 800affa:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 7;
 800affc:	4b1e      	ldr	r3, [pc, #120]	; (800b078 <CANTxNLGBControl+0x90>)
 800affe:	2207      	movs	r2, #7
 800b000:	611a      	str	r2, [r3, #16]

    uint8_t data[7]{
        nlg5->ctrl,
 800b002:	4b1e      	ldr	r3, [pc, #120]	; (800b07c <CANTxNLGBControl+0x94>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	781b      	ldrb	r3, [r3, #0]
        static_cast<uint8_t>(nlg5->mc_limit),
        static_cast<uint8_t>(nlg5->ov_limit >> 8),
        static_cast<uint8_t>(nlg5->ov_limit),
        static_cast<uint8_t>(nlg5->oc_limit >> 8),
        static_cast<uint8_t>(nlg5->oc_limit)
    };
 800b008:	703b      	strb	r3, [r7, #0]
        static_cast<uint8_t>(nlg5->mc_limit >> 8),
 800b00a:	4b1c      	ldr	r3, [pc, #112]	; (800b07c <CANTxNLGBControl+0x94>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	885b      	ldrh	r3, [r3, #2]
 800b010:	121b      	asrs	r3, r3, #8
    };
 800b012:	b2db      	uxtb	r3, r3
 800b014:	707b      	strb	r3, [r7, #1]
        static_cast<uint8_t>(nlg5->mc_limit),
 800b016:	4b19      	ldr	r3, [pc, #100]	; (800b07c <CANTxNLGBControl+0x94>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	885b      	ldrh	r3, [r3, #2]
    };
 800b01c:	b2db      	uxtb	r3, r3
 800b01e:	70bb      	strb	r3, [r7, #2]
        static_cast<uint8_t>(nlg5->ov_limit >> 8),
 800b020:	4b16      	ldr	r3, [pc, #88]	; (800b07c <CANTxNLGBControl+0x94>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	88db      	ldrh	r3, [r3, #6]
 800b026:	121b      	asrs	r3, r3, #8
    };
 800b028:	b2db      	uxtb	r3, r3
 800b02a:	70fb      	strb	r3, [r7, #3]
        static_cast<uint8_t>(nlg5->ov_limit),
 800b02c:	4b13      	ldr	r3, [pc, #76]	; (800b07c <CANTxNLGBControl+0x94>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	88db      	ldrh	r3, [r3, #6]
    };
 800b032:	b2db      	uxtb	r3, r3
 800b034:	713b      	strb	r3, [r7, #4]
        static_cast<uint8_t>(nlg5->oc_limit >> 8),
 800b036:	4b11      	ldr	r3, [pc, #68]	; (800b07c <CANTxNLGBControl+0x94>)
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	889b      	ldrh	r3, [r3, #4]
 800b03c:	121b      	asrs	r3, r3, #8
    };
 800b03e:	b2db      	uxtb	r3, r3
 800b040:	717b      	strb	r3, [r7, #5]
        static_cast<uint8_t>(nlg5->oc_limit)
 800b042:	4b0e      	ldr	r3, [pc, #56]	; (800b07c <CANTxNLGBControl+0x94>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	889b      	ldrh	r3, [r3, #4]
    };
 800b048:	b2db      	uxtb	r3, r3
 800b04a:	71bb      	strb	r3, [r7, #6]

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, (uint32_t *)CAN_TX_MAILBOX0) != HAL_OK)
 800b04c:	463a      	mov	r2, r7
 800b04e:	2301      	movs	r3, #1
 800b050:	4909      	ldr	r1, [pc, #36]	; (800b078 <CANTxNLGBControl+0x90>)
 800b052:	480b      	ldr	r0, [pc, #44]	; (800b080 <CANTxNLGBControl+0x98>)
 800b054:	f7f5 fec0 	bl	8000dd8 <HAL_CAN_AddTxMessage>
 800b058:	4603      	mov	r3, r0
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	bf14      	ite	ne
 800b05e:	2301      	movne	r3, #1
 800b060:	2300      	moveq	r3, #0
 800b062:	b2db      	uxtb	r3, r3
 800b064:	2b00      	cmp	r3, #0
 800b066:	d001      	beq.n	800b06c <CANTxNLGBControl+0x84>
        return Fail;
 800b068:	2301      	movs	r3, #1
 800b06a:	e000      	b.n	800b06e <CANTxNLGBControl+0x86>
    else
        return Success;
 800b06c:	2300      	movs	r3, #0
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3708      	adds	r7, #8
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}
 800b076:	bf00      	nop
 800b078:	20000230 	.word	0x20000230
 800b07c:	20000248 	.word	0x20000248
 800b080:	200000c4 	.word	0x200000c4

0800b084 <CANTxVolumeSize>:

uint32_t CANTxVolumeSize(uint32_t const size_of_log) {
 800b084:	b580      	push	{r7, lr}
 800b086:	b084      	sub	sp, #16
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
    TxHeader.StdId = CAN1_ID::LoggerResp;
 800b08c:	4b17      	ldr	r3, [pc, #92]	; (800b0ec <CANTxVolumeSize+0x68>)
 800b08e:	f240 72b5 	movw	r2, #1973	; 0x7b5
 800b092:	601a      	str	r2, [r3, #0]
    TxHeader.IDE = CAN_ID_STD;
 800b094:	4b15      	ldr	r3, [pc, #84]	; (800b0ec <CANTxVolumeSize+0x68>)
 800b096:	2200      	movs	r2, #0
 800b098:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 4;
 800b09a:	4b14      	ldr	r3, [pc, #80]	; (800b0ec <CANTxVolumeSize+0x68>)
 800b09c:	2204      	movs	r2, #4
 800b09e:	611a      	str	r2, [r3, #16]

    uint8_t data[] = {
            static_cast<uint8_t>(size_of_log >> 24),
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	0e1b      	lsrs	r3, r3, #24
            static_cast<uint8_t>(size_of_log >> 16),
            static_cast<uint8_t>(size_of_log >>  8),
            static_cast<uint8_t>(size_of_log >>  0)
    };
 800b0a4:	b2db      	uxtb	r3, r3
 800b0a6:	733b      	strb	r3, [r7, #12]
            static_cast<uint8_t>(size_of_log >> 16),
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	0c1b      	lsrs	r3, r3, #16
    };
 800b0ac:	b2db      	uxtb	r3, r3
 800b0ae:	737b      	strb	r3, [r7, #13]
            static_cast<uint8_t>(size_of_log >>  8),
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	0a1b      	lsrs	r3, r3, #8
    };
 800b0b4:	b2db      	uxtb	r3, r3
 800b0b6:	73bb      	strb	r3, [r7, #14]
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	b2db      	uxtb	r3, r3
 800b0bc:	73fb      	strb	r3, [r7, #15]

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, (uint32_t *)CAN_TX_MAILBOX0) != HAL_OK)
 800b0be:	f107 020c 	add.w	r2, r7, #12
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	4909      	ldr	r1, [pc, #36]	; (800b0ec <CANTxVolumeSize+0x68>)
 800b0c6:	480a      	ldr	r0, [pc, #40]	; (800b0f0 <CANTxVolumeSize+0x6c>)
 800b0c8:	f7f5 fe86 	bl	8000dd8 <HAL_CAN_AddTxMessage>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	bf14      	ite	ne
 800b0d2:	2301      	movne	r3, #1
 800b0d4:	2300      	moveq	r3, #0
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d001      	beq.n	800b0e0 <CANTxVolumeSize+0x5c>
        return Fail;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	e000      	b.n	800b0e2 <CANTxVolumeSize+0x5e>
    else
        return Success;
 800b0e0:	2300      	movs	r3, #0
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3710      	adds	r7, #16
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	bd80      	pop	{r7, pc}
 800b0ea:	bf00      	nop
 800b0ec:	20000230 	.word	0x20000230
 800b0f0:	200000c4 	.word	0x200000c4

0800b0f4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800b0f4:	b480      	push	{r7}
 800b0f6:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

    /* USER CODE END Error_Handler_Debug */
}
 800b0f8:	bf00      	nop
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b100:	4770      	bx	lr

0800b102 <_ZNKSt13__atomic_baseImEcvmEv>:
      operator __int_type() const noexcept
 800b102:	b580      	push	{r7, lr}
 800b104:	b084      	sub	sp, #16
 800b106:	af00      	add	r7, sp, #0
 800b108:	6078      	str	r0, [r7, #4]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	60fb      	str	r3, [r7, #12]
 800b10e:	2305      	movs	r3, #5
 800b110:	72fb      	strb	r3, [r7, #11]
	memory_order __b = __m & __memory_order_mask;
 800b112:	7afb      	ldrb	r3, [r7, #11]
 800b114:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b118:	4618      	mov	r0, r3
 800b11a:	f7fe fabf 	bl	800969c <_ZStanSt12memory_orderSt23__memory_order_modifier>
 800b11e:	4603      	mov	r3, r0
 800b120:	72bb      	strb	r3, [r7, #10]
	return __atomic_load_n(&_M_i, __m);
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	f3bf 8f5b 	dmb	ish
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f3bf 8f5b 	dmb	ish
      { return load(); }
 800b12e:	bf00      	nop
 800b130:	4618      	mov	r0, r3
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <_ZNKSt6atomicIfEcvfEv>:
      operator _Tp() const noexcept
 800b138:	b580      	push	{r7, lr}
 800b13a:	b082      	sub	sp, #8
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
      { return load(); }
 800b140:	2105      	movs	r1, #5
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 f868 	bl	800b218 <_ZNKSt6atomicIfE4loadESt12memory_order>
 800b148:	eef0 7a40 	vmov.f32	s15, s0
 800b14c:	eeb0 0a67 	vmov.f32	s0, s15
 800b150:	3708      	adds	r7, #8
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}

0800b156 <_ZNSt13__atomic_baseImEppEv>:
      operator++() noexcept
 800b156:	b480      	push	{r7}
 800b158:	b083      	sub	sp, #12
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	6078      	str	r0, [r7, #4]
      { return __atomic_add_fetch(&_M_i, 1, memory_order_seq_cst); }
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f3bf 8f5b 	dmb	ish
 800b164:	e853 2f00 	ldrex	r2, [r3]
 800b168:	f102 0201 	add.w	r2, r2, #1
 800b16c:	e843 2100 	strex	r1, r2, [r3]
 800b170:	2900      	cmp	r1, #0
 800b172:	d1f7      	bne.n	800b164 <_ZNSt13__atomic_baseImEppEv+0xe>
 800b174:	f3bf 8f5b 	dmb	ish
 800b178:	4613      	mov	r3, r2
 800b17a:	4618      	mov	r0, r3
 800b17c:	370c      	adds	r7, #12
 800b17e:	46bd      	mov	sp, r7
 800b180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b184:	4770      	bx	lr

0800b186 <_ZNKSt14_Optional_baseI20LTC6811VoltageStatusE6_M_getEv>:
      _M_get() const noexcept
 800b186:	b480      	push	{r7}
 800b188:	b083      	sub	sp, #12
 800b18a:	af00      	add	r7, sp, #0
 800b18c:	6078      	str	r0, [r7, #4]
      { return this->_M_payload._M_payload; }
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	4618      	mov	r0, r3
 800b192:	370c      	adds	r7, #12
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr

0800b19c <_ZNKSt14_Optional_baseI17LTC6811TempStatusE6_M_getEv>:
      _M_get() const noexcept
 800b19c:	b480      	push	{r7}
 800b19e:	b083      	sub	sp, #12
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
      { return this->_M_payload._M_payload; }
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	370c      	adds	r7, #12
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b0:	4770      	bx	lr

0800b1b2 <_ZNSt13__atomic_baseImEaSEm>:
      operator=(__int_type __i) noexcept
 800b1b2:	b580      	push	{r7, lr}
 800b1b4:	b086      	sub	sp, #24
 800b1b6:	af00      	add	r7, sp, #0
 800b1b8:	6078      	str	r0, [r7, #4]
 800b1ba:	6039      	str	r1, [r7, #0]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	617b      	str	r3, [r7, #20]
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	613b      	str	r3, [r7, #16]
 800b1c4:	2305      	movs	r3, #5
 800b1c6:	73fb      	strb	r3, [r7, #15]
	memory_order __b = __m & __memory_order_mask;
 800b1c8:	7bfb      	ldrb	r3, [r7, #15]
 800b1ca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	f7fe fa64 	bl	800969c <_ZStanSt12memory_orderSt23__memory_order_modifier>
 800b1d4:	4603      	mov	r3, r0
 800b1d6:	73bb      	strb	r3, [r7, #14]
	__atomic_store_n(&_M_i, __i, __m);
 800b1d8:	697b      	ldr	r3, [r7, #20]
 800b1da:	f3bf 8f5b 	dmb	ish
 800b1de:	693a      	ldr	r2, [r7, #16]
 800b1e0:	601a      	str	r2, [r3, #0]
 800b1e2:	f3bf 8f5b 	dmb	ish
	return __i;
 800b1e6:	683b      	ldr	r3, [r7, #0]
      }
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3718      	adds	r7, #24
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <_ZNSt6atomicIfEaSEf>:
      operator=(_Tp __i) noexcept
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	ed87 0a00 	vstr	s0, [r7]
      { store(__i); return __i; }
 800b1fc:	2105      	movs	r1, #5
 800b1fe:	ed97 0a00 	vldr	s0, [r7]
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 f832 	bl	800b26c <_ZNSt6atomicIfE5storeEfSt12memory_order>
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	ee07 3a90 	vmov	s15, r3
 800b20e:	eeb0 0a67 	vmov.f32	s0, s15
 800b212:	3708      	adds	r7, #8
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}

0800b218 <_ZNKSt6atomicIfE4loadESt12memory_order>:
      load(memory_order __m = memory_order_seq_cst) const noexcept
 800b218:	b580      	push	{r7, lr}
 800b21a:	b084      	sub	sp, #16
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
 800b220:	460b      	mov	r3, r1
 800b222:	70fb      	strb	r3, [r7, #3]
	_Tp* __ptr = reinterpret_cast<_Tp*>(__buf);
 800b224:	f107 0308 	add.w	r3, r7, #8
 800b228:	60fb      	str	r3, [r7, #12]
	__atomic_load(std::__addressof(_M_i), __ptr, __m);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	4618      	mov	r0, r3
 800b22e:	f000 f83a 	bl	800b2a6 <_ZSt11__addressofIKfEPT_RS1_>
 800b232:	4603      	mov	r3, r0
 800b234:	f3bf 8f5b 	dmb	ish
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f3bf 8f5b 	dmb	ish
 800b23e:	461a      	mov	r2, r3
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	601a      	str	r2, [r3, #0]
	return *__ptr;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	ee07 3a90 	vmov	s15, r3
      }
 800b24c:	eeb0 0a67 	vmov.f32	s0, s15
 800b250:	3710      	adds	r7, #16
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}

0800b256 <_ZSt11__addressofIfEPT_RS0_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800b256:	b480      	push	{r7}
 800b258:	b083      	sub	sp, #12
 800b25a:	af00      	add	r7, sp, #0
 800b25c:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	4618      	mov	r0, r3
 800b262:	370c      	adds	r7, #12
 800b264:	46bd      	mov	sp, r7
 800b266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26a:	4770      	bx	lr

0800b26c <_ZNSt6atomicIfE5storeEfSt12memory_order>:
      store(_Tp __i, memory_order __m = memory_order_seq_cst) noexcept
 800b26c:	b590      	push	{r4, r7, lr}
 800b26e:	b085      	sub	sp, #20
 800b270:	af00      	add	r7, sp, #0
 800b272:	60f8      	str	r0, [r7, #12]
 800b274:	ed87 0a02 	vstr	s0, [r7, #8]
 800b278:	460b      	mov	r3, r1
 800b27a:	71fb      	strb	r3, [r7, #7]
      { __atomic_store(std::__addressof(_M_i), std::__addressof(__i), __m); }
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	4618      	mov	r0, r3
 800b280:	f7ff ffe9 	bl	800b256 <_ZSt11__addressofIfEPT_RS0_>
 800b284:	4604      	mov	r4, r0
 800b286:	f107 0308 	add.w	r3, r7, #8
 800b28a:	4618      	mov	r0, r3
 800b28c:	f7ff ffe3 	bl	800b256 <_ZSt11__addressofIfEPT_RS0_>
 800b290:	4603      	mov	r3, r0
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	f3bf 8f5b 	dmb	ish
 800b298:	6023      	str	r3, [r4, #0]
 800b29a:	f3bf 8f5b 	dmb	ish
 800b29e:	bf00      	nop
 800b2a0:	3714      	adds	r7, #20
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd90      	pop	{r4, r7, pc}

0800b2a6 <_ZSt11__addressofIKfEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 800b2a6:	b480      	push	{r7}
 800b2a8:	b083      	sub	sp, #12
 800b2aa:	af00      	add	r7, sp, #0
 800b2ac:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	370c      	adds	r7, #12
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr

0800b2bc <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b2c6:	4b0b      	ldr	r3, [pc, #44]	; (800b2f4 <SD_CheckStatus+0x38>)
 800b2c8:	2201      	movs	r2, #1
 800b2ca:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b2cc:	f7fe f986 	bl	80095dc <BSP_SD_GetCardState>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d107      	bne.n	800b2e6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b2d6:	4b07      	ldr	r3, [pc, #28]	; (800b2f4 <SD_CheckStatus+0x38>)
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	b2db      	uxtb	r3, r3
 800b2dc:	f023 0301 	bic.w	r3, r3, #1
 800b2e0:	b2da      	uxtb	r2, r3
 800b2e2:	4b04      	ldr	r3, [pc, #16]	; (800b2f4 <SD_CheckStatus+0x38>)
 800b2e4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b2e6:	4b03      	ldr	r3, [pc, #12]	; (800b2f4 <SD_CheckStatus+0x38>)
 800b2e8:	781b      	ldrb	r3, [r3, #0]
 800b2ea:	b2db      	uxtb	r3, r3
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	3708      	adds	r7, #8
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}
 800b2f4:	20000005 	.word	0x20000005

0800b2f8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b082      	sub	sp, #8
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	4603      	mov	r3, r0
 800b300:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 800b302:	4b0b      	ldr	r3, [pc, #44]	; (800b330 <SD_initialize+0x38>)
 800b304:	2201      	movs	r2, #1
 800b306:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b308:	f7fe f906 	bl	8009518 <BSP_SD_Init>
 800b30c:	4603      	mov	r3, r0
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d107      	bne.n	800b322 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800b312:	79fb      	ldrb	r3, [r7, #7]
 800b314:	4618      	mov	r0, r3
 800b316:	f7ff ffd1 	bl	800b2bc <SD_CheckStatus>
 800b31a:	4603      	mov	r3, r0
 800b31c:	461a      	mov	r2, r3
 800b31e:	4b04      	ldr	r3, [pc, #16]	; (800b330 <SD_initialize+0x38>)
 800b320:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b322:	4b03      	ldr	r3, [pc, #12]	; (800b330 <SD_initialize+0x38>)
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	b2db      	uxtb	r3, r3
}
 800b328:	4618      	mov	r0, r3
 800b32a:	3708      	adds	r7, #8
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}
 800b330:	20000005 	.word	0x20000005

0800b334 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b082      	sub	sp, #8
 800b338:	af00      	add	r7, sp, #0
 800b33a:	4603      	mov	r3, r0
 800b33c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b33e:	79fb      	ldrb	r3, [r7, #7]
 800b340:	4618      	mov	r0, r3
 800b342:	f7ff ffbb 	bl	800b2bc <SD_CheckStatus>
 800b346:	4603      	mov	r3, r0
}
 800b348:	4618      	mov	r0, r3
 800b34a:	3708      	adds	r7, #8
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}

0800b350 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b086      	sub	sp, #24
 800b354:	af00      	add	r7, sp, #0
 800b356:	60b9      	str	r1, [r7, #8]
 800b358:	607a      	str	r2, [r7, #4]
 800b35a:	603b      	str	r3, [r7, #0]
 800b35c:	4603      	mov	r3, r0
 800b35e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b360:	2301      	movs	r3, #1
 800b362:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800b364:	f04f 33ff 	mov.w	r3, #4294967295
 800b368:	683a      	ldr	r2, [r7, #0]
 800b36a:	6879      	ldr	r1, [r7, #4]
 800b36c:	68b8      	ldr	r0, [r7, #8]
 800b36e:	f7fe f8f9 	bl	8009564 <BSP_SD_ReadBlocks>
 800b372:	4603      	mov	r3, r0
 800b374:	2b00      	cmp	r3, #0
 800b376:	d107      	bne.n	800b388 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800b378:	bf00      	nop
 800b37a:	f7fe f92f 	bl	80095dc <BSP_SD_GetCardState>
 800b37e:	4603      	mov	r3, r0
 800b380:	2b00      	cmp	r3, #0
 800b382:	d1fa      	bne.n	800b37a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800b384:	2300      	movs	r3, #0
 800b386:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b388:	7dfb      	ldrb	r3, [r7, #23]
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3718      	adds	r7, #24
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b086      	sub	sp, #24
 800b396:	af00      	add	r7, sp, #0
 800b398:	60b9      	str	r1, [r7, #8]
 800b39a:	607a      	str	r2, [r7, #4]
 800b39c:	603b      	str	r3, [r7, #0]
 800b39e:	4603      	mov	r3, r0
 800b3a0:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800b3a6:	f04f 33ff 	mov.w	r3, #4294967295
 800b3aa:	683a      	ldr	r2, [r7, #0]
 800b3ac:	6879      	ldr	r1, [r7, #4]
 800b3ae:	68b8      	ldr	r0, [r7, #8]
 800b3b0:	f7fe f8f6 	bl	80095a0 <BSP_SD_WriteBlocks>
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d107      	bne.n	800b3ca <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800b3ba:	bf00      	nop
 800b3bc:	f7fe f90e 	bl	80095dc <BSP_SD_GetCardState>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d1fa      	bne.n	800b3bc <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b3ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	3718      	adds	r7, #24
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b08c      	sub	sp, #48	; 0x30
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	4603      	mov	r3, r0
 800b3dc:	603a      	str	r2, [r7, #0]
 800b3de:	71fb      	strb	r3, [r7, #7]
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b3ea:	4b25      	ldr	r3, [pc, #148]	; (800b480 <SD_ioctl+0xac>)
 800b3ec:	781b      	ldrb	r3, [r3, #0]
 800b3ee:	b2db      	uxtb	r3, r3
 800b3f0:	f003 0301 	and.w	r3, r3, #1
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d001      	beq.n	800b3fc <SD_ioctl+0x28>
 800b3f8:	2303      	movs	r3, #3
 800b3fa:	e03c      	b.n	800b476 <SD_ioctl+0xa2>

  switch (cmd)
 800b3fc:	79bb      	ldrb	r3, [r7, #6]
 800b3fe:	2b03      	cmp	r3, #3
 800b400:	d834      	bhi.n	800b46c <SD_ioctl+0x98>
 800b402:	a201      	add	r2, pc, #4	; (adr r2, 800b408 <SD_ioctl+0x34>)
 800b404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b408:	0800b419 	.word	0x0800b419
 800b40c:	0800b421 	.word	0x0800b421
 800b410:	0800b439 	.word	0x0800b439
 800b414:	0800b453 	.word	0x0800b453
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b418:	2300      	movs	r3, #0
 800b41a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b41e:	e028      	b.n	800b472 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b420:	f107 030c 	add.w	r3, r7, #12
 800b424:	4618      	mov	r0, r3
 800b426:	f7fe f8e9 	bl	80095fc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b42a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b430:	2300      	movs	r3, #0
 800b432:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b436:	e01c      	b.n	800b472 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b438:	f107 030c 	add.w	r3, r7, #12
 800b43c:	4618      	mov	r0, r3
 800b43e:	f7fe f8dd 	bl	80095fc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b444:	b29a      	uxth	r2, r3
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b44a:	2300      	movs	r3, #0
 800b44c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b450:	e00f      	b.n	800b472 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b452:	f107 030c 	add.w	r3, r7, #12
 800b456:	4618      	mov	r0, r3
 800b458:	f7fe f8d0 	bl	80095fc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b45c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b45e:	0a5a      	lsrs	r2, r3, #9
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b464:	2300      	movs	r3, #0
 800b466:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b46a:	e002      	b.n	800b472 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b46c:	2304      	movs	r3, #4
 800b46e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800b472:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b476:	4618      	mov	r0, r3
 800b478:	3730      	adds	r7, #48	; 0x30
 800b47a:	46bd      	mov	sp, r7
 800b47c:	bd80      	pop	{r7, pc}
 800b47e:	bf00      	nop
 800b480:	20000005 	.word	0x20000005

0800b484 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b484:	b480      	push	{r7}
 800b486:	b083      	sub	sp, #12
 800b488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b48a:	2300      	movs	r3, #0
 800b48c:	607b      	str	r3, [r7, #4]
 800b48e:	4b10      	ldr	r3, [pc, #64]	; (800b4d0 <HAL_MspInit+0x4c>)
 800b490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b492:	4a0f      	ldr	r2, [pc, #60]	; (800b4d0 <HAL_MspInit+0x4c>)
 800b494:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b498:	6453      	str	r3, [r2, #68]	; 0x44
 800b49a:	4b0d      	ldr	r3, [pc, #52]	; (800b4d0 <HAL_MspInit+0x4c>)
 800b49c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b49e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b4a2:	607b      	str	r3, [r7, #4]
 800b4a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	603b      	str	r3, [r7, #0]
 800b4aa:	4b09      	ldr	r3, [pc, #36]	; (800b4d0 <HAL_MspInit+0x4c>)
 800b4ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ae:	4a08      	ldr	r2, [pc, #32]	; (800b4d0 <HAL_MspInit+0x4c>)
 800b4b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b4b4:	6413      	str	r3, [r2, #64]	; 0x40
 800b4b6:	4b06      	ldr	r3, [pc, #24]	; (800b4d0 <HAL_MspInit+0x4c>)
 800b4b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b4be:	603b      	str	r3, [r7, #0]
 800b4c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b4c2:	bf00      	nop
 800b4c4:	370c      	adds	r7, #12
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4cc:	4770      	bx	lr
 800b4ce:	bf00      	nop
 800b4d0:	40023800 	.word	0x40023800

0800b4d4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b08c      	sub	sp, #48	; 0x30
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b4dc:	f107 031c 	add.w	r3, r7, #28
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	601a      	str	r2, [r3, #0]
 800b4e4:	605a      	str	r2, [r3, #4]
 800b4e6:	609a      	str	r2, [r3, #8]
 800b4e8:	60da      	str	r2, [r3, #12]
 800b4ea:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	4a4b      	ldr	r2, [pc, #300]	; (800b620 <HAL_CAN_MspInit+0x14c>)
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	d13e      	bne.n	800b574 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800b4f6:	4b4b      	ldr	r3, [pc, #300]	; (800b624 <HAL_CAN_MspInit+0x150>)
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	4a49      	ldr	r2, [pc, #292]	; (800b624 <HAL_CAN_MspInit+0x150>)
 800b4fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800b500:	4b48      	ldr	r3, [pc, #288]	; (800b624 <HAL_CAN_MspInit+0x150>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	2b01      	cmp	r3, #1
 800b506:	d10d      	bne.n	800b524 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800b508:	2300      	movs	r3, #0
 800b50a:	61bb      	str	r3, [r7, #24]
 800b50c:	4b46      	ldr	r3, [pc, #280]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b50e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b510:	4a45      	ldr	r2, [pc, #276]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b512:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b516:	6413      	str	r3, [r2, #64]	; 0x40
 800b518:	4b43      	ldr	r3, [pc, #268]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b51a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b51c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b520:	61bb      	str	r3, [r7, #24]
 800b522:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b524:	2300      	movs	r3, #0
 800b526:	617b      	str	r3, [r7, #20]
 800b528:	4b3f      	ldr	r3, [pc, #252]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b52a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b52c:	4a3e      	ldr	r2, [pc, #248]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b52e:	f043 0301 	orr.w	r3, r3, #1
 800b532:	6313      	str	r3, [r2, #48]	; 0x30
 800b534:	4b3c      	ldr	r3, [pc, #240]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b538:	f003 0301 	and.w	r3, r3, #1
 800b53c:	617b      	str	r3, [r7, #20]
 800b53e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b540:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b544:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b546:	2302      	movs	r3, #2
 800b548:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b54a:	2300      	movs	r3, #0
 800b54c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b54e:	2303      	movs	r3, #3
 800b550:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800b552:	2309      	movs	r3, #9
 800b554:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b556:	f107 031c 	add.w	r3, r7, #28
 800b55a:	4619      	mov	r1, r3
 800b55c:	4833      	ldr	r0, [pc, #204]	; (800b62c <HAL_CAN_MspInit+0x158>)
 800b55e:	f7f6 f959 	bl	8001814 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800b562:	2200      	movs	r2, #0
 800b564:	2100      	movs	r1, #0
 800b566:	2014      	movs	r0, #20
 800b568:	f7f6 f91d 	bl	80017a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800b56c:	2014      	movs	r0, #20
 800b56e:	f7f6 f936 	bl	80017de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 800b572:	e050      	b.n	800b616 <HAL_CAN_MspInit+0x142>
  else if(hcan->Instance==CAN2)
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	4a2d      	ldr	r2, [pc, #180]	; (800b630 <HAL_CAN_MspInit+0x15c>)
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d14b      	bne.n	800b616 <HAL_CAN_MspInit+0x142>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800b57e:	2300      	movs	r3, #0
 800b580:	613b      	str	r3, [r7, #16]
 800b582:	4b29      	ldr	r3, [pc, #164]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b586:	4a28      	ldr	r2, [pc, #160]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b588:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b58c:	6413      	str	r3, [r2, #64]	; 0x40
 800b58e:	4b26      	ldr	r3, [pc, #152]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b592:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b596:	613b      	str	r3, [r7, #16]
 800b598:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800b59a:	4b22      	ldr	r3, [pc, #136]	; (800b624 <HAL_CAN_MspInit+0x150>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	3301      	adds	r3, #1
 800b5a0:	4a20      	ldr	r2, [pc, #128]	; (800b624 <HAL_CAN_MspInit+0x150>)
 800b5a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800b5a4:	4b1f      	ldr	r3, [pc, #124]	; (800b624 <HAL_CAN_MspInit+0x150>)
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	2b01      	cmp	r3, #1
 800b5aa:	d10d      	bne.n	800b5c8 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	60fb      	str	r3, [r7, #12]
 800b5b0:	4b1d      	ldr	r3, [pc, #116]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b5b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5b4:	4a1c      	ldr	r2, [pc, #112]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b5b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b5ba:	6413      	str	r3, [r2, #64]	; 0x40
 800b5bc:	4b1a      	ldr	r3, [pc, #104]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b5be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5c4:	60fb      	str	r3, [r7, #12]
 800b5c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	60bb      	str	r3, [r7, #8]
 800b5cc:	4b16      	ldr	r3, [pc, #88]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b5ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5d0:	4a15      	ldr	r2, [pc, #84]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b5d2:	f043 0302 	orr.w	r3, r3, #2
 800b5d6:	6313      	str	r3, [r2, #48]	; 0x30
 800b5d8:	4b13      	ldr	r3, [pc, #76]	; (800b628 <HAL_CAN_MspInit+0x154>)
 800b5da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5dc:	f003 0302 	and.w	r3, r3, #2
 800b5e0:	60bb      	str	r3, [r7, #8]
 800b5e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800b5e4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800b5e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b5ea:	2302      	movs	r3, #2
 800b5ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b5f2:	2303      	movs	r3, #3
 800b5f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800b5f6:	2309      	movs	r3, #9
 800b5f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b5fa:	f107 031c 	add.w	r3, r7, #28
 800b5fe:	4619      	mov	r1, r3
 800b600:	480c      	ldr	r0, [pc, #48]	; (800b634 <HAL_CAN_MspInit+0x160>)
 800b602:	f7f6 f907 	bl	8001814 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 800b606:	2200      	movs	r2, #0
 800b608:	2100      	movs	r1, #0
 800b60a:	2041      	movs	r0, #65	; 0x41
 800b60c:	f7f6 f8cb 	bl	80017a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800b610:	2041      	movs	r0, #65	; 0x41
 800b612:	f7f6 f8e4 	bl	80017de <HAL_NVIC_EnableIRQ>
}
 800b616:	bf00      	nop
 800b618:	3730      	adds	r7, #48	; 0x30
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	40006400 	.word	0x40006400
 800b624:	2000025c 	.word	0x2000025c
 800b628:	40023800 	.word	0x40023800
 800b62c:	40020000 	.word	0x40020000
 800b630:	40006800 	.word	0x40006800
 800b634:	40020400 	.word	0x40020400

0800b638 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b08a      	sub	sp, #40	; 0x28
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b640:	f107 0314 	add.w	r3, r7, #20
 800b644:	2200      	movs	r2, #0
 800b646:	601a      	str	r2, [r3, #0]
 800b648:	605a      	str	r2, [r3, #4]
 800b64a:	609a      	str	r2, [r3, #8]
 800b64c:	60da      	str	r2, [r3, #12]
 800b64e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	4a28      	ldr	r2, [pc, #160]	; (800b6f8 <HAL_SD_MspInit+0xc0>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d14a      	bne.n	800b6f0 <HAL_SD_MspInit+0xb8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800b65a:	2300      	movs	r3, #0
 800b65c:	613b      	str	r3, [r7, #16]
 800b65e:	4b27      	ldr	r3, [pc, #156]	; (800b6fc <HAL_SD_MspInit+0xc4>)
 800b660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b662:	4a26      	ldr	r2, [pc, #152]	; (800b6fc <HAL_SD_MspInit+0xc4>)
 800b664:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b668:	6453      	str	r3, [r2, #68]	; 0x44
 800b66a:	4b24      	ldr	r3, [pc, #144]	; (800b6fc <HAL_SD_MspInit+0xc4>)
 800b66c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b66e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b672:	613b      	str	r3, [r7, #16]
 800b674:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b676:	2300      	movs	r3, #0
 800b678:	60fb      	str	r3, [r7, #12]
 800b67a:	4b20      	ldr	r3, [pc, #128]	; (800b6fc <HAL_SD_MspInit+0xc4>)
 800b67c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b67e:	4a1f      	ldr	r2, [pc, #124]	; (800b6fc <HAL_SD_MspInit+0xc4>)
 800b680:	f043 0304 	orr.w	r3, r3, #4
 800b684:	6313      	str	r3, [r2, #48]	; 0x30
 800b686:	4b1d      	ldr	r3, [pc, #116]	; (800b6fc <HAL_SD_MspInit+0xc4>)
 800b688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b68a:	f003 0304 	and.w	r3, r3, #4
 800b68e:	60fb      	str	r3, [r7, #12]
 800b690:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800b692:	2300      	movs	r3, #0
 800b694:	60bb      	str	r3, [r7, #8]
 800b696:	4b19      	ldr	r3, [pc, #100]	; (800b6fc <HAL_SD_MspInit+0xc4>)
 800b698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b69a:	4a18      	ldr	r2, [pc, #96]	; (800b6fc <HAL_SD_MspInit+0xc4>)
 800b69c:	f043 0308 	orr.w	r3, r3, #8
 800b6a0:	6313      	str	r3, [r2, #48]	; 0x30
 800b6a2:	4b16      	ldr	r3, [pc, #88]	; (800b6fc <HAL_SD_MspInit+0xc4>)
 800b6a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6a6:	f003 0308 	and.w	r3, r3, #8
 800b6aa:	60bb      	str	r3, [r7, #8]
 800b6ac:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800b6ae:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800b6b2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6b4:	2302      	movs	r3, #2
 800b6b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b6bc:	2303      	movs	r3, #3
 800b6be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800b6c0:	230c      	movs	r3, #12
 800b6c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b6c4:	f107 0314 	add.w	r3, r7, #20
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	480d      	ldr	r0, [pc, #52]	; (800b700 <HAL_SD_MspInit+0xc8>)
 800b6cc:	f7f6 f8a2 	bl	8001814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800b6d0:	2304      	movs	r3, #4
 800b6d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6d4:	2302      	movs	r3, #2
 800b6d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b6dc:	2303      	movs	r3, #3
 800b6de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800b6e0:	230c      	movs	r3, #12
 800b6e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b6e4:	f107 0314 	add.w	r3, r7, #20
 800b6e8:	4619      	mov	r1, r3
 800b6ea:	4806      	ldr	r0, [pc, #24]	; (800b704 <HAL_SD_MspInit+0xcc>)
 800b6ec:	f7f6 f892 	bl	8001814 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800b6f0:	bf00      	nop
 800b6f2:	3728      	adds	r7, #40	; 0x28
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}
 800b6f8:	40012c00 	.word	0x40012c00
 800b6fc:	40023800 	.word	0x40023800
 800b700:	40020800 	.word	0x40020800
 800b704:	40020c00 	.word	0x40020c00

0800b708 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b08a      	sub	sp, #40	; 0x28
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b710:	f107 0314 	add.w	r3, r7, #20
 800b714:	2200      	movs	r2, #0
 800b716:	601a      	str	r2, [r3, #0]
 800b718:	605a      	str	r2, [r3, #4]
 800b71a:	609a      	str	r2, [r3, #8]
 800b71c:	60da      	str	r2, [r3, #12]
 800b71e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	4a28      	ldr	r2, [pc, #160]	; (800b7c8 <HAL_SPI_MspInit+0xc0>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d149      	bne.n	800b7be <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800b72a:	2300      	movs	r3, #0
 800b72c:	613b      	str	r3, [r7, #16]
 800b72e:	4b27      	ldr	r3, [pc, #156]	; (800b7cc <HAL_SPI_MspInit+0xc4>)
 800b730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b732:	4a26      	ldr	r2, [pc, #152]	; (800b7cc <HAL_SPI_MspInit+0xc4>)
 800b734:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b738:	6453      	str	r3, [r2, #68]	; 0x44
 800b73a:	4b24      	ldr	r3, [pc, #144]	; (800b7cc <HAL_SPI_MspInit+0xc4>)
 800b73c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b73e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b742:	613b      	str	r3, [r7, #16]
 800b744:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b746:	2300      	movs	r3, #0
 800b748:	60fb      	str	r3, [r7, #12]
 800b74a:	4b20      	ldr	r3, [pc, #128]	; (800b7cc <HAL_SPI_MspInit+0xc4>)
 800b74c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b74e:	4a1f      	ldr	r2, [pc, #124]	; (800b7cc <HAL_SPI_MspInit+0xc4>)
 800b750:	f043 0301 	orr.w	r3, r3, #1
 800b754:	6313      	str	r3, [r2, #48]	; 0x30
 800b756:	4b1d      	ldr	r3, [pc, #116]	; (800b7cc <HAL_SPI_MspInit+0xc4>)
 800b758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b75a:	f003 0301 	and.w	r3, r3, #1
 800b75e:	60fb      	str	r3, [r7, #12]
 800b760:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b762:	2300      	movs	r3, #0
 800b764:	60bb      	str	r3, [r7, #8]
 800b766:	4b19      	ldr	r3, [pc, #100]	; (800b7cc <HAL_SPI_MspInit+0xc4>)
 800b768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b76a:	4a18      	ldr	r2, [pc, #96]	; (800b7cc <HAL_SPI_MspInit+0xc4>)
 800b76c:	f043 0302 	orr.w	r3, r3, #2
 800b770:	6313      	str	r3, [r2, #48]	; 0x30
 800b772:	4b16      	ldr	r3, [pc, #88]	; (800b7cc <HAL_SPI_MspInit+0xc4>)
 800b774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b776:	f003 0302 	and.w	r3, r3, #2
 800b77a:	60bb      	str	r3, [r7, #8]
 800b77c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800b77e:	2310      	movs	r3, #16
 800b780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b782:	2302      	movs	r3, #2
 800b784:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b786:	2300      	movs	r3, #0
 800b788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b78a:	2303      	movs	r3, #3
 800b78c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800b78e:	2305      	movs	r3, #5
 800b790:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b792:	f107 0314 	add.w	r3, r7, #20
 800b796:	4619      	mov	r1, r3
 800b798:	480d      	ldr	r0, [pc, #52]	; (800b7d0 <HAL_SPI_MspInit+0xc8>)
 800b79a:	f7f6 f83b 	bl	8001814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800b79e:	2338      	movs	r3, #56	; 0x38
 800b7a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b7a2:	2302      	movs	r3, #2
 800b7a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b7aa:	2303      	movs	r3, #3
 800b7ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800b7ae:	2305      	movs	r3, #5
 800b7b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b7b2:	f107 0314 	add.w	r3, r7, #20
 800b7b6:	4619      	mov	r1, r3
 800b7b8:	4806      	ldr	r0, [pc, #24]	; (800b7d4 <HAL_SPI_MspInit+0xcc>)
 800b7ba:	f7f6 f82b 	bl	8001814 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800b7be:	bf00      	nop
 800b7c0:	3728      	adds	r7, #40	; 0x28
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}
 800b7c6:	bf00      	nop
 800b7c8:	40013000 	.word	0x40013000
 800b7cc:	40023800 	.word	0x40023800
 800b7d0:	40020000 	.word	0x40020000
 800b7d4:	40020400 	.word	0x40020400

0800b7d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b085      	sub	sp, #20
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b7e8:	d10d      	bne.n	800b806 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	60fb      	str	r3, [r7, #12]
 800b7ee:	4b09      	ldr	r3, [pc, #36]	; (800b814 <HAL_TIM_Base_MspInit+0x3c>)
 800b7f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7f2:	4a08      	ldr	r2, [pc, #32]	; (800b814 <HAL_TIM_Base_MspInit+0x3c>)
 800b7f4:	f043 0301 	orr.w	r3, r3, #1
 800b7f8:	6413      	str	r3, [r2, #64]	; 0x40
 800b7fa:	4b06      	ldr	r3, [pc, #24]	; (800b814 <HAL_TIM_Base_MspInit+0x3c>)
 800b7fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7fe:	f003 0301 	and.w	r3, r3, #1
 800b802:	60fb      	str	r3, [r7, #12]
 800b804:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800b806:	bf00      	nop
 800b808:	3714      	adds	r7, #20
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr
 800b812:	bf00      	nop
 800b814:	40023800 	.word	0x40023800

0800b818 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b088      	sub	sp, #32
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b820:	f107 030c 	add.w	r3, r7, #12
 800b824:	2200      	movs	r2, #0
 800b826:	601a      	str	r2, [r3, #0]
 800b828:	605a      	str	r2, [r3, #4]
 800b82a:	609a      	str	r2, [r3, #8]
 800b82c:	60da      	str	r2, [r3, #12]
 800b82e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b838:	d11d      	bne.n	800b876 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b83a:	2300      	movs	r3, #0
 800b83c:	60bb      	str	r3, [r7, #8]
 800b83e:	4b10      	ldr	r3, [pc, #64]	; (800b880 <HAL_TIM_MspPostInit+0x68>)
 800b840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b842:	4a0f      	ldr	r2, [pc, #60]	; (800b880 <HAL_TIM_MspPostInit+0x68>)
 800b844:	f043 0302 	orr.w	r3, r3, #2
 800b848:	6313      	str	r3, [r2, #48]	; 0x30
 800b84a:	4b0d      	ldr	r3, [pc, #52]	; (800b880 <HAL_TIM_MspPostInit+0x68>)
 800b84c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b84e:	f003 0302 	and.w	r3, r3, #2
 800b852:	60bb      	str	r3, [r7, #8]
 800b854:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PB2     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = FansPWM_Pin;
 800b856:	2304      	movs	r3, #4
 800b858:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b85a:	2302      	movs	r3, #2
 800b85c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b85e:	2300      	movs	r3, #0
 800b860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b862:	2300      	movs	r3, #0
 800b864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800b866:	2301      	movs	r3, #1
 800b868:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(FansPWM_GPIO_Port, &GPIO_InitStruct);
 800b86a:	f107 030c 	add.w	r3, r7, #12
 800b86e:	4619      	mov	r1, r3
 800b870:	4804      	ldr	r0, [pc, #16]	; (800b884 <HAL_TIM_MspPostInit+0x6c>)
 800b872:	f7f5 ffcf 	bl	8001814 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800b876:	bf00      	nop
 800b878:	3720      	adds	r7, #32
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bd80      	pop	{r7, pc}
 800b87e:	bf00      	nop
 800b880:	40023800 	.word	0x40023800
 800b884:	40020400 	.word	0x40020400

0800b888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800b888:	b480      	push	{r7}
 800b88a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800b88c:	bf00      	nop
 800b88e:	46bd      	mov	sp, r7
 800b890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b894:	4770      	bx	lr

0800b896 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800b896:	b480      	push	{r7}
 800b898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800b89a:	e7fe      	b.n	800b89a <HardFault_Handler+0x4>

0800b89c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800b89c:	b480      	push	{r7}
 800b89e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800b8a0:	e7fe      	b.n	800b8a0 <MemManage_Handler+0x4>

0800b8a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800b8a2:	b480      	push	{r7}
 800b8a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800b8a6:	e7fe      	b.n	800b8a6 <BusFault_Handler+0x4>

0800b8a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800b8ac:	e7fe      	b.n	800b8ac <UsageFault_Handler+0x4>

0800b8ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800b8ae:	b480      	push	{r7}
 800b8b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800b8b2:	bf00      	nop
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr

0800b8bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b8c0:	bf00      	nop
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c8:	4770      	bx	lr

0800b8ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800b8ca:	b480      	push	{r7}
 800b8cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800b8ce:	bf00      	nop
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d6:	4770      	bx	lr

0800b8d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800b8dc:	f7fe f9e6 	bl	8009cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800b8e0:	bf00      	nop
 800b8e2:	bd80      	pop	{r7, pc}

0800b8e4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800b8e8:	4802      	ldr	r0, [pc, #8]	; (800b8f4 <CAN1_RX0_IRQHandler+0x10>)
 800b8ea:	f7f5 fc62 	bl	80011b2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800b8ee:	bf00      	nop
 800b8f0:	bd80      	pop	{r7, pc}
 800b8f2:	bf00      	nop
 800b8f4:	200000c4 	.word	0x200000c4

0800b8f8 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800b8fc:	4802      	ldr	r0, [pc, #8]	; (800b908 <CAN2_RX1_IRQHandler+0x10>)
 800b8fe:	f7f5 fc58 	bl	80011b2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 800b902:	bf00      	nop
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	200000ec 	.word	0x200000ec

0800b90c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800b90c:	b480      	push	{r7}
 800b90e:	af00      	add	r7, sp, #0
	return 1;
 800b910:	2301      	movs	r3, #1
}
 800b912:	4618      	mov	r0, r3
 800b914:	46bd      	mov	sp, r7
 800b916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91a:	4770      	bx	lr

0800b91c <_kill>:

int _kill(int pid, int sig)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b082      	sub	sp, #8
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
 800b924:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800b926:	f000 fa2f 	bl	800bd88 <__errno>
 800b92a:	4602      	mov	r2, r0
 800b92c:	2316      	movs	r3, #22
 800b92e:	6013      	str	r3, [r2, #0]
	return -1;
 800b930:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b934:	4618      	mov	r0, r3
 800b936:	3708      	adds	r7, #8
 800b938:	46bd      	mov	sp, r7
 800b93a:	bd80      	pop	{r7, pc}

0800b93c <_exit>:

void _exit (int status)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b082      	sub	sp, #8
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800b944:	f04f 31ff 	mov.w	r1, #4294967295
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	f7ff ffe7 	bl	800b91c <_kill>
	while (1) {}		/* Make sure we hang here */
 800b94e:	e7fe      	b.n	800b94e <_exit+0x12>

0800b950 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b084      	sub	sp, #16
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800b958:	4b11      	ldr	r3, [pc, #68]	; (800b9a0 <_sbrk+0x50>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d102      	bne.n	800b966 <_sbrk+0x16>
		heap_end = &end;
 800b960:	4b0f      	ldr	r3, [pc, #60]	; (800b9a0 <_sbrk+0x50>)
 800b962:	4a10      	ldr	r2, [pc, #64]	; (800b9a4 <_sbrk+0x54>)
 800b964:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800b966:	4b0e      	ldr	r3, [pc, #56]	; (800b9a0 <_sbrk+0x50>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800b96c:	4b0c      	ldr	r3, [pc, #48]	; (800b9a0 <_sbrk+0x50>)
 800b96e:	681a      	ldr	r2, [r3, #0]
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	4413      	add	r3, r2
 800b974:	466a      	mov	r2, sp
 800b976:	4293      	cmp	r3, r2
 800b978:	d907      	bls.n	800b98a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800b97a:	f000 fa05 	bl	800bd88 <__errno>
 800b97e:	4602      	mov	r2, r0
 800b980:	230c      	movs	r3, #12
 800b982:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800b984:	f04f 33ff 	mov.w	r3, #4294967295
 800b988:	e006      	b.n	800b998 <_sbrk+0x48>
	}

	heap_end += incr;
 800b98a:	4b05      	ldr	r3, [pc, #20]	; (800b9a0 <_sbrk+0x50>)
 800b98c:	681a      	ldr	r2, [r3, #0]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	4413      	add	r3, r2
 800b992:	4a03      	ldr	r2, [pc, #12]	; (800b9a0 <_sbrk+0x50>)
 800b994:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800b996:	68fb      	ldr	r3, [r7, #12]
}
 800b998:	4618      	mov	r0, r3
 800b99a:	3710      	adds	r7, #16
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}
 800b9a0:	20000260 	.word	0x20000260
 800b9a4:	200006e0 	.word	0x200006e0

0800b9a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b9a8:	b480      	push	{r7}
 800b9aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b9ac:	4b16      	ldr	r3, [pc, #88]	; (800ba08 <SystemInit+0x60>)
 800b9ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9b2:	4a15      	ldr	r2, [pc, #84]	; (800ba08 <SystemInit+0x60>)
 800b9b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b9b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800b9bc:	4b13      	ldr	r3, [pc, #76]	; (800ba0c <SystemInit+0x64>)
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4a12      	ldr	r2, [pc, #72]	; (800ba0c <SystemInit+0x64>)
 800b9c2:	f043 0301 	orr.w	r3, r3, #1
 800b9c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800b9c8:	4b10      	ldr	r3, [pc, #64]	; (800ba0c <SystemInit+0x64>)
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800b9ce:	4b0f      	ldr	r3, [pc, #60]	; (800ba0c <SystemInit+0x64>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4a0e      	ldr	r2, [pc, #56]	; (800ba0c <SystemInit+0x64>)
 800b9d4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800b9d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b9dc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800b9de:	4b0b      	ldr	r3, [pc, #44]	; (800ba0c <SystemInit+0x64>)
 800b9e0:	4a0b      	ldr	r2, [pc, #44]	; (800ba10 <SystemInit+0x68>)
 800b9e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800b9e4:	4b09      	ldr	r3, [pc, #36]	; (800ba0c <SystemInit+0x64>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	4a08      	ldr	r2, [pc, #32]	; (800ba0c <SystemInit+0x64>)
 800b9ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b9ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800b9f0:	4b06      	ldr	r3, [pc, #24]	; (800ba0c <SystemInit+0x64>)
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b9f6:	4b04      	ldr	r3, [pc, #16]	; (800ba08 <SystemInit+0x60>)
 800b9f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b9fc:	609a      	str	r2, [r3, #8]
#endif
}
 800b9fe:	bf00      	nop
 800ba00:	46bd      	mov	sp, r7
 800ba02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba06:	4770      	bx	lr
 800ba08:	e000ed00 	.word	0xe000ed00
 800ba0c:	40023800 	.word	0x40023800
 800ba10:	24003010 	.word	0x24003010

0800ba14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800ba14:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ba4c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800ba18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800ba1a:	e003      	b.n	800ba24 <LoopCopyDataInit>

0800ba1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800ba1c:	4b0c      	ldr	r3, [pc, #48]	; (800ba50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800ba1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800ba20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800ba22:	3104      	adds	r1, #4

0800ba24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800ba24:	480b      	ldr	r0, [pc, #44]	; (800ba54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800ba26:	4b0c      	ldr	r3, [pc, #48]	; (800ba58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800ba28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ba2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ba2c:	d3f6      	bcc.n	800ba1c <CopyDataInit>
  ldr  r2, =_sbss
 800ba2e:	4a0b      	ldr	r2, [pc, #44]	; (800ba5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800ba30:	e002      	b.n	800ba38 <LoopFillZerobss>

0800ba32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800ba32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800ba34:	f842 3b04 	str.w	r3, [r2], #4

0800ba38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800ba38:	4b09      	ldr	r3, [pc, #36]	; (800ba60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800ba3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800ba3c:	d3f9      	bcc.n	800ba32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800ba3e:	f7ff ffb3 	bl	800b9a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ba42:	f000 f9a7 	bl	800bd94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ba46:	f7fe f9e3 	bl	8009e10 <main>
  bx  lr    
 800ba4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800ba4c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800ba50:	0800c2d0 	.word	0x0800c2d0
  ldr  r0, =_sdata
 800ba54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800ba58:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 800ba5c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 800ba60:	200006e0 	.word	0x200006e0

0800ba64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ba64:	e7fe      	b.n	800ba64 <ADC_IRQHandler>

0800ba66 <_Znwj>:
 800ba66:	b510      	push	{r4, lr}
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	bf14      	ite	ne
 800ba6c:	4604      	movne	r4, r0
 800ba6e:	2401      	moveq	r4, #1
 800ba70:	4620      	mov	r0, r4
 800ba72:	f000 f9b3 	bl	800bddc <malloc>
 800ba76:	b930      	cbnz	r0, 800ba86 <_Znwj+0x20>
 800ba78:	f000 f806 	bl	800ba88 <_ZSt15get_new_handlerv>
 800ba7c:	b908      	cbnz	r0, 800ba82 <_Znwj+0x1c>
 800ba7e:	f000 f97b 	bl	800bd78 <abort>
 800ba82:	4780      	blx	r0
 800ba84:	e7f4      	b.n	800ba70 <_Znwj+0xa>
 800ba86:	bd10      	pop	{r4, pc}

0800ba88 <_ZSt15get_new_handlerv>:
 800ba88:	4b02      	ldr	r3, [pc, #8]	; (800ba94 <_ZSt15get_new_handlerv+0xc>)
 800ba8a:	6818      	ldr	r0, [r3, #0]
 800ba8c:	f3bf 8f5b 	dmb	ish
 800ba90:	4770      	bx	lr
 800ba92:	bf00      	nop
 800ba94:	20000264 	.word	0x20000264

0800ba98 <logf>:
 800ba98:	b510      	push	{r4, lr}
 800ba9a:	ed2d 8b02 	vpush	{d8}
 800ba9e:	b08a      	sub	sp, #40	; 0x28
 800baa0:	eeb0 8a40 	vmov.f32	s16, s0
 800baa4:	f000 f86e 	bl	800bb84 <__ieee754_logf>
 800baa8:	4b31      	ldr	r3, [pc, #196]	; (800bb70 <logf+0xd8>)
 800baaa:	f993 4000 	ldrsb.w	r4, [r3]
 800baae:	1c63      	adds	r3, r4, #1
 800bab0:	d059      	beq.n	800bb66 <logf+0xce>
 800bab2:	eeb4 8a48 	vcmp.f32	s16, s16
 800bab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800baba:	d654      	bvs.n	800bb66 <logf+0xce>
 800babc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800bac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bac4:	dc4f      	bgt.n	800bb66 <logf+0xce>
 800bac6:	4b2b      	ldr	r3, [pc, #172]	; (800bb74 <logf+0xdc>)
 800bac8:	9301      	str	r3, [sp, #4]
 800baca:	ee18 0a10 	vmov	r0, s16
 800bace:	2300      	movs	r3, #0
 800bad0:	9308      	str	r3, [sp, #32]
 800bad2:	f7f4 fcfd 	bl	80004d0 <__aeabi_f2d>
 800bad6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bada:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bade:	b994      	cbnz	r4, 800bb06 <logf+0x6e>
 800bae0:	4b25      	ldr	r3, [pc, #148]	; (800bb78 <logf+0xe0>)
 800bae2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800bae6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800baea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800baee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800baf2:	d025      	beq.n	800bb40 <logf+0xa8>
 800baf4:	2301      	movs	r3, #1
 800baf6:	2c02      	cmp	r4, #2
 800baf8:	9300      	str	r3, [sp, #0]
 800bafa:	d116      	bne.n	800bb2a <logf+0x92>
 800bafc:	f000 f944 	bl	800bd88 <__errno>
 800bb00:	2321      	movs	r3, #33	; 0x21
 800bb02:	6003      	str	r3, [r0, #0]
 800bb04:	e016      	b.n	800bb34 <logf+0x9c>
 800bb06:	4b1d      	ldr	r3, [pc, #116]	; (800bb7c <logf+0xe4>)
 800bb08:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bb16:	d1ed      	bne.n	800baf4 <logf+0x5c>
 800bb18:	2302      	movs	r3, #2
 800bb1a:	429c      	cmp	r4, r3
 800bb1c:	9300      	str	r3, [sp, #0]
 800bb1e:	d111      	bne.n	800bb44 <logf+0xac>
 800bb20:	f000 f932 	bl	800bd88 <__errno>
 800bb24:	2322      	movs	r3, #34	; 0x22
 800bb26:	6003      	str	r3, [r0, #0]
 800bb28:	e011      	b.n	800bb4e <logf+0xb6>
 800bb2a:	4668      	mov	r0, sp
 800bb2c:	f000 f918 	bl	800bd60 <matherr>
 800bb30:	2800      	cmp	r0, #0
 800bb32:	d0e3      	beq.n	800bafc <logf+0x64>
 800bb34:	4812      	ldr	r0, [pc, #72]	; (800bb80 <logf+0xe8>)
 800bb36:	f000 f917 	bl	800bd68 <nan>
 800bb3a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800bb3e:	e006      	b.n	800bb4e <logf+0xb6>
 800bb40:	2302      	movs	r3, #2
 800bb42:	9300      	str	r3, [sp, #0]
 800bb44:	4668      	mov	r0, sp
 800bb46:	f000 f90b 	bl	800bd60 <matherr>
 800bb4a:	2800      	cmp	r0, #0
 800bb4c:	d0e8      	beq.n	800bb20 <logf+0x88>
 800bb4e:	9b08      	ldr	r3, [sp, #32]
 800bb50:	b11b      	cbz	r3, 800bb5a <logf+0xc2>
 800bb52:	f000 f919 	bl	800bd88 <__errno>
 800bb56:	9b08      	ldr	r3, [sp, #32]
 800bb58:	6003      	str	r3, [r0, #0]
 800bb5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb5e:	f7f4 fd0f 	bl	8000580 <__aeabi_d2f>
 800bb62:	ee00 0a10 	vmov	s0, r0
 800bb66:	b00a      	add	sp, #40	; 0x28
 800bb68:	ecbd 8b02 	vpop	{d8}
 800bb6c:	bd10      	pop	{r4, pc}
 800bb6e:	bf00      	nop
 800bb70:	2000000c 	.word	0x2000000c
 800bb74:	0800c2b8 	.word	0x0800c2b8
 800bb78:	c7efffff 	.word	0xc7efffff
 800bb7c:	fff00000 	.word	0xfff00000
 800bb80:	0800c2bc 	.word	0x0800c2bc

0800bb84 <__ieee754_logf>:
 800bb84:	ee10 3a10 	vmov	r3, s0
 800bb88:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800bb8c:	d106      	bne.n	800bb9c <__ieee754_logf+0x18>
 800bb8e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800bd24 <__ieee754_logf+0x1a0>
 800bb92:	eddf 7a65 	vldr	s15, [pc, #404]	; 800bd28 <__ieee754_logf+0x1a4>
 800bb96:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800bb9a:	4770      	bx	lr
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	da02      	bge.n	800bba6 <__ieee754_logf+0x22>
 800bba0:	ee30 7a40 	vsub.f32	s14, s0, s0
 800bba4:	e7f5      	b.n	800bb92 <__ieee754_logf+0xe>
 800bba6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800bbaa:	db02      	blt.n	800bbb2 <__ieee754_logf+0x2e>
 800bbac:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bbb0:	4770      	bx	lr
 800bbb2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bbb6:	bfbf      	itttt	lt
 800bbb8:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 800bd2c <__ieee754_logf+0x1a8>
 800bbbc:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800bbc0:	f06f 0118 	mvnlt.w	r1, #24
 800bbc4:	ee17 3a90 	vmovlt	r3, s15
 800bbc8:	ea4f 52e3 	mov.w	r2, r3, asr #23
 800bbcc:	bfa8      	it	ge
 800bbce:	2100      	movge	r1, #0
 800bbd0:	3a7f      	subs	r2, #127	; 0x7f
 800bbd2:	440a      	add	r2, r1
 800bbd4:	4956      	ldr	r1, [pc, #344]	; (800bd30 <__ieee754_logf+0x1ac>)
 800bbd6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800bbda:	4419      	add	r1, r3
 800bbdc:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
 800bbe0:	eb02 52d1 	add.w	r2, r2, r1, lsr #23
 800bbe4:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 800bbe8:	4319      	orrs	r1, r3
 800bbea:	ee07 1a90 	vmov	s15, r1
 800bbee:	f103 010f 	add.w	r1, r3, #15
 800bbf2:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800bbf6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800bbfa:	290f      	cmp	r1, #15
 800bbfc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800bc00:	dc31      	bgt.n	800bc66 <__ieee754_logf+0xe2>
 800bc02:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800bc06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc0a:	d10f      	bne.n	800bc2c <__ieee754_logf+0xa8>
 800bc0c:	2a00      	cmp	r2, #0
 800bc0e:	f000 8085 	beq.w	800bd1c <__ieee754_logf+0x198>
 800bc12:	ee07 2a90 	vmov	s15, r2
 800bc16:	ed9f 0a47 	vldr	s0, [pc, #284]	; 800bd34 <__ieee754_logf+0x1b0>
 800bc1a:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800bd38 <__ieee754_logf+0x1b4>
 800bc1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc22:	ee27 0a80 	vmul.f32	s0, s15, s0
 800bc26:	eea7 0a87 	vfma.f32	s0, s15, s14
 800bc2a:	4770      	bx	lr
 800bc2c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800bd3c <__ieee754_logf+0x1b8>
 800bc30:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bc34:	eea0 7a67 	vfms.f32	s14, s0, s15
 800bc38:	ee60 7a00 	vmul.f32	s15, s0, s0
 800bc3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bc40:	b912      	cbnz	r2, 800bc48 <__ieee754_logf+0xc4>
 800bc42:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bc46:	4770      	bx	lr
 800bc48:	ee07 2a90 	vmov	s15, r2
 800bc4c:	eddf 6a39 	vldr	s13, [pc, #228]	; 800bd34 <__ieee754_logf+0x1b0>
 800bc50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bc54:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800bc58:	ee37 0a40 	vsub.f32	s0, s14, s0
 800bc5c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800bd38 <__ieee754_logf+0x1b4>
 800bc60:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800bc64:	4770      	bx	lr
 800bc66:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800bc6a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800bc6e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800bd40 <__ieee754_logf+0x1bc>
 800bc72:	eddf 4a34 	vldr	s9, [pc, #208]	; 800bd44 <__ieee754_logf+0x1c0>
 800bc76:	4934      	ldr	r1, [pc, #208]	; (800bd48 <__ieee754_logf+0x1c4>)
 800bc78:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800bc7c:	4419      	add	r1, r3
 800bc7e:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 800bc82:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800bc86:	430b      	orrs	r3, r1
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	ee07 2a90 	vmov	s15, r2
 800bc8e:	ee26 5a06 	vmul.f32	s10, s12, s12
 800bc92:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800bc96:	ee25 7a05 	vmul.f32	s14, s10, s10
 800bc9a:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800bd4c <__ieee754_logf+0x1c8>
 800bc9e:	eee7 7a25 	vfma.f32	s15, s14, s11
 800bca2:	eddf 5a2b 	vldr	s11, [pc, #172]	; 800bd50 <__ieee754_logf+0x1cc>
 800bca6:	eee7 5a87 	vfma.f32	s11, s15, s14
 800bcaa:	eddf 7a2a 	vldr	s15, [pc, #168]	; 800bd54 <__ieee754_logf+0x1d0>
 800bcae:	eee7 7a24 	vfma.f32	s15, s14, s9
 800bcb2:	eddf 4a29 	vldr	s9, [pc, #164]	; 800bd58 <__ieee754_logf+0x1d4>
 800bcb6:	eee7 4a87 	vfma.f32	s9, s15, s14
 800bcba:	eddf 7a28 	vldr	s15, [pc, #160]	; 800bd5c <__ieee754_logf+0x1d8>
 800bcbe:	eee4 7a87 	vfma.f32	s15, s9, s14
 800bcc2:	ee67 7a85 	vmul.f32	s15, s15, s10
 800bcc6:	eee5 7a87 	vfma.f32	s15, s11, s14
 800bcca:	dd1c      	ble.n	800bd06 <__ieee754_logf+0x182>
 800bccc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bcd0:	ee20 7a07 	vmul.f32	s14, s0, s14
 800bcd4:	ee27 7a00 	vmul.f32	s14, s14, s0
 800bcd8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bcdc:	ee67 7a86 	vmul.f32	s15, s15, s12
 800bce0:	b922      	cbnz	r2, 800bcec <__ieee754_logf+0x168>
 800bce2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bce6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bcea:	4770      	bx	lr
 800bcec:	ed9f 6a11 	vldr	s12, [pc, #68]	; 800bd34 <__ieee754_logf+0x1b0>
 800bcf0:	eee6 7a86 	vfma.f32	s15, s13, s12
 800bcf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bcf8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800bcfc:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800bd38 <__ieee754_logf+0x1b4>
 800bd00:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800bd04:	4770      	bx	lr
 800bd06:	ee70 7a67 	vsub.f32	s15, s0, s15
 800bd0a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800bd0e:	2a00      	cmp	r2, #0
 800bd10:	d0e9      	beq.n	800bce6 <__ieee754_logf+0x162>
 800bd12:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800bd34 <__ieee754_logf+0x1b0>
 800bd16:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800bd1a:	e7ed      	b.n	800bcf8 <__ieee754_logf+0x174>
 800bd1c:	ed9f 0a02 	vldr	s0, [pc, #8]	; 800bd28 <__ieee754_logf+0x1a4>
 800bd20:	4770      	bx	lr
 800bd22:	bf00      	nop
 800bd24:	cc000000 	.word	0xcc000000
 800bd28:	00000000 	.word	0x00000000
 800bd2c:	4c000000 	.word	0x4c000000
 800bd30:	004afb20 	.word	0x004afb20
 800bd34:	3717f7d1 	.word	0x3717f7d1
 800bd38:	3f317180 	.word	0x3f317180
 800bd3c:	3eaaaaab 	.word	0x3eaaaaab
 800bd40:	3e1cd04f 	.word	0x3e1cd04f
 800bd44:	3e178897 	.word	0x3e178897
 800bd48:	ffcf5c30 	.word	0xffcf5c30
 800bd4c:	3e638e29 	.word	0x3e638e29
 800bd50:	3ecccccd 	.word	0x3ecccccd
 800bd54:	3e3a3325 	.word	0x3e3a3325
 800bd58:	3e924925 	.word	0x3e924925
 800bd5c:	3f2aaaab 	.word	0x3f2aaaab

0800bd60 <matherr>:
 800bd60:	2000      	movs	r0, #0
 800bd62:	4770      	bx	lr
 800bd64:	0000      	movs	r0, r0
	...

0800bd68 <nan>:
 800bd68:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bd70 <nan+0x8>
 800bd6c:	4770      	bx	lr
 800bd6e:	bf00      	nop
 800bd70:	00000000 	.word	0x00000000
 800bd74:	7ff80000 	.word	0x7ff80000

0800bd78 <abort>:
 800bd78:	b508      	push	{r3, lr}
 800bd7a:	2006      	movs	r0, #6
 800bd7c:	f000 f8d0 	bl	800bf20 <raise>
 800bd80:	2001      	movs	r0, #1
 800bd82:	f7ff fddb 	bl	800b93c <_exit>
	...

0800bd88 <__errno>:
 800bd88:	4b01      	ldr	r3, [pc, #4]	; (800bd90 <__errno+0x8>)
 800bd8a:	6818      	ldr	r0, [r3, #0]
 800bd8c:	4770      	bx	lr
 800bd8e:	bf00      	nop
 800bd90:	20000010 	.word	0x20000010

0800bd94 <__libc_init_array>:
 800bd94:	b570      	push	{r4, r5, r6, lr}
 800bd96:	4e0d      	ldr	r6, [pc, #52]	; (800bdcc <__libc_init_array+0x38>)
 800bd98:	4c0d      	ldr	r4, [pc, #52]	; (800bdd0 <__libc_init_array+0x3c>)
 800bd9a:	1ba4      	subs	r4, r4, r6
 800bd9c:	10a4      	asrs	r4, r4, #2
 800bd9e:	2500      	movs	r5, #0
 800bda0:	42a5      	cmp	r5, r4
 800bda2:	d109      	bne.n	800bdb8 <__libc_init_array+0x24>
 800bda4:	4e0b      	ldr	r6, [pc, #44]	; (800bdd4 <__libc_init_array+0x40>)
 800bda6:	4c0c      	ldr	r4, [pc, #48]	; (800bdd8 <__libc_init_array+0x44>)
 800bda8:	f000 f8d8 	bl	800bf5c <_init>
 800bdac:	1ba4      	subs	r4, r4, r6
 800bdae:	10a4      	asrs	r4, r4, #2
 800bdb0:	2500      	movs	r5, #0
 800bdb2:	42a5      	cmp	r5, r4
 800bdb4:	d105      	bne.n	800bdc2 <__libc_init_array+0x2e>
 800bdb6:	bd70      	pop	{r4, r5, r6, pc}
 800bdb8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bdbc:	4798      	blx	r3
 800bdbe:	3501      	adds	r5, #1
 800bdc0:	e7ee      	b.n	800bda0 <__libc_init_array+0xc>
 800bdc2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bdc6:	4798      	blx	r3
 800bdc8:	3501      	adds	r5, #1
 800bdca:	e7f2      	b.n	800bdb2 <__libc_init_array+0x1e>
 800bdcc:	0800c2c8 	.word	0x0800c2c8
 800bdd0:	0800c2c8 	.word	0x0800c2c8
 800bdd4:	0800c2c8 	.word	0x0800c2c8
 800bdd8:	0800c2cc 	.word	0x0800c2cc

0800bddc <malloc>:
 800bddc:	4b02      	ldr	r3, [pc, #8]	; (800bde8 <malloc+0xc>)
 800bdde:	4601      	mov	r1, r0
 800bde0:	6818      	ldr	r0, [r3, #0]
 800bde2:	f000 b80b 	b.w	800bdfc <_malloc_r>
 800bde6:	bf00      	nop
 800bde8:	20000010 	.word	0x20000010

0800bdec <memset>:
 800bdec:	4402      	add	r2, r0
 800bdee:	4603      	mov	r3, r0
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d100      	bne.n	800bdf6 <memset+0xa>
 800bdf4:	4770      	bx	lr
 800bdf6:	f803 1b01 	strb.w	r1, [r3], #1
 800bdfa:	e7f9      	b.n	800bdf0 <memset+0x4>

0800bdfc <_malloc_r>:
 800bdfc:	b570      	push	{r4, r5, r6, lr}
 800bdfe:	1ccd      	adds	r5, r1, #3
 800be00:	f025 0503 	bic.w	r5, r5, #3
 800be04:	3508      	adds	r5, #8
 800be06:	2d0c      	cmp	r5, #12
 800be08:	bf38      	it	cc
 800be0a:	250c      	movcc	r5, #12
 800be0c:	2d00      	cmp	r5, #0
 800be0e:	4606      	mov	r6, r0
 800be10:	db01      	blt.n	800be16 <_malloc_r+0x1a>
 800be12:	42a9      	cmp	r1, r5
 800be14:	d903      	bls.n	800be1e <_malloc_r+0x22>
 800be16:	230c      	movs	r3, #12
 800be18:	6033      	str	r3, [r6, #0]
 800be1a:	2000      	movs	r0, #0
 800be1c:	bd70      	pop	{r4, r5, r6, pc}
 800be1e:	f000 f89b 	bl	800bf58 <__malloc_lock>
 800be22:	4a21      	ldr	r2, [pc, #132]	; (800bea8 <_malloc_r+0xac>)
 800be24:	6814      	ldr	r4, [r2, #0]
 800be26:	4621      	mov	r1, r4
 800be28:	b991      	cbnz	r1, 800be50 <_malloc_r+0x54>
 800be2a:	4c20      	ldr	r4, [pc, #128]	; (800beac <_malloc_r+0xb0>)
 800be2c:	6823      	ldr	r3, [r4, #0]
 800be2e:	b91b      	cbnz	r3, 800be38 <_malloc_r+0x3c>
 800be30:	4630      	mov	r0, r6
 800be32:	f000 f83d 	bl	800beb0 <_sbrk_r>
 800be36:	6020      	str	r0, [r4, #0]
 800be38:	4629      	mov	r1, r5
 800be3a:	4630      	mov	r0, r6
 800be3c:	f000 f838 	bl	800beb0 <_sbrk_r>
 800be40:	1c43      	adds	r3, r0, #1
 800be42:	d124      	bne.n	800be8e <_malloc_r+0x92>
 800be44:	230c      	movs	r3, #12
 800be46:	6033      	str	r3, [r6, #0]
 800be48:	4630      	mov	r0, r6
 800be4a:	f000 f886 	bl	800bf5a <__malloc_unlock>
 800be4e:	e7e4      	b.n	800be1a <_malloc_r+0x1e>
 800be50:	680b      	ldr	r3, [r1, #0]
 800be52:	1b5b      	subs	r3, r3, r5
 800be54:	d418      	bmi.n	800be88 <_malloc_r+0x8c>
 800be56:	2b0b      	cmp	r3, #11
 800be58:	d90f      	bls.n	800be7a <_malloc_r+0x7e>
 800be5a:	600b      	str	r3, [r1, #0]
 800be5c:	50cd      	str	r5, [r1, r3]
 800be5e:	18cc      	adds	r4, r1, r3
 800be60:	4630      	mov	r0, r6
 800be62:	f000 f87a 	bl	800bf5a <__malloc_unlock>
 800be66:	f104 000b 	add.w	r0, r4, #11
 800be6a:	1d23      	adds	r3, r4, #4
 800be6c:	f020 0007 	bic.w	r0, r0, #7
 800be70:	1ac3      	subs	r3, r0, r3
 800be72:	d0d3      	beq.n	800be1c <_malloc_r+0x20>
 800be74:	425a      	negs	r2, r3
 800be76:	50e2      	str	r2, [r4, r3]
 800be78:	e7d0      	b.n	800be1c <_malloc_r+0x20>
 800be7a:	428c      	cmp	r4, r1
 800be7c:	684b      	ldr	r3, [r1, #4]
 800be7e:	bf16      	itet	ne
 800be80:	6063      	strne	r3, [r4, #4]
 800be82:	6013      	streq	r3, [r2, #0]
 800be84:	460c      	movne	r4, r1
 800be86:	e7eb      	b.n	800be60 <_malloc_r+0x64>
 800be88:	460c      	mov	r4, r1
 800be8a:	6849      	ldr	r1, [r1, #4]
 800be8c:	e7cc      	b.n	800be28 <_malloc_r+0x2c>
 800be8e:	1cc4      	adds	r4, r0, #3
 800be90:	f024 0403 	bic.w	r4, r4, #3
 800be94:	42a0      	cmp	r0, r4
 800be96:	d005      	beq.n	800bea4 <_malloc_r+0xa8>
 800be98:	1a21      	subs	r1, r4, r0
 800be9a:	4630      	mov	r0, r6
 800be9c:	f000 f808 	bl	800beb0 <_sbrk_r>
 800bea0:	3001      	adds	r0, #1
 800bea2:	d0cf      	beq.n	800be44 <_malloc_r+0x48>
 800bea4:	6025      	str	r5, [r4, #0]
 800bea6:	e7db      	b.n	800be60 <_malloc_r+0x64>
 800bea8:	20000268 	.word	0x20000268
 800beac:	2000026c 	.word	0x2000026c

0800beb0 <_sbrk_r>:
 800beb0:	b538      	push	{r3, r4, r5, lr}
 800beb2:	4c06      	ldr	r4, [pc, #24]	; (800becc <_sbrk_r+0x1c>)
 800beb4:	2300      	movs	r3, #0
 800beb6:	4605      	mov	r5, r0
 800beb8:	4608      	mov	r0, r1
 800beba:	6023      	str	r3, [r4, #0]
 800bebc:	f7ff fd48 	bl	800b950 <_sbrk>
 800bec0:	1c43      	adds	r3, r0, #1
 800bec2:	d102      	bne.n	800beca <_sbrk_r+0x1a>
 800bec4:	6823      	ldr	r3, [r4, #0]
 800bec6:	b103      	cbz	r3, 800beca <_sbrk_r+0x1a>
 800bec8:	602b      	str	r3, [r5, #0]
 800beca:	bd38      	pop	{r3, r4, r5, pc}
 800becc:	200006dc 	.word	0x200006dc

0800bed0 <_raise_r>:
 800bed0:	291f      	cmp	r1, #31
 800bed2:	b538      	push	{r3, r4, r5, lr}
 800bed4:	4604      	mov	r4, r0
 800bed6:	460d      	mov	r5, r1
 800bed8:	d904      	bls.n	800bee4 <_raise_r+0x14>
 800beda:	2316      	movs	r3, #22
 800bedc:	6003      	str	r3, [r0, #0]
 800bede:	f04f 30ff 	mov.w	r0, #4294967295
 800bee2:	bd38      	pop	{r3, r4, r5, pc}
 800bee4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bee6:	b112      	cbz	r2, 800beee <_raise_r+0x1e>
 800bee8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800beec:	b94b      	cbnz	r3, 800bf02 <_raise_r+0x32>
 800beee:	4620      	mov	r0, r4
 800bef0:	f000 f830 	bl	800bf54 <_getpid_r>
 800bef4:	462a      	mov	r2, r5
 800bef6:	4601      	mov	r1, r0
 800bef8:	4620      	mov	r0, r4
 800befa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800befe:	f000 b817 	b.w	800bf30 <_kill_r>
 800bf02:	2b01      	cmp	r3, #1
 800bf04:	d00a      	beq.n	800bf1c <_raise_r+0x4c>
 800bf06:	1c59      	adds	r1, r3, #1
 800bf08:	d103      	bne.n	800bf12 <_raise_r+0x42>
 800bf0a:	2316      	movs	r3, #22
 800bf0c:	6003      	str	r3, [r0, #0]
 800bf0e:	2001      	movs	r0, #1
 800bf10:	e7e7      	b.n	800bee2 <_raise_r+0x12>
 800bf12:	2400      	movs	r4, #0
 800bf14:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bf18:	4628      	mov	r0, r5
 800bf1a:	4798      	blx	r3
 800bf1c:	2000      	movs	r0, #0
 800bf1e:	e7e0      	b.n	800bee2 <_raise_r+0x12>

0800bf20 <raise>:
 800bf20:	4b02      	ldr	r3, [pc, #8]	; (800bf2c <raise+0xc>)
 800bf22:	4601      	mov	r1, r0
 800bf24:	6818      	ldr	r0, [r3, #0]
 800bf26:	f7ff bfd3 	b.w	800bed0 <_raise_r>
 800bf2a:	bf00      	nop
 800bf2c:	20000010 	.word	0x20000010

0800bf30 <_kill_r>:
 800bf30:	b538      	push	{r3, r4, r5, lr}
 800bf32:	4c07      	ldr	r4, [pc, #28]	; (800bf50 <_kill_r+0x20>)
 800bf34:	2300      	movs	r3, #0
 800bf36:	4605      	mov	r5, r0
 800bf38:	4608      	mov	r0, r1
 800bf3a:	4611      	mov	r1, r2
 800bf3c:	6023      	str	r3, [r4, #0]
 800bf3e:	f7ff fced 	bl	800b91c <_kill>
 800bf42:	1c43      	adds	r3, r0, #1
 800bf44:	d102      	bne.n	800bf4c <_kill_r+0x1c>
 800bf46:	6823      	ldr	r3, [r4, #0]
 800bf48:	b103      	cbz	r3, 800bf4c <_kill_r+0x1c>
 800bf4a:	602b      	str	r3, [r5, #0]
 800bf4c:	bd38      	pop	{r3, r4, r5, pc}
 800bf4e:	bf00      	nop
 800bf50:	200006dc 	.word	0x200006dc

0800bf54 <_getpid_r>:
 800bf54:	f7ff bcda 	b.w	800b90c <_getpid>

0800bf58 <__malloc_lock>:
 800bf58:	4770      	bx	lr

0800bf5a <__malloc_unlock>:
 800bf5a:	4770      	bx	lr

0800bf5c <_init>:
 800bf5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf5e:	bf00      	nop
 800bf60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf62:	bc08      	pop	{r3}
 800bf64:	469e      	mov	lr, r3
 800bf66:	4770      	bx	lr

0800bf68 <_fini>:
 800bf68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf6a:	bf00      	nop
 800bf6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf6e:	bc08      	pop	{r3}
 800bf70:	469e      	mov	lr, r3
 800bf72:	4770      	bx	lr
