<stg><name>myproject</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
entry:14 %input_21_read = read i192 @_ssdm_op_Read.ap_vld.i192P0A, i192 %input_21

]]></Node>
<StgValue><ssdm name="input_21_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %trunc_ln30_1 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
entry:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %input_21_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="1">
<![CDATA[
entry:17 %zext_ln30 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:18 %add_ln30 = add i6 %trunc_ln30_1, i6 %zext_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 16, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:21 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="1">
<![CDATA[
entry:22 %zext_ln31 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:23 %add_ln31 = add i6 %trunc_ln, i6 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i192.i32.i32, i192 %input_21_read, i32 25, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:26 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 24

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="1">
<![CDATA[
entry:27 %zext_ln32 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:28 %layer2_out_10 = add i9 %trunc_ln1, i9 %zext_ln32

]]></Node>
<StgValue><ssdm name="layer2_out_10"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i192.i32.i32, i192 %input_21_read, i32 50, i32 57

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:30 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 49

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="1">
<![CDATA[
entry:31 %zext_ln34 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:32 %add_ln34 = add i8 %trunc_ln2, i8 %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %trunc_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 65, i32 70

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:35 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="1">
<![CDATA[
entry:36 %zext_ln35 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:37 %add_ln35 = add i6 %trunc_ln3, i6 %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 76, i32 81

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:40 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 75

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="1">
<![CDATA[
entry:41 %zext_ln36 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:42 %add_ln36 = add i6 %trunc_ln4, i6 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %trunc_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %input_21_read, i32 89, i32 93

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:45 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 88

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="1">
<![CDATA[
entry:46 %zext_ln37 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:47 %add_ln37 = add i5 %trunc_ln5, i5 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %trunc_ln6 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 100, i32 105

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:50 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 99

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="1">
<![CDATA[
entry:51 %zext_ln38 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:52 %add_ln38 = add i6 %trunc_ln6, i6 %zext_ln38

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %trunc_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %input_21_read, i32 136, i32 140

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:55 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 135

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="1">
<![CDATA[
entry:56 %zext_ln41 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:57 %add_ln41 = add i5 %trunc_ln7, i5 %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:59 %trunc_ln8 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 147, i32 152

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:60 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 146

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="1">
<![CDATA[
entry:61 %zext_ln42 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:62 %add_ln42 = add i6 %trunc_ln8, i6 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:64 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 178

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:65 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 177

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:66 %xor_ln44 = xor i1 %tmp_10, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="xor_ln44"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:68 %trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i192.i32.i32, i192 %input_21_read, i32 182, i32 189

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
entry:69 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 181

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1">
<![CDATA[
entry:70 %zext_ln45 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:71 %add_ln45 = add i8 %trunc_ln9, i8 %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:19 %layer2_out = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln30, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:24 %layer2_out_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln31, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:33 %layer2_out_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln34, i1 0

]]></Node>
<StgValue><ssdm name="layer2_out_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:38 %layer2_out_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln35, i4 0

]]></Node>
<StgValue><ssdm name="layer2_out_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:43 %layer2_out_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln36, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out_5"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:48 %layer2_out_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln37, i4 0

]]></Node>
<StgValue><ssdm name="layer2_out_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:53 %layer2_out_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln38, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out_7"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:58 %layer2_out_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln41, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out_8"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:63 %layer2_out_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln42, i2 0

]]></Node>
<StgValue><ssdm name="layer2_out_9"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
entry:67 %layer2_out_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln44, i9 0

]]></Node>
<StgValue><ssdm name="layer2_out_11"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:72 %layer2_out_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln45, i1 0

]]></Node>
<StgValue><ssdm name="layer2_out_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="36" op_0_bw="36" op_1_bw="9" op_2_bw="9" op_3_bw="9" op_4_bw="9" op_5_bw="10" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="8" op_10_bw="8" op_11_bw="10" op_12_bw="9">
<![CDATA[
entry:73 %call_ret1 = call i36 @dense_latency<ap_fixed<11, 6, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config3>, i9 %layer2_out, i9 %layer2_out_1, i9 %layer2_out_10, i9 %layer2_out_3, i10 %layer2_out_4, i9 %layer2_out_5, i9 %layer2_out_6, i9 %layer2_out_7, i8 %layer2_out_8, i8 %layer2_out_9, i10 %layer2_out_11, i9 %layer2_out_2

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="36">
<![CDATA[
entry:74 %layer3_out = extractvalue i36 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="36">
<![CDATA[
entry:75 %layer3_out_1 = extractvalue i36 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="36">
<![CDATA[
entry:76 %layer3_out_2 = extractvalue i36 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="36">
<![CDATA[
entry:77 %layer3_out_3 = extractvalue i36 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="9" op_3_bw="9" op_4_bw="9">
<![CDATA[
entry:78 %call_ret2 = call i32 @relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config6>, i9 %layer3_out, i9 %layer3_out_1, i9 %layer3_out_2, i9 %layer3_out_3

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
entry:79 %layer6_out = extractvalue i32 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32">
<![CDATA[
entry:80 %layer6_out_1 = extractvalue i32 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
entry:81 %layer6_out_4 = extractvalue i32 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
entry:82 %layer6_out_3 = extractvalue i32 %call_ret2

]]></Node>
<StgValue><ssdm name="layer6_out_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %layer6_out, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:84 %layer7_out = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="layer7_out"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %layer6_out_1, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:86 %layer7_out_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_11, i2 0

]]></Node>
<StgValue><ssdm name="layer7_out_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:87 %tmp_12 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %layer6_out_3, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:88 %layer7_out_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_12, i2 0

]]></Node>
<StgValue><ssdm name="layer7_out_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7">
<![CDATA[
entry:89 %layer8_out = call i9 @dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8>, i8 %layer7_out, i8 %layer7_out_1, i8 %layer6_out_4, i7 %layer7_out_3

]]></Node>
<StgValue><ssdm name="layer8_out"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="9">
<![CDATA[
entry:90 %layer11_out = call i7 @relu<ap_fixed<9, 8, 5, 3, 0>, ap_ufixed<8, 8, 5, 3, 0>, ReLU_config11>, i9 %layer8_out

]]></Node>
<StgValue><ssdm name="layer11_out"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="7">
<![CDATA[
entry:91 %call_ret = call i18 @dense_latency<ap_ufixed<8, 8, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config13>, i7 %layer11_out

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="18">
<![CDATA[
entry:92 %layer13_out = extractvalue i18 %call_ret

]]></Node>
<StgValue><ssdm name="layer13_out"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="18">
<![CDATA[
entry:93 %layer13_out_1 = extractvalue i18 %call_ret

]]></Node>
<StgValue><ssdm name="layer13_out_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="192">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %input_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %input_21, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:94 %call_ret4 = call i16 @relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>, i9 %layer13_out, i9 %layer13_out_1

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="16">
<![CDATA[
entry:95 %layer16_out = extractvalue i16 %call_ret4

]]></Node>
<StgValue><ssdm name="layer16_out"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="16">
<![CDATA[
entry:96 %layer16_out_1 = extractvalue i16 %call_ret4

]]></Node>
<StgValue><ssdm name="layer16_out_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:97 %tmp_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %layer16_out, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:98 %layer17_out = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_13, i1 0

]]></Node>
<StgValue><ssdm name="layer17_out"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="8">
<![CDATA[
entry:99 %layer17_out_1 = trunc i8 %layer16_out_1

]]></Node>
<StgValue><ssdm name="layer17_out_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="60" op_0_bw="60" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:100 %call_ret5 = call i60 @dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>, i8 %layer17_out, i4 %layer17_out_1

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="60">
<![CDATA[
entry:101 %layer18_out = extractvalue i60 %call_ret5

]]></Node>
<StgValue><ssdm name="layer18_out"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="60">
<![CDATA[
entry:102 %layer18_out_1 = extractvalue i60 %call_ret5

]]></Node>
<StgValue><ssdm name="layer18_out_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="60">
<![CDATA[
entry:103 %layer18_out_2 = extractvalue i60 %call_ret5

]]></Node>
<StgValue><ssdm name="layer18_out_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="60">
<![CDATA[
entry:104 %layer18_out_3 = extractvalue i60 %call_ret5

]]></Node>
<StgValue><ssdm name="layer18_out_3"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="60">
<![CDATA[
entry:105 %layer18_out_4 = extractvalue i60 %call_ret5

]]></Node>
<StgValue><ssdm name="layer18_out_4"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:106 %tmp_14 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %layer18_out, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
entry:107 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_14, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="11">
<![CDATA[
entry:108 %sext_ln199 = sext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:109 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %layer18_out_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:110 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_15, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="9">
<![CDATA[
entry:111 %sext_ln200_1 = sext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln200_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="12">
<![CDATA[
entry:112 %trunc_ln200 = trunc i12 %layer18_out_2

]]></Node>
<StgValue><ssdm name="trunc_ln200"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="11">
<![CDATA[
entry:113 %sext_ln200 = sext i11 %trunc_ln200

]]></Node>
<StgValue><ssdm name="sext_ln200"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:114 %tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %layer18_out_3, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:115 %and_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_16, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:116 %write_ln198 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_0, i12 %sext_ln199

]]></Node>
<StgValue><ssdm name="write_ln198"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:117 %write_ln199 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_1, i12 %sext_ln200_1

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:118 %write_ln200 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_2, i12 %sext_ln200

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:119 %write_ln201 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_3, i12 %and_ln

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry:120 %write_ln202 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_4, i12 %layer18_out_4

]]></Node>
<StgValue><ssdm name="write_ln202"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
entry:121 %ret_ln84 = ret

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
