<profile>

<section name = "Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'" level="0">
<item name = "Date">Sat Apr 12 12:19:08 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.746 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">42, 42, 0.420 us, 0.420 us, 41, 41, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_44_1_VITIS_LOOP_45_2">40, 40, 2, 1, 1, 40, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 95, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 24, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_25_1_1_U458">sparsemux_9_2_25_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln44_fu_165_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln46_1_fu_237_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln46_fu_243_p2">+, 0, 0, 13, 6, 6</column>
<column name="i_27_fu_177_p2">+, 0, 0, 12, 4, 1</column>
<column name="j_1_fu_253_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln44_fu_159_p2">icmp, 0, 0, 13, 6, 6</column>
<column name="icmp_ln45_fu_183_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="select_ln44_1_fu_197_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln44_fu_189_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 3, 6</column>
<column name="i_fu_68">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_72">9, 2, 6, 12</column>
<column name="j_fu_64">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln46_reg_346">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_68">4, 0, 4, 0</column>
<column name="indvar_flatten_fu_72">6, 0, 6, 0</column>
<column name="j_fu_64">3, 0, 3, 0</column>
<column name="trunc_ln45_reg_351">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, return value</column>
<column name="w_l_plus1_0_address0">out, 4, ap_memory, w_l_plus1_0, array</column>
<column name="w_l_plus1_0_ce0">out, 1, ap_memory, w_l_plus1_0, array</column>
<column name="w_l_plus1_0_q0">in, 25, ap_memory, w_l_plus1_0, array</column>
<column name="w_l_plus1_1_address0">out, 4, ap_memory, w_l_plus1_1, array</column>
<column name="w_l_plus1_1_ce0">out, 1, ap_memory, w_l_plus1_1, array</column>
<column name="w_l_plus1_1_q0">in, 25, ap_memory, w_l_plus1_1, array</column>
<column name="w_l_plus1_2_address0">out, 4, ap_memory, w_l_plus1_2, array</column>
<column name="w_l_plus1_2_ce0">out, 1, ap_memory, w_l_plus1_2, array</column>
<column name="w_l_plus1_2_q0">in, 25, ap_memory, w_l_plus1_2, array</column>
<column name="w_l_plus1_3_address0">out, 4, ap_memory, w_l_plus1_3, array</column>
<column name="w_l_plus1_3_ce0">out, 1, ap_memory, w_l_plus1_3, array</column>
<column name="w_l_plus1_3_q0">in, 25, ap_memory, w_l_plus1_3, array</column>
<column name="w_l_plus1_T_address0">out, 6, ap_memory, w_l_plus1_T, array</column>
<column name="w_l_plus1_T_ce0">out, 1, ap_memory, w_l_plus1_T, array</column>
<column name="w_l_plus1_T_we0">out, 1, ap_memory, w_l_plus1_T, array</column>
<column name="w_l_plus1_T_d0">out, 25, ap_memory, w_l_plus1_T, array</column>
</table>
</item>
</section>
</profile>
