// Seed: 948721246
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6,
    output tri id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10,
    output logic id_11
    , id_23,
    input wire id_12,
    input wire id_13,
    input supply1 id_14,
    input tri0 id_15,
    output uwire id_16,
    input wire id_17,
    input tri id_18,
    output uwire id_19,
    output tri0 id_20,
    input tri0 id_21
    , id_24
);
  always
  fork : id_25
    @(1, posedge 1) id_11 <= id_14 - id_1;
    id_16 = 1;
    deassign id_24;
  join
  tri id_26 = {id_2, 1, id_5, id_9 - id_15};
  module_0();
endmodule
