// Seed: 2818193578
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    input wor id_6,
    output tri id_7,
    input wire id_8
);
  assign module_1.type_2 = 0;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1
    , id_6,
    input uwire id_2,
    input wire id_3,
    output wor id_4
);
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_4,
      id_2
  );
  assign id_6 = 1;
  id_7 :
  assert property (@(negedge 1 && id_3) 1)
  else $display;
  assign id_4 = 1'd0;
endmodule
