# VeriRISC-CPU
The VeriRISC model is a very-reduced-instruction-set processor coded in the Verilog HDL. Its instruction consists of a three-bit operation code and a five-bit operand. That restricts its instruction set to eight instructions and its address space to 32 locations
## Architecture
<p align = "center">
    <img src="https://github.com/mohamedRaslan097/VeriRISC-CPU/assets/110209233/f1c33614-5f84-48ac-82c8-6a03349d52a2" alt = "VeriRISC Archticture">
</p>

## Instruction set

<p align = "center">
  <img src ="https://github.com/mohamedRaslan097/VeriRISC-CPU/assets/110209233/216737dd-1039-4597-90de-59f47649d306" alt = "Instruction set">
</p>

## processor phases
<p align = "center">
    <img src="https://github.com/mohamedRaslan097/VeriRISC-CPU/assets/110209233/307673ce-cc93-496d-9403-ed30520de15a" alt = "Processor phases">
</p>

## Simulation
### Waveforms
<p align = "center">
    <img src="https://github.com/mohamedRaslan097/VeriRISC-CPU/assets/110209233/f2c652da-8bfc-478c-897d-e2fba3a27196" alt = "VeriRISC Simulation Waveforms">
</p>

### Applied tests
<p align = "center">
    <img src="https://github.com/mohamedRaslan097/VeriRISC-CPU/assets/110209233/5556ca7e-a0c1-46a8-bb77-26952c92ca0c" alt = "VeriRISC Applied Tests">
</p>

