strict digraph "" {
	node [label="\N"];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67f72f1490>",
		fillcolor=cadetblue,
		label="25:BS
next_state = 1'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67f72f1490>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_19:AL"	[def_var="['next_state']",
		label="Leaf_19:AL"];
	"25:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f67f72f1f90>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f67f72f9050>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:CA" -> "23:BL"	[cond="[]",
		lineno=None];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67f72f92d0>",
		fillcolor=cadetblue,
		label="34:BS
next_state = 1'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67f72f92d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"34:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f67f72f9410>",
		fillcolor=turquoise,
		label="30:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f67f72f9450>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL" -> "31:IF"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f67f72f9610>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f67f72f9650>",
		fillcolor=linen,
		label="21:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:BL" -> "21:CS"	[cond="[]",
		lineno=None];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67f72f9110>",
		fillcolor=cadetblue,
		label="27:BS
next_state = 1'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67f72f9110>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f67f72f9810>",
		clk_sens=False,
		fillcolor=gold,
		label="19:AL",
		sens="['in', 'present_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67f72f9490>",
		fillcolor=cadetblue,
		label="32:BS
next_state = 1'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f67f72f9490>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:BS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f67f72f9090>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:IF" -> "25:BS"	[cond="['in']",
		label=in,
		lineno=24];
	"24:IF" -> "27:BS"	[cond="['in']",
		label="!(in)",
		lineno=24];
	"31:IF" -> "34:BS"	[cond="['in']",
		label="!(in)",
		lineno=31];
	"31:IF" -> "32:BS"	[cond="['in']",
		label=in,
		lineno=31];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f67f72f9750>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"29:CA" -> "30:BL"	[cond="[]",
		lineno=None];
	"21:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"21:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
}
