Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 01f0a898dcd145cd8f8c2b2d2cddb409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HLSM_MinMax_tb_behav xil_defaultlib.HLSM_MinMax_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port I [C:/Users/Ray/Desktop/DigLogic/class2/HLSM_MaxMin_Struct.v:20]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port Q [C:/Users/Ray/Desktop/DigLogic/class2/HLSM_MaxMin_Struct.v:30]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port Q [C:/Users/Ray/Desktop/DigLogic/class2/HLSM_MaxMin_Struct.v:33]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port Q [C:/Users/Ray/Desktop/DigLogic/class2/HLSM_MaxMin_Struct.v:35]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 9 for port A [C:/Users/Ray/Desktop/DigLogic/class2/HLSM_MaxMin_Struct.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Register256_8
Compiling module xil_defaultlib.Register9bits
Compiling module xil_defaultlib.Comparator_9bits
Compiling module xil_defaultlib.HLSM_MaxMin_Struct
Compiling module xil_defaultlib.HLSM_MinMax_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot HLSM_MinMax_tb_behav
