/* Generated by Yosys 0.39+165 (git sha1 22c5ab90d, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */

module alu(clk, reset, a, b, instruction, rd);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire [31:0] _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire [31:0] _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire [31:0] _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire [1:0] _33_;
  wire [31:0] _34_;
  wire [31:0] _35_;
  wire [31:0] _36_;
  wire [31:0] _37_;
  wire [31:0] _38_;
  wire [31:0] _39_;
  reg [31:0] _40_;
  input [31:0] a;
  wire [31:0] a;
  input [31:0] b;
  wire [31:0] b;
  input clk;
  wire clk;
  input [16:0] instruction;
  wire [16:0] instruction;
  output [31:0] rd;
  wire [31:0] rd;
  input reset;
  wire reset;
  assign _00_ = instruction[16:10] == 7'h00;
  assign _01_ = instruction[9:7] == 3'h0;
  assign _02_ = _01_ & _00_;
  assign _03_ = instruction[6:0] == 7'h33;
  assign _04_ = _03_ & _02_;
  assign _05_ = instruction[9:7] == 3'h0;
  assign _06_ = instruction[6:0] == 7'h13;
  assign _07_ = _06_ & _05_;
  assign _08_ = _04_ | _07_;
  assign _09_ = instruction[6:0] == 7'h23;
  assign _10_ = instruction[6:0] == 7'h03;
  assign _11_ = _09_ | _10_;
  assign _12_ = instruction[9:7] == 3'h2;
  assign _13_ = _12_ & _11_;
  assign _14_ = _08_ | _13_;
  assign _15_ = a + b;
  assign _16_ = instruction[16:10] == 7'h00;
  assign _17_ = instruction[9:7] == 3'h7;
  assign _18_ = _17_ & _16_;
  assign _19_ = instruction[6:0] == 7'h33;
  assign _20_ = _19_ & _18_;
  assign _21_ = a & b;
  assign _22_ = instruction[16:10] == 7'h00;
  assign _23_ = instruction[9:7] == 3'h4;
  assign _24_ = _23_ & _22_;
  assign _25_ = instruction[6:0] == 7'h33;
  assign _26_ = _25_ & _24_;
  assign _27_ = a ^ b;
  assign _28_ = instruction[6:0] == 7'h6f;
  assign _29_ = instruction[6:0] == 7'h63;
  assign _30_ = instruction[9:7] == 3'h1;
  assign _31_ = _30_ & _29_;
  assign _32_ = a == b;
  assign _33_ = _32_ ? 2'h2 : 2'h0;
  assign _34_ = _31_ ? { 14'h0000, _33_, 16'h0000 } : 32'd0;
  assign _35_ = _28_ ? 32'd0 : _34_;
  assign _36_ = _26_ ? _27_ : _35_;
  assign _37_ = _20_ ? _21_ : _36_;
  assign _38_ = _14_ ? _15_ : _37_;
  assign _39_ = reset ? 32'd0 : _38_;
  always @(posedge clk)
    _40_ <= _39_;
  assign rd = _40_;
endmodule

module control(clk, reset, iword, data_valid, imm, control_flags_out, wbflag, memflag, pcflag, fetchflag, mem_req);
  wire _000_;
  wire _001_;
  wire _002_;
  wire [2:0] _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire [2:0] _012_;
  wire _013_;
  wire [2:0] _014_;
  wire [2:0] _015_;
  wire [2:0] _016_;
  wire [2:0] _017_;
  wire [2:0] _018_;
  wire [2:0] _019_;
  wire [2:0] _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire [31:0] _064_;
  wire _065_;
  wire [31:0] _066_;
  wire _067_;
  wire [31:0] _068_;
  wire _069_;
  wire [31:0] _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  reg [2:0] _105_;
  input clk;
  wire clk;
  wire [5:0] control_flags;
  output [5:0] control_flags_out;
  wire [5:0] control_flags_out;
  wire [2:0] currstate;
  input data_valid;
  wire data_valid;
  output fetchflag;
  wire fetchflag;
  output [31:0] imm;
  wire [31:0] imm;
  input [31:0] iword;
  wire [31:0] iword;
  output mem_req;
  wire mem_req;
  output memflag;
  wire memflag;
  output pcflag;
  wire pcflag;
  input reset;
  wire reset;
  wire [20:0] w31_to_w11;
  output wbflag;
  wire wbflag;
  assign _000_ = currstate == 3'h0;
  assign _001_ = currstate == 3'h5;
  assign _002_ = currstate == 3'h1;
  assign _003_ = data_valid ? 3'h6 : currstate;
  assign _004_ = currstate == 3'h6;
  assign _005_ = currstate == 3'h2;
  assign _006_ = currstate == 3'h3;
  assign _007_ = control_flags[0] & _006_;
  assign _008_ = currstate == 3'h3;
  assign _009_ = ~ control_flags[0];
  assign _010_ = _009_ & _008_;
  assign _011_ = currstate == 3'h4;
  assign _012_ = _013_ ? 3'h5 : currstate;
  assign _013_ = data_valid & _011_;
  assign _014_ = _010_ ? 3'h5 : _012_;
  assign _015_ = _007_ ? 3'h4 : _014_;
  assign _016_ = _005_ ? 3'h3 : _015_;
  assign _017_ = _004_ ? 3'h2 : _016_;
  assign _018_ = _002_ ? _003_ : _017_;
  assign _019_ = _001_ ? 3'h1 : _018_;
  assign _020_ = _000_ ? 3'h1 : _019_;
  assign _021_ = currstate == 3'h1;
  assign _022_ = currstate == 3'h4;
  assign _023_ = _021_ | _022_;
  assign _024_ = ~ data_valid;
  assign _025_ = _024_ & _023_;
  assign _026_ = _025_ ? 1'h0 : 1'h1;
  assign _027_ = currstate == 3'h3;
  assign _028_ = ~ control_flags[0];
  assign _029_ = _028_ & _027_;
  assign _030_ = currstate == 3'h4;
  assign _031_ = data_valid & _030_;
  assign _032_ = _029_ | _031_;
  assign _033_ = _032_ ? 1'h1 : 1'h0;
  assign _034_ = currstate == 3'h3;
  assign _035_ = control_flags[0] & _034_;
  assign _036_ = control_flags[1] & _035_;
  assign _037_ = currstate == 3'h4;
  assign _038_ = control_flags[1] & _037_;
  assign _039_ = _036_ | _038_;
  assign _040_ = _039_ ? 1'h1 : 1'h0;
  assign _041_ = currstate == 3'h4;
  assign _042_ = control_flags[2] & _041_;
  assign _043_ = data_valid & _042_;
  assign _044_ = currstate == 3'h3;
  assign _045_ = control_flags[2] & _044_;
  assign _046_ = ~ control_flags[0];
  assign _047_ = _046_ & _045_;
  assign _048_ = _043_ | _047_;
  assign _049_ = _048_ ? 1'h1 : 1'h0;
  assign _050_ = currstate == 3'h1;
  assign _051_ = data_valid & _050_;
  assign _052_ = _051_ ? 1'h1 : 1'h0;
  assign _053_ = currstate == 3'h1;
  assign _054_ = currstate == 3'h0;
  assign _055_ = _053_ | _054_;
  assign _056_ = currstate == 3'h5;
  assign _057_ = _055_ | _056_;
  assign _058_ = _057_ ? 1'h1 : 1'h0;
  assign _059_ = iword[6:0] == 7'h03;
  assign _060_ = iword[6:0] == 7'h13;
  assign _061_ = _059_ | _060_;
  assign _062_ = iword[6:0] == 7'h67;
  assign _063_ = _061_ | _062_;
  assign _064_ = _063_ ? { w31_to_w11, iword[30:20] } : _066_;
  assign _065_ = iword[6:0] == 7'h23;
  assign _066_ = _065_ ? { w31_to_w11, iword[30:25], iword[11:7] } : _068_;
  assign _067_ = iword[6:0] == 7'h63;
  assign _068_ = _067_ ? { w31_to_w11[20:1], iword[7], iword[30:25], iword[11:8], 1'h0 } : _070_;
  assign _069_ = iword[6:0] == 7'h6f;
  assign _070_ = _069_ ? { w31_to_w11[11:0], iword[19:12], iword[20], iword[30:21], 1'h0 } : 32'd0;
  assign _071_ = iword[6:0] == 7'h03;
  assign _072_ = iword[6:0] == 7'h23;
  assign _073_ = _071_ | _072_;
  assign _074_ = iword[14:12] == 3'h2;
  assign _075_ = _074_ & _073_;
  assign _076_ = _075_ ? 1'h1 : 1'h0;
  assign _077_ = iword[6:0] == 7'h23;
  assign _078_ = iword[14:12] == 3'h2;
  assign _079_ = _078_ & _077_;
  assign _080_ = _079_ ? 1'h1 : 1'h0;
  assign _081_ = iword[6:0] == 7'h63;
  assign _082_ = _081_ ? 1'h0 : 1'h1;
  assign _083_ = iword[6:0] == 7'h13;
  assign _084_ = iword[6:0] == 7'h37;
  assign _085_ = _083_ | _084_;
  assign _086_ = iword[6:0] == 7'h17;
  assign _087_ = _085_ | _086_;
  assign _088_ = iword[6:0] == 7'h03;
  assign _089_ = iword[6:0] == 7'h23;
  assign _090_ = _088_ | _089_;
  assign _091_ = iword[14:12] == 3'h2;
  assign _092_ = _091_ & _090_;
  assign _093_ = _087_ | _092_;
  assign _094_ = iword[6:0] == 7'h6f;
  assign _095_ = _093_ | _094_;
  assign _096_ = iword[6:0] == 7'h67;
  assign _097_ = _095_ | _096_;
  assign _098_ = _097_ ? 1'h1 : 1'h0;
  assign _099_ = iword[6:0] == 7'h63;
  assign _100_ = iword[6:0] == 7'h6f;
  assign _101_ = _099_ | _100_;
  assign _102_ = iword[6:0] == 7'h67;
  assign _103_ = _101_ | _102_;
  assign _104_ = _103_ ? 1'h1 : 1'h0;
  always @(posedge clk, posedge reset)
    if (reset) _105_ <= 3'h0;
    else _105_ <= _020_;
  assign currstate = _105_;
  assign control_flags = { _058_, _104_, _098_, _082_, _080_, _076_ };
  assign w31_to_w11 = { iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31], iword[31] };
  assign imm = _064_;
  assign control_flags_out = control_flags;
  assign wbflag = _049_;
  assign memflag = _040_;
  assign pcflag = _033_;
  assign fetchflag = _052_;
  assign mem_req = _026_;
endmodule

module cpu(clk, reset, data_in, data_valid, data_out, addr_out, write_en, mem_req, x1);
  wire [31:0] _00_;
  wire [31:0] _01_;
  wire [12:0] _02_;
  wire [31:0] _03_;
  wire [31:0] _04_;
  wire [5:0] _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire [31:0] _11_;
  wire [31:0] _12_;
  wire [31:0] _13_;
  wire _14_;
  wire _15_;
  wire [15:0] _16_;
  wire [15:0] _17_;
  wire [13:0] _18_;
  wire [31:0] _19_;
  reg [31:0] _20_;
  output [13:0] addr_out;
  wire [13:0] addr_out;
  wire [31:0] b;
  input clk;
  wire clk;
  wire [5:0] control_flags_out;
  input [31:0] data_in;
  wire [31:0] data_in;
  output [31:0] data_out;
  wire [31:0] data_out;
  input data_valid;
  wire data_valid;
  wire fetchflag;
  wire [31:0] imm;
  wire [16:0] instruction;
  wire [31:0] iword_reg;
  output mem_req;
  wire mem_req;
  wire memflag;
  wire [15:0] pc_inc;
  wire [15:0] pc_out;
  wire pcflag;
  wire [31:0] rd;
  wire [31:0] rdalu;
  input reset;
  wire reset;
  wire [31:0] rs1;
  wire [31:0] rs2;
  wire s0;
  wire s1;
  wire wbflag;
  output write_en;
  wire write_en;
  output [12:0] x1;
  wire [12:0] x1;
  assign _11_ = control_flags_out[3] ? imm : rs2;
  assign _12_ = control_flags_out[4] ? { 16'h0000, pc_inc } : _13_;
  assign _13_ = control_flags_out[0] ? data_in : rdalu;
  assign _14_ = control_flags_out[4] ? rdalu[16] : 1'h0;
  assign _15_ = control_flags_out[4] ? rdalu[17] : 1'h1;
  assign _18_ = control_flags_out[5] ? pc_out[15:2] : rdalu[13:0];
  assign _19_ = fetchflag ? data_in : iword_reg;
  always @(posedge clk, posedge reset)
    if (reset) _20_ <= 32'd0;
    else _20_ <= _19_;
  alu alu_inst (
    .a(rs1),
    .b(b),
    .clk(clk),
    .instruction(instruction),
    .rd(_03_),
    .reset(reset)
  );
  control control_inst (
    .clk(clk),
    .control_flags_out(_05_),
    .data_valid(data_valid),
    .fetchflag(_09_),
    .imm(_04_),
    .iword(iword_reg),
    .mem_req(_10_),
    .memflag(_07_),
    .pcflag(_08_),
    .reset(reset),
    .wbflag(_06_)
  );
  instructioncounter instruction_inst (
    .clk(clk),
    .pc_inc(_16_),
    .pc_new(_17_),
    .pc_offset(imm[15:0]),
    .pcflag(pcflag),
    .reset(reset),
    .s0(s0),
    .s1(s1)
  );
  regs regs_inst (
    .clk(clk),
    .rd(rd),
    .rdadr(iword_reg[11:7]),
    .regwrite(wbflag),
    .reset(reset),
    .rs1(_00_),
    .rs1adr(iword_reg[19:15]),
    .rs2(_01_),
    .rs2adr(iword_reg[24:20]),
    .x1(_02_)
  );
  assign s0 = _14_;
  assign s1 = _15_;
  assign imm = _04_;
  assign control_flags_out = _05_;
  assign rs1 = _00_;
  assign rs2 = _01_;
  assign b = _11_;
  assign rdalu = _03_;
  assign rd = _12_;
  assign wbflag = _06_;
  assign memflag = _07_;
  assign pcflag = _08_;
  assign fetchflag = _09_;
  assign instruction = { iword_reg[31:25], iword_reg[14:12], iword_reg[6:0] };
  assign iword_reg = _20_;
  assign pc_inc = _16_;
  assign pc_out = _17_;
  assign data_out = rs2;
  assign addr_out = _18_;
  assign write_en = memflag;
  assign mem_req = _10_;
  assign x1 = _02_;
endmodule

module instructioncounter(clk, reset, pcflag, s0, s1, pc_offset, pc_inc, pc_new);
  wire [15:0] _00_;
  wire [15:0] _01_;
  wire _02_;
  wire [15:0] _03_;
  wire _04_;
  wire _05_;
  wire [15:0] _06_;
  wire [15:0] _07_;
  wire [15:0] _08_;
  reg [15:0] _09_ = 16'h0000;
  reg [15:0] _10_;
  input clk;
  wire clk;
  output [15:0] pc_inc;
  wire [15:0] pc_inc;
  output [15:0] pc_new;
  wire [15:0] pc_new;
  input [15:0] pc_offset;
  wire [15:0] pc_offset;
  input pcflag;
  wire pcflag;
  wire [15:0] \reg ;
  input reset;
  wire reset;
  input s0;
  wire s0;
  input s1;
  wire s1;
  wire [1:0] s1s0;
  assign _00_ = \reg  + 16'h0004;
  assign _01_ = pc_offset + \reg ;
  assign _02_ = s1s0 == 2'h0;
  assign _03_ = \reg  + 16'h0004;
  assign _04_ = s1s0 == 2'h2;
  assign _05_ = s1s0 == 2'h1;
  function [15:0] \1379 ;
    input [15:0] a;
    input [47:0] b;
    input [2:0] s;
    (* parallel_case *)
    casez (s)
      3'b??1:
        \1379  = b[15:0];
      3'b?1?:
        \1379  = b[31:16];
      3'b1??:
        \1379  = b[47:32];
      default:
        \1379  = a;
    endcase
  endfunction
  assign _06_ = \1379 (16'h0000, { pc_offset, _03_, _01_ }, { _05_, _04_, _02_ });
  assign _07_ = pcflag ? _06_ : \reg ;
  assign _08_ = reset ? 16'h0000 : _07_;
  always @(posedge clk)
    _09_ <= _08_;
  always @(posedge clk)
    _10_ <= _00_;
  assign s1s0 = { s1, s0 };
  assign \reg  = _09_;
  assign pc_inc = _10_;
  assign pc_new = \reg ;
endmodule

module regs(clk, reset, rs1adr, rs2adr, rdadr, rd, regwrite, rs1, rs2, x1);
  wire [31:0] _000_;
  wire [31:0] _001_;
  wire [31:0] _002_;
  wire [31:0] _003_;
  wire [31:0] _004_;
  wire [31:0] _005_;
  wire [31:0] _006_;
  wire [31:0] _007_;
  wire [31:0] _008_;
  wire [31:0] _009_;
  wire [31:0] _010_;
  wire [31:0] _011_;
  wire [31:0] _012_;
  wire [31:0] _013_;
  wire [31:0] _014_;
  wire [31:0] _015_;
  wire [31:0] _016_;
  wire [31:0] _017_;
  wire [31:0] _018_;
  wire [31:0] _019_;
  wire [31:0] _020_;
  wire [31:0] _021_;
  wire [31:0] _022_;
  wire [31:0] _023_;
  wire [31:0] _024_;
  wire [31:0] _025_;
  wire [31:0] _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire [31:0] _029_;
  wire [31:0] _030_;
  wire [31:0] _031_;
  wire [31:0] _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire [31:0] _035_;
  wire [31:0] _036_;
  wire [31:0] _037_;
  wire [31:0] _038_;
  wire [31:0] _039_;
  wire _040_;
  wire _041_;
  wire [4:0] _042_;
  wire [4:0] _043_;
  wire [4:0] _044_;
  wire [1023:0] _045_;
  reg [1023:0] _046_;
  reg [31:0] _047_;
  reg [31:0] _048_;
  wire _049_;
  wire [12:0] _050_;
  reg [12:0] _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire [31:0] _117_;
  wire [31:0] _118_;
  wire [31:0] _119_;
  wire [31:0] _120_;
  wire [31:0] _121_;
  wire [31:0] _122_;
  wire [31:0] _123_;
  wire [31:0] _124_;
  wire [31:0] _125_;
  wire [31:0] _126_;
  wire [31:0] _127_;
  wire [31:0] _128_;
  wire [31:0] _129_;
  wire [31:0] _130_;
  wire [31:0] _131_;
  wire [31:0] _132_;
  wire [31:0] _133_;
  wire [31:0] _134_;
  wire [31:0] _135_;
  wire [31:0] _136_;
  wire [31:0] _137_;
  wire [31:0] _138_;
  wire [31:0] _139_;
  wire [31:0] _140_;
  wire [31:0] _141_;
  wire [31:0] _142_;
  wire [31:0] _143_;
  wire [31:0] _144_;
  wire [31:0] _145_;
  wire [31:0] _146_;
  wire [31:0] _147_;
  wire [31:0] _148_;
  wire [31:0] _149_;
  wire [31:0] _150_;
  wire [31:0] _151_;
  wire [31:0] _152_;
  wire [31:0] _153_;
  wire [31:0] _154_;
  wire [31:0] _155_;
  wire [31:0] _156_;
  wire [31:0] _157_;
  wire [31:0] _158_;
  wire [31:0] _159_;
  wire [31:0] _160_;
  wire [31:0] _161_;
  wire [31:0] _162_;
  wire [31:0] _163_;
  wire [31:0] _164_;
  wire [31:0] _165_;
  wire [31:0] _166_;
  wire [31:0] _167_;
  wire [31:0] _168_;
  wire [31:0] _169_;
  wire [31:0] _170_;
  input clk;
  wire clk;
  input [31:0] rd;
  wire [31:0] rd;
  input [4:0] rdadr;
  wire [4:0] rdadr;
  wire [1023:0] registers;
  input regwrite;
  wire regwrite;
  input reset;
  wire reset;
  output [31:0] rs1;
  wire [31:0] rs1;
  input [4:0] rs1adr;
  wire [4:0] rs1adr;
  output [31:0] rs2;
  wire [31:0] rs2;
  input [4:0] rs2adr;
  wire [4:0] rs2adr;
  output [12:0] x1;
  wire [12:0] x1;
  assign _000_ = _043_[0] ? registers[63:32] : registers[31:0];
  assign _001_ = _043_[0] ? registers[191:160] : registers[159:128];
  assign _002_ = _043_[0] ? registers[319:288] : registers[287:256];
  assign _003_ = _043_[0] ? registers[447:416] : registers[415:384];
  assign _004_ = _043_[0] ? registers[575:544] : registers[543:512];
  assign _005_ = _043_[0] ? registers[703:672] : registers[671:640];
  assign _006_ = _043_[0] ? registers[831:800] : registers[799:768];
  assign _007_ = _043_[0] ? registers[959:928] : registers[927:896];
  assign _008_ = _043_[2] ? _150_ : _149_;
  assign _009_ = _043_[2] ? _154_ : _153_;
  assign _010_ = _044_[0] ? registers[63:32] : registers[31:0];
  assign _011_ = _044_[0] ? registers[191:160] : registers[159:128];
  assign _012_ = _044_[0] ? registers[319:288] : registers[287:256];
  assign _013_ = _044_[0] ? registers[447:416] : registers[415:384];
  assign _014_ = _044_[0] ? registers[575:544] : registers[543:512];
  assign _015_ = _044_[0] ? registers[703:672] : registers[671:640];
  assign _016_ = _044_[0] ? registers[831:800] : registers[799:768];
  assign _017_ = _044_[0] ? registers[959:928] : registers[927:896];
  assign _018_ = _044_[2] ? _161_ : _160_;
  assign _019_ = _044_[2] ? _165_ : _164_;
  assign _020_ = _043_[0] ? registers[127:96] : registers[95:64];
  assign _021_ = _043_[0] ? registers[255:224] : registers[223:192];
  assign _022_ = _043_[0] ? registers[383:352] : registers[351:320];
  assign _023_ = _043_[0] ? registers[511:480] : registers[479:448];
  assign _024_ = _043_[0] ? registers[639:608] : registers[607:576];
  assign _025_ = _043_[0] ? registers[767:736] : registers[735:704];
  assign _026_ = _043_[0] ? registers[895:864] : registers[863:832];
  assign _027_ = _043_[0] ? registers[1023:992] : registers[991:960];
  assign _028_ = _043_[2] ? _152_ : _151_;
  assign _029_ = _043_[2] ? _156_ : _155_;
  assign _030_ = _044_[0] ? registers[127:96] : registers[95:64];
  assign _031_ = _044_[0] ? registers[255:224] : registers[223:192];
  assign _032_ = _044_[0] ? registers[383:352] : registers[351:320];
  assign _033_ = _044_[0] ? registers[511:480] : registers[479:448];
  assign _034_ = _044_[0] ? registers[639:608] : registers[607:576];
  assign _035_ = _044_[0] ? registers[767:736] : registers[735:704];
  assign _036_ = _044_[0] ? registers[895:864] : registers[863:832];
  assign _037_ = _044_[0] ? registers[1023:992] : registers[991:960];
  assign _038_ = _044_[2] ? _163_ : _162_;
  assign _039_ = _044_[2] ? _167_ : _166_;
  assign _149_ = _043_[1] ? _020_ : _000_;
  assign _150_ = _043_[1] ? _021_ : _001_;
  assign _151_ = _043_[1] ? _022_ : _002_;
  assign _152_ = _043_[1] ? _023_ : _003_;
  assign _153_ = _043_[1] ? _024_ : _004_;
  assign _154_ = _043_[1] ? _025_ : _005_;
  assign _155_ = _043_[1] ? _026_ : _006_;
  assign _156_ = _043_[1] ? _027_ : _007_;
  assign _157_ = _043_[3] ? _028_ : _008_;
  assign _158_ = _043_[3] ? _029_ : _009_;
  assign _160_ = _044_[1] ? _030_ : _010_;
  assign _161_ = _044_[1] ? _031_ : _011_;
  assign _162_ = _044_[1] ? _032_ : _012_;
  assign _163_ = _044_[1] ? _033_ : _013_;
  assign _164_ = _044_[1] ? _034_ : _014_;
  assign _165_ = _044_[1] ? _035_ : _015_;
  assign _166_ = _044_[1] ? _036_ : _016_;
  assign _167_ = _044_[1] ? _037_ : _017_;
  assign _168_ = _044_[3] ? _038_ : _018_;
  assign _169_ = _044_[3] ? _039_ : _019_;
  assign _170_ = _044_[4] ? _169_ : _168_;
  assign _040_ = rdadr != 5'h00;
  assign _041_ = _040_ & regwrite;
  assign _042_ = 5'h1f - rdadr;
  assign _043_ = 5'h1f - rs1adr;
  assign _044_ = 5'h1f - rs2adr;
  assign _045_ = _041_ ? { _148_, _147_, _146_, _145_, _144_, _143_, _142_, _141_, _140_, _139_, _138_, _137_, _136_, _135_, _134_, _133_, _132_, _131_, _130_, _129_, _128_, _127_, _126_, _125_, _124_, _123_, _122_, _121_, _120_, _119_, _118_, _117_ } : registers;
  always @(posedge clk, posedge reset)
    if (reset) _046_ <= 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    else _046_ <= _045_;
  always @(posedge clk, posedge reset)
    if (reset) _047_ <= 32'd0;
    else _047_ <= _159_;
  always @(posedge clk, posedge reset)
    if (reset) _048_ <= 32'd0;
    else _048_ <= _170_;
  assign _049_ = ~ reset;
  assign _050_ = _049_ ? registers[972:960] : _051_;
  always @(posedge clk)
    _051_ <= _050_;
  assign _052_ = ~ _042_[4];
  assign _053_ = ~ _042_[3];
  assign _054_ = _052_ & _053_;
  assign _055_ = _052_ & _042_[3];
  assign _056_ = _042_[4] & _053_;
  assign _057_ = _042_[4] & _042_[3];
  assign _058_ = ~ _042_[2];
  assign _059_ = _054_ & _058_;
  assign _060_ = _054_ & _042_[2];
  assign _061_ = _055_ & _058_;
  assign _062_ = _055_ & _042_[2];
  assign _063_ = _056_ & _058_;
  assign _064_ = _056_ & _042_[2];
  assign _065_ = _057_ & _058_;
  assign _066_ = _057_ & _042_[2];
  assign _067_ = ~ _042_[1];
  assign _068_ = _059_ & _067_;
  assign _069_ = _059_ & _042_[1];
  assign _070_ = _060_ & _067_;
  assign _071_ = _060_ & _042_[1];
  assign _072_ = _061_ & _067_;
  assign _073_ = _061_ & _042_[1];
  assign _074_ = _062_ & _067_;
  assign _075_ = _062_ & _042_[1];
  assign _076_ = _063_ & _067_;
  assign _077_ = _063_ & _042_[1];
  assign _078_ = _064_ & _067_;
  assign _079_ = _064_ & _042_[1];
  assign _080_ = _065_ & _067_;
  assign _081_ = _065_ & _042_[1];
  assign _082_ = _066_ & _067_;
  assign _083_ = _066_ & _042_[1];
  assign _084_ = ~ _042_[0];
  assign _085_ = _068_ & _084_;
  assign _086_ = _068_ & _042_[0];
  assign _087_ = _069_ & _084_;
  assign _088_ = _069_ & _042_[0];
  assign _089_ = _070_ & _084_;
  assign _090_ = _070_ & _042_[0];
  assign _091_ = _071_ & _084_;
  assign _092_ = _071_ & _042_[0];
  assign _093_ = _072_ & _084_;
  assign _094_ = _072_ & _042_[0];
  assign _095_ = _073_ & _084_;
  assign _096_ = _073_ & _042_[0];
  assign _097_ = _074_ & _084_;
  assign _098_ = _074_ & _042_[0];
  assign _099_ = _075_ & _084_;
  assign _100_ = _075_ & _042_[0];
  assign _101_ = _076_ & _084_;
  assign _102_ = _076_ & _042_[0];
  assign _103_ = _077_ & _084_;
  assign _104_ = _077_ & _042_[0];
  assign _105_ = _078_ & _084_;
  assign _106_ = _078_ & _042_[0];
  assign _107_ = _079_ & _084_;
  assign _108_ = _079_ & _042_[0];
  assign _109_ = _080_ & _084_;
  assign _110_ = _080_ & _042_[0];
  assign _111_ = _081_ & _084_;
  assign _112_ = _081_ & _042_[0];
  assign _113_ = _082_ & _084_;
  assign _114_ = _082_ & _042_[0];
  assign _115_ = _083_ & _084_;
  assign _116_ = _083_ & _042_[0];
  assign _117_ = _085_ ? rd : registers[31:0];
  assign _118_ = _086_ ? rd : registers[63:32];
  assign _119_ = _087_ ? rd : registers[95:64];
  assign _120_ = _088_ ? rd : registers[127:96];
  assign _121_ = _089_ ? rd : registers[159:128];
  assign _122_ = _090_ ? rd : registers[191:160];
  assign _123_ = _091_ ? rd : registers[223:192];
  assign _124_ = _092_ ? rd : registers[255:224];
  assign _125_ = _093_ ? rd : registers[287:256];
  assign _126_ = _094_ ? rd : registers[319:288];
  assign _127_ = _095_ ? rd : registers[351:320];
  assign _128_ = _096_ ? rd : registers[383:352];
  assign _129_ = _097_ ? rd : registers[415:384];
  assign _130_ = _098_ ? rd : registers[447:416];
  assign _131_ = _099_ ? rd : registers[479:448];
  assign _132_ = _100_ ? rd : registers[511:480];
  assign _133_ = _101_ ? rd : registers[543:512];
  assign _134_ = _102_ ? rd : registers[575:544];
  assign _135_ = _103_ ? rd : registers[607:576];
  assign _136_ = _104_ ? rd : registers[639:608];
  assign _137_ = _105_ ? rd : registers[671:640];
  assign _138_ = _106_ ? rd : registers[703:672];
  assign _139_ = _107_ ? rd : registers[735:704];
  assign _140_ = _108_ ? rd : registers[767:736];
  assign _141_ = _109_ ? rd : registers[799:768];
  assign _142_ = _110_ ? rd : registers[831:800];
  assign _143_ = _111_ ? rd : registers[863:832];
  assign _144_ = _112_ ? rd : registers[895:864];
  assign _145_ = _113_ ? rd : registers[927:896];
  assign _146_ = _114_ ? rd : registers[959:928];
  assign _147_ = _115_ ? rd : registers[991:960];
  assign _148_ = _116_ ? rd : registers[1023:992];
  assign _159_ = _043_[4] ? _158_ : _157_;
  assign registers = _046_;
  assign rs1 = _047_;
  assign rs2 = _048_;
  assign x1 = _051_;
endmodule

module spi_master(clk, mode_select, reset, miso, cs, data_in, addr, sclk, mosi, data_out, data_valid);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire [31:0] _060_;
  wire [31:0] _061_;
  wire [2:0] _062_;
  wire _063_;
  wire [31:0] _064_;
  reg [31:0] _065_;
  wire _066_;
  wire _067_;
  wire [31:0] _068_;
  reg [31:0] _069_;
  wire _070_;
  wire _071_;
  wire [15:0] _072_;
  reg [15:0] _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  reg _077_;
  wire _078_;
  wire [31:0] _079_;
  reg [31:0] _080_ = 32'd16;
  wire _081_;
  wire [31:0] _082_;
  reg [31:0] _083_ = 32'd33;
  reg [2:0] _084_;
  wire _085_;
  wire _086_;
  reg _087_;
  wire _088_;
  wire [31:0] _089_;
  reg [31:0] _090_;
  wire _091_;
  wire _092_;
  reg _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire [2:0] _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire [31:0] _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire [31:0] _330_;
  wire _331_;
  wire [2:0] _332_;
  wire [2:0] _333_;
  wire _334_;
  wire [31:0] _335_;
  wire [2:0] _336_;
  wire _337_;
  wire [31:0] _338_;
  wire [2:0] _339_;
  wire _340_;
  wire _341_;
  wire [31:0] _342_;
  wire _343_;
  wire [31:0] _344_;
  wire [31:0] _345_;
  wire [31:0] _346_;
  wire [2:0] _347_;
  wire [31:0] _348_;
  wire [31:0] _349_;
  wire [2:0] _350_;
  wire _351_;
  wire _352_;
  wire [31:0] _353_;
  wire _354_;
  wire [31:0] _355_;
  wire _356_;
  wire [31:0] _357_;
  wire [2:0] _358_;
  wire _359_;
  wire [31:0] _360_;
  wire [2:0] _361_;
  wire _362_;
  wire [31:0] _363_;
  wire _364_;
  wire [2:0] _365_;
  wire _366_;
  wire [31:0] _367_;
  wire _368_;
  wire [31:0] _369_;
  wire [2:0] _370_;
  wire _371_;
  wire [31:0] _372_;
  wire _373_;
  wire [31:0] _374_;
  wire [31:0] _375_;
  wire [2:0] _376_;
  wire _377_;
  wire [31:0] _378_;
  wire _379_;
  wire [31:0] _380_;
  wire [31:0] _381_;
  wire [31:0] _382_;
  wire [2:0] _383_;
  wire _384_;
  wire [31:0] _385_;
  wire _386_;
  wire [31:0] _387_;
  input [15:0] addr;
  wire [15:0] addr;
  wire [15:0] adress_in_reg;
  input clk;
  wire clk;
  input cs;
  wire cs;
  wire [2:0] currstate;
  input [31:0] data_in;
  wire [31:0] data_in;
  wire [31:0] data_in_reg;
  output [31:0] data_out;
  wire [31:0] data_out;
  wire [31:0] data_reg;
  output data_valid;
  wire data_valid;
  input miso;
  wire miso;
  input mode_select;
  wire mode_select;
  wire mode_select_zw;
  output mosi;
  wire mosi;
  wire [31:0] read_adress_counter;
  input reset;
  wire reset;
  output sclk;
  wire sclk;
  wire [31:0] write_adress_counter;
  assign _000_ = write_adress_counter[0] ? adress_in_reg[1] : adress_in_reg[0];
  assign _001_ = write_adress_counter[0] ? adress_in_reg[5] : adress_in_reg[4];
  assign _002_ = write_adress_counter[0] ? adress_in_reg[9] : adress_in_reg[8];
  assign _003_ = write_adress_counter[0] ? adress_in_reg[13] : adress_in_reg[12];
  assign _004_ = write_adress_counter[2] ? _095_ : _094_;
  assign _005_ = write_adress_counter[0] ? adress_in_reg[1] : adress_in_reg[0];
  assign _006_ = write_adress_counter[0] ? adress_in_reg[5] : adress_in_reg[4];
  assign _007_ = write_adress_counter[0] ? adress_in_reg[9] : adress_in_reg[8];
  assign _008_ = write_adress_counter[0] ? adress_in_reg[13] : adress_in_reg[12];
  assign _009_ = write_adress_counter[2] ? _100_ : _099_;
  assign _010_ = read_adress_counter[0] ? data_in_reg[1] : data_in_reg[0];
  assign _011_ = read_adress_counter[0] ? data_in_reg[5] : data_in_reg[4];
  assign _012_ = read_adress_counter[0] ? data_in_reg[9] : data_in_reg[8];
  assign _013_ = read_adress_counter[0] ? data_in_reg[13] : data_in_reg[12];
  assign _014_ = read_adress_counter[0] ? data_in_reg[17] : data_in_reg[16];
  assign _015_ = read_adress_counter[0] ? data_in_reg[21] : data_in_reg[20];
  assign _016_ = read_adress_counter[0] ? data_in_reg[25] : data_in_reg[24];
  assign _017_ = read_adress_counter[0] ? data_in_reg[29] : data_in_reg[28];
  assign _018_ = read_adress_counter[2] ? _301_ : _300_;
  assign _019_ = read_adress_counter[2] ? _306_ : _305_;
  assign _020_ = read_adress_counter[0] ? data_in_reg[1] : data_in_reg[0];
  assign _021_ = read_adress_counter[0] ? data_in_reg[5] : data_in_reg[4];
  assign _022_ = read_adress_counter[0] ? data_in_reg[9] : data_in_reg[8];
  assign _023_ = read_adress_counter[0] ? data_in_reg[13] : data_in_reg[12];
  assign _024_ = read_adress_counter[0] ? data_in_reg[17] : data_in_reg[16];
  assign _025_ = read_adress_counter[0] ? data_in_reg[21] : data_in_reg[20];
  assign _026_ = read_adress_counter[0] ? data_in_reg[25] : data_in_reg[24];
  assign _027_ = read_adress_counter[0] ? data_in_reg[29] : data_in_reg[28];
  assign _028_ = read_adress_counter[2] ? _314_ : _312_;
  assign _029_ = read_adress_counter[2] ? _318_ : _317_;
  assign _030_ = write_adress_counter[0] ? adress_in_reg[3] : adress_in_reg[2];
  assign _031_ = write_adress_counter[0] ? adress_in_reg[7] : adress_in_reg[6];
  assign _032_ = write_adress_counter[0] ? adress_in_reg[11] : adress_in_reg[10];
  assign _033_ = write_adress_counter[0] ? adress_in_reg[15] : adress_in_reg[14];
  assign _034_ = write_adress_counter[2] ? _097_ : _096_;
  assign _035_ = write_adress_counter[0] ? adress_in_reg[3] : adress_in_reg[2];
  assign _036_ = write_adress_counter[0] ? adress_in_reg[7] : adress_in_reg[6];
  assign _037_ = write_adress_counter[0] ? adress_in_reg[11] : adress_in_reg[10];
  assign _038_ = write_adress_counter[0] ? adress_in_reg[15] : adress_in_reg[14];
  assign _039_ = write_adress_counter[2] ? _102_ : _101_;
  assign _040_ = read_adress_counter[0] ? data_in_reg[3] : data_in_reg[2];
  assign _041_ = read_adress_counter[0] ? data_in_reg[7] : data_in_reg[6];
  assign _042_ = read_adress_counter[0] ? data_in_reg[11] : data_in_reg[10];
  assign _043_ = read_adress_counter[0] ? data_in_reg[15] : data_in_reg[14];
  assign _044_ = read_adress_counter[0] ? data_in_reg[19] : data_in_reg[18];
  assign _045_ = read_adress_counter[0] ? data_in_reg[23] : data_in_reg[22];
  assign _046_ = read_adress_counter[0] ? data_in_reg[27] : data_in_reg[26];
  assign _047_ = read_adress_counter[0] ? data_in_reg[31] : data_in_reg[30];
  assign _048_ = read_adress_counter[2] ? _304_ : _303_;
  assign _049_ = read_adress_counter[2] ? _308_ : _307_;
  assign _050_ = read_adress_counter[0] ? data_in_reg[3] : data_in_reg[2];
  assign _051_ = read_adress_counter[0] ? data_in_reg[7] : data_in_reg[6];
  assign _052_ = read_adress_counter[0] ? data_in_reg[11] : data_in_reg[10];
  assign _053_ = read_adress_counter[0] ? data_in_reg[15] : data_in_reg[14];
  assign _054_ = read_adress_counter[0] ? data_in_reg[19] : data_in_reg[18];
  assign _055_ = read_adress_counter[0] ? data_in_reg[23] : data_in_reg[22];
  assign _056_ = read_adress_counter[0] ? data_in_reg[27] : data_in_reg[26];
  assign _057_ = read_adress_counter[0] ? data_in_reg[31] : data_in_reg[30];
  assign _058_ = read_adress_counter[2] ? _316_ : _315_;
  assign _059_ = read_adress_counter[2] ? _320_ : _319_;
  assign _094_ = write_adress_counter[1] ? _030_ : _000_;
  assign _095_ = write_adress_counter[1] ? _031_ : _001_;
  assign _096_ = write_adress_counter[1] ? _032_ : _002_;
  assign _097_ = write_adress_counter[1] ? _033_ : _003_;
  assign _098_ = write_adress_counter[3] ? _034_ : _004_;
  assign _099_ = write_adress_counter[1] ? _035_ : _005_;
  assign _100_ = write_adress_counter[1] ? _036_ : _006_;
  assign _101_ = write_adress_counter[1] ? _037_ : _007_;
  assign _102_ = write_adress_counter[1] ? _038_ : _008_;
  assign _103_ = write_adress_counter[3] ? _039_ : _009_;
  assign _300_ = read_adress_counter[1] ? _040_ : _010_;
  assign _301_ = read_adress_counter[1] ? _041_ : _011_;
  assign _303_ = read_adress_counter[1] ? _042_ : _012_;
  assign _304_ = read_adress_counter[1] ? _043_ : _013_;
  assign _305_ = read_adress_counter[1] ? _044_ : _014_;
  assign _306_ = read_adress_counter[1] ? _045_ : _015_;
  assign _307_ = read_adress_counter[1] ? _046_ : _016_;
  assign _308_ = read_adress_counter[1] ? _047_ : _017_;
  assign _309_ = read_adress_counter[3] ? _048_ : _018_;
  assign _310_ = read_adress_counter[3] ? _049_ : _019_;
  assign _312_ = read_adress_counter[1] ? _050_ : _020_;
  assign _314_ = read_adress_counter[1] ? _051_ : _021_;
  assign _315_ = read_adress_counter[1] ? _052_ : _022_;
  assign _316_ = read_adress_counter[1] ? _053_ : _023_;
  assign _317_ = read_adress_counter[1] ? _054_ : _024_;
  assign _318_ = read_adress_counter[1] ? _055_ : _025_;
  assign _319_ = read_adress_counter[1] ? _056_ : _026_;
  assign _320_ = read_adress_counter[1] ? _057_ : _027_;
  assign _321_ = read_adress_counter[3] ? _058_ : _028_;
  assign _322_ = read_adress_counter[3] ? _059_ : _029_;
  assign _324_ = currstate == 3'h1;
  assign _325_ = write_adress_counter == 32'd16;
  assign _326_ = write_adress_counter - 32'd1;
  assign _327_ = $signed(write_adress_counter) > $signed(32'd0);
  assign _328_ = $signed(write_adress_counter) <= $signed(32'd15);
  assign _329_ = _328_ & _327_;
  assign _330_ = write_adress_counter - 32'd1;
  assign _331_ = ~ mode_select_zw;
  assign _332_ = mode_select_zw ? 3'h2 : currstate;
  assign _333_ = _331_ ? 3'h3 : _332_;
  assign _334_ = _329_ ? _098_ : _103_;
  assign _335_ = _329_ ? _330_ : write_adress_counter;
  assign _336_ = _329_ ? currstate : _333_;
  assign _337_ = _325_ ? mode_select_zw : _334_;
  assign _338_ = _325_ ? _326_ : _335_;
  assign _339_ = _325_ ? currstate : _336_;
  assign _340_ = currstate == 3'h3;
  assign _341_ = $signed(read_adress_counter) >= $signed(32'd32);
  assign _342_ = read_adress_counter - 32'd1;
  assign _343_ = $signed(read_adress_counter) > $signed(32'd0);
  assign _344_ = read_adress_counter - 32'd1;
  assign _345_ = _343_ ? { _200_, _199_, _198_, _197_, _196_, _195_, _194_, _193_, _192_, _191_, _190_, _189_, _188_, _187_, _186_, _185_, _184_, _183_, _182_, _181_, _180_, _179_, _178_, _177_, _176_, _175_, _174_, _173_, _172_, _171_, _170_, _169_ } : { _299_, _298_, _297_, _296_, _295_, _294_, _293_, _292_, _290_, _289_, _288_, _287_, _286_, _285_, _284_, _283_, _282_, _281_, _279_, _278_, _277_, _276_, _275_, _274_, _273_, _272_, _271_, _270_, _269_, _268_, _267_, _266_ };
  assign _346_ = _343_ ? _344_ : read_adress_counter;
  assign _347_ = _343_ ? currstate : 3'h4;
  assign _348_ = _341_ ? data_reg : _345_;
  assign _349_ = _341_ ? _342_ : _346_;
  assign _350_ = _341_ ? currstate : _347_;
  assign _351_ = currstate == 3'h2;
  assign _352_ = $signed(read_adress_counter) >= $signed(32'd32);
  assign _353_ = read_adress_counter - 32'd1;
  assign _354_ = $signed(read_adress_counter) > $signed(32'd0);
  assign _355_ = read_adress_counter - 32'd1;
  assign _356_ = _354_ ? _311_ : _323_;
  assign _357_ = _354_ ? _355_ : read_adress_counter;
  assign _358_ = _354_ ? currstate : 3'h4;
  assign _359_ = _352_ ? _087_ : _356_;
  assign _360_ = _352_ ? _353_ : _357_;
  assign _361_ = _352_ ? currstate : _358_;
  assign _362_ = currstate == 3'h4;
  assign _363_ = _362_ ? data_reg : _090_;
  assign _364_ = _362_ ? 1'h1 : _093_;
  assign _365_ = _362_ ? 3'h0 : currstate;
  assign _366_ = _351_ ? _359_ : _087_;
  assign _367_ = _351_ ? _090_ : _363_;
  assign _368_ = _351_ ? _093_ : _364_;
  assign _369_ = _351_ ? _360_ : read_adress_counter;
  assign _370_ = _351_ ? _361_ : _365_;
  assign _371_ = _340_ ? _087_ : _366_;
  assign _372_ = _340_ ? _090_ : _367_;
  assign _373_ = _340_ ? _093_ : _368_;
  assign _374_ = _340_ ? _348_ : data_reg;
  assign _375_ = _340_ ? _349_ : _369_;
  assign _376_ = _340_ ? _350_ : _370_;
  assign _377_ = _324_ ? _337_ : _371_;
  assign _378_ = _324_ ? _090_ : _372_;
  assign _379_ = _324_ ? _093_ : _373_;
  assign _380_ = _324_ ? data_reg : _374_;
  assign _381_ = _324_ ? _338_ : write_adress_counter;
  assign _382_ = _324_ ? read_adress_counter : _375_;
  assign _383_ = _324_ ? _339_ : _376_;
  assign _384_ = _280_ ? 1'h0 : _377_;
  assign _385_ = _280_ ? 32'd0 : _378_;
  assign _386_ = _280_ ? 1'h0 : _379_;
  assign _387_ = _280_ ? 32'd0 : _380_;
  assign _060_ = _280_ ? 32'd16 : _381_;
  assign _061_ = _280_ ? 32'd33 : _382_;
  assign _062_ = _280_ ? _313_ : _383_;
  assign _063_ = ~ reset;
  assign _064_ = _063_ ? _387_ : data_reg;
  always @(posedge clk)
    _065_ <= _064_;
  assign _066_ = ~ reset;
  assign _067_ = _280_ & _066_;
  assign _068_ = _067_ ? data_in : data_in_reg;
  always @(posedge clk)
    _069_ <= _068_;
  assign _070_ = ~ reset;
  assign _071_ = _280_ & _070_;
  assign _072_ = _071_ ? addr : adress_in_reg;
  always @(posedge clk)
    _073_ <= _072_;
  assign _074_ = ~ reset;
  assign _075_ = _280_ & _074_;
  assign _076_ = _075_ ? _302_ : mode_select_zw;
  always @(posedge clk)
    _077_ <= _076_;
  assign _078_ = ~ reset;
  assign _079_ = _078_ ? _060_ : write_adress_counter;
  always @(posedge clk)
    _080_ <= _079_;
  assign _081_ = ~ reset;
  assign _082_ = _081_ ? _061_ : read_adress_counter;
  always @(posedge clk)
    _083_ <= _082_;
  always @(posedge clk, posedge reset)
    if (reset) _084_ <= 3'h0;
    else _084_ <= _062_;
  assign _085_ = ~ reset;
  assign _086_ = _085_ ? _384_ : _087_;
  always @(posedge clk)
    _087_ <= _086_;
  assign _088_ = ~ reset;
  assign _089_ = _088_ ? _385_ : _090_;
  always @(posedge clk)
    _090_ <= _089_;
  assign _091_ = ~ reset;
  assign _092_ = _091_ ? _386_ : _093_;
  always @(posedge clk)
    _093_ <= _092_;
  assign _104_ = ~ read_adress_counter[4];
  assign _105_ = ~ read_adress_counter[3];
  assign _106_ = _104_ & _105_;
  assign _107_ = _104_ & read_adress_counter[3];
  assign _108_ = read_adress_counter[4] & _105_;
  assign _109_ = read_adress_counter[4] & read_adress_counter[3];
  assign _110_ = ~ read_adress_counter[2];
  assign _111_ = _106_ & _110_;
  assign _112_ = _106_ & read_adress_counter[2];
  assign _113_ = _107_ & _110_;
  assign _114_ = _107_ & read_adress_counter[2];
  assign _115_ = _108_ & _110_;
  assign _116_ = _108_ & read_adress_counter[2];
  assign _117_ = _109_ & _110_;
  assign _118_ = _109_ & read_adress_counter[2];
  assign _119_ = ~ read_adress_counter[1];
  assign _120_ = _111_ & _119_;
  assign _121_ = _111_ & read_adress_counter[1];
  assign _122_ = _112_ & _119_;
  assign _123_ = _112_ & read_adress_counter[1];
  assign _124_ = _113_ & _119_;
  assign _125_ = _113_ & read_adress_counter[1];
  assign _126_ = _114_ & _119_;
  assign _127_ = _114_ & read_adress_counter[1];
  assign _128_ = _115_ & _119_;
  assign _129_ = _115_ & read_adress_counter[1];
  assign _130_ = _116_ & _119_;
  assign _131_ = _116_ & read_adress_counter[1];
  assign _132_ = _117_ & _119_;
  assign _133_ = _117_ & read_adress_counter[1];
  assign _134_ = _118_ & _119_;
  assign _135_ = _118_ & read_adress_counter[1];
  assign _136_ = ~ read_adress_counter[0];
  assign _137_ = _120_ & _136_;
  assign _138_ = _120_ & read_adress_counter[0];
  assign _139_ = _121_ & _136_;
  assign _140_ = _121_ & read_adress_counter[0];
  assign _141_ = _122_ & _136_;
  assign _142_ = _122_ & read_adress_counter[0];
  assign _143_ = _123_ & _136_;
  assign _144_ = _123_ & read_adress_counter[0];
  assign _145_ = _124_ & _136_;
  assign _146_ = _124_ & read_adress_counter[0];
  assign _147_ = _125_ & _136_;
  assign _148_ = _125_ & read_adress_counter[0];
  assign _149_ = _126_ & _136_;
  assign _150_ = _126_ & read_adress_counter[0];
  assign _151_ = _127_ & _136_;
  assign _152_ = _127_ & read_adress_counter[0];
  assign _153_ = _128_ & _136_;
  assign _154_ = _128_ & read_adress_counter[0];
  assign _155_ = _129_ & _136_;
  assign _156_ = _129_ & read_adress_counter[0];
  assign _157_ = _130_ & _136_;
  assign _158_ = _130_ & read_adress_counter[0];
  assign _159_ = _131_ & _136_;
  assign _160_ = _131_ & read_adress_counter[0];
  assign _161_ = _132_ & _136_;
  assign _162_ = _132_ & read_adress_counter[0];
  assign _163_ = _133_ & _136_;
  assign _164_ = _133_ & read_adress_counter[0];
  assign _165_ = _134_ & _136_;
  assign _166_ = _134_ & read_adress_counter[0];
  assign _167_ = _135_ & _136_;
  assign _168_ = _135_ & read_adress_counter[0];
  assign _169_ = _137_ ? miso : data_reg[0];
  assign _170_ = _138_ ? miso : data_reg[1];
  assign _171_ = _139_ ? miso : data_reg[2];
  assign _172_ = _140_ ? miso : data_reg[3];
  assign _173_ = _141_ ? miso : data_reg[4];
  assign _174_ = _142_ ? miso : data_reg[5];
  assign _175_ = _143_ ? miso : data_reg[6];
  assign _176_ = _144_ ? miso : data_reg[7];
  assign _177_ = _145_ ? miso : data_reg[8];
  assign _178_ = _146_ ? miso : data_reg[9];
  assign _179_ = _147_ ? miso : data_reg[10];
  assign _180_ = _148_ ? miso : data_reg[11];
  assign _181_ = _149_ ? miso : data_reg[12];
  assign _182_ = _150_ ? miso : data_reg[13];
  assign _183_ = _151_ ? miso : data_reg[14];
  assign _184_ = _152_ ? miso : data_reg[15];
  assign _185_ = _153_ ? miso : data_reg[16];
  assign _186_ = _154_ ? miso : data_reg[17];
  assign _187_ = _155_ ? miso : data_reg[18];
  assign _188_ = _156_ ? miso : data_reg[19];
  assign _189_ = _157_ ? miso : data_reg[20];
  assign _190_ = _158_ ? miso : data_reg[21];
  assign _191_ = _159_ ? miso : data_reg[22];
  assign _192_ = _160_ ? miso : data_reg[23];
  assign _193_ = _161_ ? miso : data_reg[24];
  assign _194_ = _162_ ? miso : data_reg[25];
  assign _195_ = _163_ ? miso : data_reg[26];
  assign _196_ = _164_ ? miso : data_reg[27];
  assign _197_ = _165_ ? miso : data_reg[28];
  assign _198_ = _166_ ? miso : data_reg[29];
  assign _199_ = _167_ ? miso : data_reg[30];
  assign _200_ = _168_ ? miso : data_reg[31];
  assign _201_ = ~ read_adress_counter[4];
  assign _202_ = ~ read_adress_counter[3];
  assign _203_ = _201_ & _202_;
  assign _204_ = _201_ & read_adress_counter[3];
  assign _205_ = read_adress_counter[4] & _202_;
  assign _206_ = read_adress_counter[4] & read_adress_counter[3];
  assign _207_ = ~ read_adress_counter[2];
  assign _208_ = _203_ & _207_;
  assign _209_ = _203_ & read_adress_counter[2];
  assign _210_ = _204_ & _207_;
  assign _211_ = _204_ & read_adress_counter[2];
  assign _212_ = _205_ & _207_;
  assign _213_ = _205_ & read_adress_counter[2];
  assign _214_ = _206_ & _207_;
  assign _215_ = _206_ & read_adress_counter[2];
  assign _216_ = ~ read_adress_counter[1];
  assign _217_ = _208_ & _216_;
  assign _218_ = _208_ & read_adress_counter[1];
  assign _219_ = _209_ & _216_;
  assign _220_ = _209_ & read_adress_counter[1];
  assign _221_ = _210_ & _216_;
  assign _222_ = _210_ & read_adress_counter[1];
  assign _223_ = _211_ & _216_;
  assign _224_ = _211_ & read_adress_counter[1];
  assign _225_ = _212_ & _216_;
  assign _226_ = _212_ & read_adress_counter[1];
  assign _227_ = _213_ & _216_;
  assign _228_ = _213_ & read_adress_counter[1];
  assign _229_ = _214_ & _216_;
  assign _230_ = _214_ & read_adress_counter[1];
  assign _231_ = _215_ & _216_;
  assign _232_ = _215_ & read_adress_counter[1];
  assign _233_ = ~ read_adress_counter[0];
  assign _234_ = _217_ & _233_;
  assign _235_ = _217_ & read_adress_counter[0];
  assign _236_ = _218_ & _233_;
  assign _237_ = _218_ & read_adress_counter[0];
  assign _238_ = _219_ & _233_;
  assign _239_ = _219_ & read_adress_counter[0];
  assign _240_ = _220_ & _233_;
  assign _241_ = _220_ & read_adress_counter[0];
  assign _242_ = _221_ & _233_;
  assign _243_ = _221_ & read_adress_counter[0];
  assign _244_ = _222_ & _233_;
  assign _245_ = _222_ & read_adress_counter[0];
  assign _246_ = _223_ & _233_;
  assign _247_ = _223_ & read_adress_counter[0];
  assign _248_ = _224_ & _233_;
  assign _249_ = _224_ & read_adress_counter[0];
  assign _250_ = _225_ & _233_;
  assign _251_ = _225_ & read_adress_counter[0];
  assign _252_ = _226_ & _233_;
  assign _253_ = _226_ & read_adress_counter[0];
  assign _254_ = _227_ & _233_;
  assign _255_ = _227_ & read_adress_counter[0];
  assign _256_ = _228_ & _233_;
  assign _257_ = _228_ & read_adress_counter[0];
  assign _258_ = _229_ & _233_;
  assign _259_ = _229_ & read_adress_counter[0];
  assign _260_ = _230_ & _233_;
  assign _261_ = _230_ & read_adress_counter[0];
  assign _262_ = _231_ & _233_;
  assign _263_ = _231_ & read_adress_counter[0];
  assign _264_ = _232_ & _233_;
  assign _265_ = _232_ & read_adress_counter[0];
  assign _266_ = _234_ ? miso : data_reg[0];
  assign _267_ = _235_ ? miso : data_reg[1];
  assign _268_ = _236_ ? miso : data_reg[2];
  assign _269_ = _237_ ? miso : data_reg[3];
  assign _270_ = _238_ ? miso : data_reg[4];
  assign _271_ = _239_ ? miso : data_reg[5];
  assign _272_ = _240_ ? miso : data_reg[6];
  assign _273_ = _241_ ? miso : data_reg[7];
  assign _274_ = _242_ ? miso : data_reg[8];
  assign _275_ = _243_ ? miso : data_reg[9];
  assign _276_ = _244_ ? miso : data_reg[10];
  assign _277_ = _245_ ? miso : data_reg[11];
  assign _278_ = _246_ ? miso : data_reg[12];
  assign _279_ = _247_ ? miso : data_reg[13];
  assign _281_ = _248_ ? miso : data_reg[14];
  assign _282_ = _249_ ? miso : data_reg[15];
  assign _283_ = _250_ ? miso : data_reg[16];
  assign _284_ = _251_ ? miso : data_reg[17];
  assign _285_ = _252_ ? miso : data_reg[18];
  assign _286_ = _253_ ? miso : data_reg[19];
  assign _287_ = _254_ ? miso : data_reg[20];
  assign _288_ = _255_ ? miso : data_reg[21];
  assign _289_ = _256_ ? miso : data_reg[22];
  assign _290_ = _257_ ? miso : data_reg[23];
  assign _292_ = _258_ ? miso : data_reg[24];
  assign _293_ = _259_ ? miso : data_reg[25];
  assign _294_ = _260_ ? miso : data_reg[26];
  assign _295_ = _261_ ? miso : data_reg[27];
  assign _296_ = _262_ ? miso : data_reg[28];
  assign _297_ = _263_ ? miso : data_reg[29];
  assign _298_ = _264_ ? miso : data_reg[30];
  assign _299_ = _265_ ? miso : data_reg[31];
  assign _311_ = read_adress_counter[4] ? _310_ : _309_;
  assign _323_ = read_adress_counter[4] ? _322_ : _321_;
  assign _280_ = currstate == 3'h0;
  assign _291_ = ~ cs;
  assign _302_ = _291_ ? mode_select : 1'h0;
  assign _313_ = _291_ ? 3'h1 : currstate;
  assign data_reg = _065_;
  assign data_in_reg = _069_;
  assign adress_in_reg = _073_;
  assign mode_select_zw = _077_;
  assign write_adress_counter = _080_;
  assign read_adress_counter = _083_;
  assign currstate = _084_;
  assign sclk = clk;
  assign mosi = _087_;
  assign data_out = _090_;
  assign data_valid = _093_;
endmodule

module tt_um_cejmu_riscv(clk, ena, rst_n, ui_in, uio_in, uo_out, uio_out, uio_oe);
  wire _0_;
  wire _1_;
  wire [31:0] _2_;
  wire [13:0] _3_;
  wire _4_;
  wire _5_;
  wire [12:0] _6_;
  wire _7_;
  wire _8_;
  wire [31:0] _9_;
  input clk;
  wire clk;
  wire [13:0] cpu_addr_out;
  wire data_valid;
  input ena;
  wire ena;
  wire mem_req;
  wire reset;
  input rst_n;
  wire rst_n;
  wire [15:0] spi_addr_in;
  wire [31:0] spi_data_in;
  wire [31:0] spi_data_out;
  input [7:0] ui_in;
  wire [7:0] ui_in;
  input [7:0] uio_in;
  wire [7:0] uio_in;
  output [7:0] uio_oe;
  wire [7:0] uio_oe;
  output [7:0] uio_out;
  wire [7:0] uio_out;
  output [7:0] uo_out;
  wire [7:0] uo_out;
  wire write_enable;
  wire [12:0] x1;
  assign _0_ = ~ rst_n;
  cpu cpu_inst (
    .addr_out(_3_),
    .clk(clk),
    .data_in(spi_data_out),
    .data_out(_2_),
    .data_valid(data_valid),
    .mem_req(_5_),
    .reset(reset),
    .write_en(_4_),
    .x1(_6_)
  );
  spi_master spi_master_inst (
    .addr(spi_addr_in),
    .clk(clk),
    .cs(mem_req),
    .data_in(spi_data_in),
    .data_out(_9_),
    .data_valid(_1_),
    .miso(ui_in[0]),
    .mode_select(write_enable),
    .mosi(_8_),
    .reset(reset),
    .sclk(_7_)
  );
  assign write_enable = _4_;
  assign cpu_addr_out = _3_;
  assign spi_addr_in = { 2'h0, cpu_addr_out };
  assign spi_data_out = _9_;
  assign spi_data_in = _2_;
  assign mem_req = _5_;
  assign data_valid = _1_;
  assign reset = _0_;
  assign x1 = _6_;
  assign uo_out = { x1[4:0], mem_req, _7_, _8_ };
  assign uio_out = x1[12:5];
  assign uio_oe = 8'hff;
endmodule
