{
  "name": "core_arch::x86::avx512vbmi2::_mm256_shldi_epi16",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::_mm256_set1_epi16": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Broadcasts 16-bit integer `a` to all elements of returned vector.\n This intrinsic may generate the `vpbroadcastw`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_set1_epi16)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx512vbmi2::_mm256_shldv_epi16": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Concatenate packed 16-bit integers in a and b producing an intermediate 32-bit result. Shift the result left by the amount specified in the corresponding element of c, and store the upper 16-bits in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_shldv_epi16&expand=5066)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512vbmi2::_mm256_shldi_epi16"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512vbmi2.rs:1663:1: 1666:2",
  "src": "pub fn _mm256_shldi_epi16<const IMM8: i32>(a: __m256i, b: __m256i) -> __m256i {\n    static_assert_uimm_bits!(IMM8, 8);\n    _mm256_shldv_epi16(a, b, _mm256_set1_epi16(IMM8 as i16))\n}",
  "mir": "fn core_arch::x86::avx512vbmi2::_mm256_shldi_epi16(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let mut _3: core_arch::x86::__m256i;\n    let mut _4: i16;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = IMM8 as i16;\n        _3 = core_arch::x86::avx::_mm256_set1_epi16(move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        _0 = core_arch::x86::avx512vbmi2::_mm256_shldv_epi16(_1, _2, move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Concatenate packed 16-bit integers in a and b producing an intermediate 32-bit result. Shift the result left by imm8 bits, and store the upper 16-bits in dst).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_shldi_epi16&expand=5039)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}