Analysis & Synthesis Status : Successful - Thu Jan 19 14:31:43 2023
Quartus Prime Version : 21.1.1 Build 850 06/23/2022 SJ Lite Edition
Revision Name : progetto_VHDL_Leandro
Top-level Entity Name : progetto_VHDL_Leandro
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 1344
Total pins : 28
Total virtual pins : 0
Total block memory bits : 12,288
Total DSP Blocks : 32
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1
Total DLLs : 0
