// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Squasher_12(
  input         clock,
  input         reset,
  input         in_0_valid,
  input  [63:0] in_0_bits_virtMode,
  input  [63:0] in_0_bits_mtval2,
  input  [63:0] in_0_bits_mtinst,
  input  [63:0] in_0_bits_hstatus,
  input  [63:0] in_0_bits_hideleg,
  input  [63:0] in_0_bits_hedeleg,
  input  [63:0] in_0_bits_hcounteren,
  input  [63:0] in_0_bits_htval,
  input  [63:0] in_0_bits_htinst,
  input  [63:0] in_0_bits_hgatp,
  input  [63:0] in_0_bits_vsstatus,
  input  [63:0] in_0_bits_vstvec,
  input  [63:0] in_0_bits_vsepc,
  input  [63:0] in_0_bits_vscause,
  input  [63:0] in_0_bits_vstval,
  input  [63:0] in_0_bits_vsatp,
  input  [63:0] in_0_bits_vsscratch,
  input  [7:0]  in_0_bits_coreid,
  input         should_tick,
  output        out_0_valid,
  output [63:0] out_0_bits_virtMode,
  output [63:0] out_0_bits_mtval2,
  output [63:0] out_0_bits_mtinst,
  output [63:0] out_0_bits_hstatus,
  output [63:0] out_0_bits_hideleg,
  output [63:0] out_0_bits_hedeleg,
  output [63:0] out_0_bits_hcounteren,
  output [63:0] out_0_bits_htval,
  output [63:0] out_0_bits_htinst,
  output [63:0] out_0_bits_hgatp,
  output [63:0] out_0_bits_vsstatus,
  output [63:0] out_0_bits_vstvec,
  output [63:0] out_0_bits_vsepc,
  output [63:0] out_0_bits_vscause,
  output [63:0] out_0_bits_vstval,
  output [63:0] out_0_bits_vsatp,
  output [63:0] out_0_bits_vsscratch,
  output [7:0]  out_0_bits_coreid
);

  reg        state_0_valid;
  reg [63:0] state_0_bits_virtMode;
  reg [63:0] state_0_bits_mtval2;
  reg [63:0] state_0_bits_mtinst;
  reg [63:0] state_0_bits_hstatus;
  reg [63:0] state_0_bits_hideleg;
  reg [63:0] state_0_bits_hedeleg;
  reg [63:0] state_0_bits_hcounteren;
  reg [63:0] state_0_bits_htval;
  reg [63:0] state_0_bits_htinst;
  reg [63:0] state_0_bits_hgatp;
  reg [63:0] state_0_bits_vsstatus;
  reg [63:0] state_0_bits_vstvec;
  reg [63:0] state_0_bits_vsepc;
  reg [63:0] state_0_bits_vscause;
  reg [63:0] state_0_bits_vstval;
  reg [63:0] state_0_bits_vsatp;
  reg [63:0] state_0_bits_vsscratch;
  reg [7:0]  state_0_bits_coreid;
  always @(posedge clock) begin
    if (reset) begin
      state_0_valid <= 1'h0;
      state_0_bits_virtMode <= 64'h0;
      state_0_bits_mtval2 <= 64'h0;
      state_0_bits_mtinst <= 64'h0;
      state_0_bits_hstatus <= 64'h0;
      state_0_bits_hideleg <= 64'h0;
      state_0_bits_hedeleg <= 64'h0;
      state_0_bits_hcounteren <= 64'h0;
      state_0_bits_htval <= 64'h0;
      state_0_bits_htinst <= 64'h0;
      state_0_bits_hgatp <= 64'h0;
      state_0_bits_vsstatus <= 64'h0;
      state_0_bits_vstvec <= 64'h0;
      state_0_bits_vsepc <= 64'h0;
      state_0_bits_vscause <= 64'h0;
      state_0_bits_vstval <= 64'h0;
      state_0_bits_vsatp <= 64'h0;
      state_0_bits_vsscratch <= 64'h0;
      state_0_bits_coreid <= 8'h0;
    end
    else if (should_tick | in_0_valid) begin
      state_0_valid <= in_0_valid;
      state_0_bits_virtMode <= in_0_bits_virtMode;
      state_0_bits_mtval2 <= in_0_bits_mtval2;
      state_0_bits_mtinst <= in_0_bits_mtinst;
      state_0_bits_hstatus <= in_0_bits_hstatus;
      state_0_bits_hideleg <= in_0_bits_hideleg;
      state_0_bits_hedeleg <= in_0_bits_hedeleg;
      state_0_bits_hcounteren <= in_0_bits_hcounteren;
      state_0_bits_htval <= in_0_bits_htval;
      state_0_bits_htinst <= in_0_bits_htinst;
      state_0_bits_hgatp <= in_0_bits_hgatp;
      state_0_bits_vsstatus <= in_0_bits_vsstatus;
      state_0_bits_vstvec <= in_0_bits_vstvec;
      state_0_bits_vsepc <= in_0_bits_vsepc;
      state_0_bits_vscause <= in_0_bits_vscause;
      state_0_bits_vstval <= in_0_bits_vstval;
      state_0_bits_vsatp <= in_0_bits_vsatp;
      state_0_bits_vsscratch <= in_0_bits_vsscratch;
      state_0_bits_coreid <= in_0_bits_coreid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:34];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h23; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state_0_valid = _RANDOM[6'h0][0];
        state_0_bits_virtMode = {_RANDOM[6'h0][31:1], _RANDOM[6'h1], _RANDOM[6'h2][0]};
        state_0_bits_mtval2 = {_RANDOM[6'h2][31:1], _RANDOM[6'h3], _RANDOM[6'h4][0]};
        state_0_bits_mtinst = {_RANDOM[6'h4][31:1], _RANDOM[6'h5], _RANDOM[6'h6][0]};
        state_0_bits_hstatus = {_RANDOM[6'h6][31:1], _RANDOM[6'h7], _RANDOM[6'h8][0]};
        state_0_bits_hideleg = {_RANDOM[6'h8][31:1], _RANDOM[6'h9], _RANDOM[6'hA][0]};
        state_0_bits_hedeleg = {_RANDOM[6'hA][31:1], _RANDOM[6'hB], _RANDOM[6'hC][0]};
        state_0_bits_hcounteren = {_RANDOM[6'hC][31:1], _RANDOM[6'hD], _RANDOM[6'hE][0]};
        state_0_bits_htval = {_RANDOM[6'hE][31:1], _RANDOM[6'hF], _RANDOM[6'h10][0]};
        state_0_bits_htinst = {_RANDOM[6'h10][31:1], _RANDOM[6'h11], _RANDOM[6'h12][0]};
        state_0_bits_hgatp = {_RANDOM[6'h12][31:1], _RANDOM[6'h13], _RANDOM[6'h14][0]};
        state_0_bits_vsstatus = {_RANDOM[6'h14][31:1], _RANDOM[6'h15], _RANDOM[6'h16][0]};
        state_0_bits_vstvec = {_RANDOM[6'h16][31:1], _RANDOM[6'h17], _RANDOM[6'h18][0]};
        state_0_bits_vsepc = {_RANDOM[6'h18][31:1], _RANDOM[6'h19], _RANDOM[6'h1A][0]};
        state_0_bits_vscause = {_RANDOM[6'h1A][31:1], _RANDOM[6'h1B], _RANDOM[6'h1C][0]};
        state_0_bits_vstval = {_RANDOM[6'h1C][31:1], _RANDOM[6'h1D], _RANDOM[6'h1E][0]};
        state_0_bits_vsatp = {_RANDOM[6'h1E][31:1], _RANDOM[6'h1F], _RANDOM[6'h20][0]};
        state_0_bits_vsscratch =
          {_RANDOM[6'h20][31:1], _RANDOM[6'h21], _RANDOM[6'h22][0]};
        state_0_bits_coreid = _RANDOM[6'h22][8:1];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign out_0_valid = should_tick & state_0_valid;
  assign out_0_bits_virtMode = should_tick ? state_0_bits_virtMode : 64'h0;
  assign out_0_bits_mtval2 = should_tick ? state_0_bits_mtval2 : 64'h0;
  assign out_0_bits_mtinst = should_tick ? state_0_bits_mtinst : 64'h0;
  assign out_0_bits_hstatus = should_tick ? state_0_bits_hstatus : 64'h0;
  assign out_0_bits_hideleg = should_tick ? state_0_bits_hideleg : 64'h0;
  assign out_0_bits_hedeleg = should_tick ? state_0_bits_hedeleg : 64'h0;
  assign out_0_bits_hcounteren = should_tick ? state_0_bits_hcounteren : 64'h0;
  assign out_0_bits_htval = should_tick ? state_0_bits_htval : 64'h0;
  assign out_0_bits_htinst = should_tick ? state_0_bits_htinst : 64'h0;
  assign out_0_bits_hgatp = should_tick ? state_0_bits_hgatp : 64'h0;
  assign out_0_bits_vsstatus = should_tick ? state_0_bits_vsstatus : 64'h0;
  assign out_0_bits_vstvec = should_tick ? state_0_bits_vstvec : 64'h0;
  assign out_0_bits_vsepc = should_tick ? state_0_bits_vsepc : 64'h0;
  assign out_0_bits_vscause = should_tick ? state_0_bits_vscause : 64'h0;
  assign out_0_bits_vstval = should_tick ? state_0_bits_vstval : 64'h0;
  assign out_0_bits_vsatp = should_tick ? state_0_bits_vsatp : 64'h0;
  assign out_0_bits_vsscratch = should_tick ? state_0_bits_vsscratch : 64'h0;
  assign out_0_bits_coreid = should_tick ? state_0_bits_coreid : 8'h0;
endmodule

