Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/g_p.v" into library work
Parsing module <g_p>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/add.v" into library work
Parsing module <add>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/cla_2.v" into library work
Parsing module <cla_2>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/cla_4.v" into library work
Parsing module <cla_4>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/cla_8.v" into library work
Parsing module <cla_8>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/cla_16.v" into library work
Parsing module <cla_16>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/cla_32.v" into library work
Parsing module <cla_32>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/cla32.v" into library work
Parsing module <cla32>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/shift.v" into library work
Parsing module <shift>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/mux4x32.v" into library work
Parsing module <mux4x32>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/addsub32.v" into library work
Parsing module <addsub32>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/x7segbc.v" into library work
Parsing module <x7segbc>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/mux2x5.v" into library work
Parsing module <mux2x5>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/mux2x32.v" into library work
Parsing module <mux2x32>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/mccu.v" into library work
Parsing module <mccu>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/diffe32.v" into library work
Parsing module <dffe32>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/dff32.v" into library work
Parsing module <dff32>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/vga_640x480.v" into library work
Parsing module <vga_640x480>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/mccpu.v" into library work
Parsing module <mccpu>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/ipcore_dir/vram.v" into library work
Parsing module <vram>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/ipcore_dir/ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/debuger.v" into library work
Parsing module <debuger>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/BUS.v" into library work
Parsing module <BUS>.
WARNING:HDLCompiler:327 - "/home/fan/code/mips/MIPSAPP/BUS.v" Line 52: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/fan/code/mips/MIPSAPP/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:751 - "/home/fan/code/mips/MIPSAPP/top.v" Line 35: Redeclaration of ansi port mclk is not allowed
WARNING:HDLCompiler:751 - "/home/fan/code/mips/MIPSAPP/top.v" Line 42: Redeclaration of ansi port hsync is not allowed
WARNING:HDLCompiler:751 - "/home/fan/code/mips/MIPSAPP/top.v" Line 43: Redeclaration of ansi port vsync is not allowed
WARNING:HDLCompiler:1335 - "/home/fan/code/mips/MIPSAPP/top.v" Line 22: Port sw must not be declared to be an array
WARNING:HDLCompiler:1335 - "/home/fan/code/mips/MIPSAPP/top.v" Line 23: Port btn must not be declared to be an array

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/fan/code/mips/MIPSAPP/top.v" Line 97: Port clr is not connected to this instance

Elaborating module <top>.

Elaborating module <debuger>.

Elaborating module <x7segbc>.
WARNING:HDLCompiler:413 - "/home/fan/code/mips/MIPSAPP/x7segbc.v" Line 82: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 74: Size mismatch in connection of port <input3>. Formal port size is 32-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 76: Size mismatch in connection of port <input5>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 78: Size mismatch in connection of port <input7>. Formal port size is 32-bit while actual signal size is 8-bit.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "/home/fan/code/mips/MIPSAPP/clkdiv.v" Line 62: Result of 22-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "/home/fan/code/mips/MIPSAPP/clkdiv.v" Line 63: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/fan/code/mips/MIPSAPP/clkdiv.v" Line 71: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/clkdiv.v" Line 50: Assignment to cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 91: Assignment to clk10ms ignored, since the identifier is never used

Elaborating module <vga_640x480>.
WARNING:HDLCompiler:413 - "/home/fan/code/mips/MIPSAPP/vga_640x480.v" Line 49: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/fan/code/mips/MIPSAPP/vga_640x480.v" Line 50: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/fan/code/mips/MIPSAPP/vga_640x480.v" Line 65: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/fan/code/mips/MIPSAPP/vga_640x480.v" Line 89: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <mccpu>.

Elaborating module <dffe32>.

Elaborating module <dff32>.

Elaborating module <mux2x5>.

Elaborating module <mux2x32>.

Elaborating module <mux4x32>.

Elaborating module <regfile>.

Elaborating module <alu>.
WARNING:HDLCompiler:1016 - "/home/fan/code/mips/MIPSAPP/addsub32.v" Line 25: Port c0 is not connected to this instance

Elaborating module <addsub32>.

Elaborating module <cla32>.

Elaborating module <cla_32>.

Elaborating module <cla_16>.

Elaborating module <cla_8>.

Elaborating module <cla_4>.

Elaborating module <cla_2>.

Elaborating module <add>.

Elaborating module <g_p>.

Elaborating module <shift>.

Elaborating module <mccu>.
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 111: Size mismatch in connection of port <inst>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 111: Assignment to inst ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 112: Size mismatch in connection of port <alu_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 112: Assignment to alu_out ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 116: Assignment to state ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 117: Size mismatch in connection of port <npc>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 117: Assignment to npc ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 118: Size mismatch in connection of port <pcsource>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 118: Assignment to pcsource ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 119: Size mismatch in connection of port <alua>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 119: Assignment to alua ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 120: Size mismatch in connection of port <alub>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 120: Assignment to alub ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 121: Size mismatch in connection of port <aluc>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 121: Assignment to aluc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 122: Assignment to z ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 123: Size mismatch in connection of port <opa>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 123: Assignment to opa ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 124: Size mismatch in connection of port <rega>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 124: Assignment to rega ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 125: Assignment to selpc ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 126: Size mismatch in connection of port <res>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 126: Assignment to res ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 127: Size mismatch in connection of port <wn>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 127: Assignment to wn ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 128: Assignment to wreg ignored, since the identifier is never used
WARNING:HDLCompiler:327 - "/home/fan/code/mips/MIPSAPP/BUS.v" Line 52: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <BUS>.

Elaborating module <vram>.
WARNING:HDLCompiler:1499 - "/home/fan/code/mips/MIPSAPP/ipcore_dir/vram.v" Line 39: Empty module <vram> remains a black box.
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 157: Size mismatch in connection of port <web>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 158: Size mismatch in connection of port <addrb>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/fan/code/mips/MIPSAPP/top.v" Line 159: Size mismatch in connection of port <dinb>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <ram>.
WARNING:HDLCompiler:1499 - "/home/fan/code/mips/MIPSAPP/ipcore_dir/ram.v" Line 39: Empty module <ram> remains a black box.
WARNING:HDLCompiler:1127 - "/home/fan/code/mips/MIPSAPP/top.v" Line 179: Assignment to test ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/fan/code/mips/MIPSAPP/top.v" Line 76: Net <bus2cpu> does not have a driver.
WARNING:HDLCompiler:552 - "/home/fan/code/mips/MIPSAPP/top.v" Line 97: Input port clr is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/fan/code/mips/MIPSAPP/top.v".
WARNING:Xst:2898 - Port 'clr', unconnected in block instance 'vga_gen', is tied to GND.
WARNING:Xst:647 - Input <sw<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 87: Output port <clk10ms> of the instance <clkdiv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <inst> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <alu_out> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <state> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <npc> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <pcsource> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <alua> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <alub> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <aluc> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <opa> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <rega> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <res> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <wn> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <z> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <selpc> of the instance <mycpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/top.v" line 106: Output port <wreg> of the instance <mycpu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <bus2cpu> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 17-bit adder for signal <n0026> created at line 158.
    Found 10x7-bit multiplier for signal <n0033> created at line 158.
    Found 1-bit 8-to-1 multiplexer for signal <x[2]_color[7]_Mux_19_o> created at line 192.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <debuger>.
    Related source file is "/home/fan/code/mips/MIPSAPP/debuger.v".
    Found 32-bit 8-to-1 multiplexer for signal <data> created at line 44.
    Summary:
	inferred   2 Multiplexer(s).
Unit <debuger> synthesized.

Synthesizing Unit <x7segbc>.
    Related source file is "/home/fan/code/mips/MIPSAPP/x7segbc.v".
    Found 2-bit register for signal <s>.
    Found 2-bit adder for signal <s[1]_GND_3_o_add_4_OUT> created at line 82.
    Found 16x7-bit Read Only RAM for signal <a_to_g>
    Found 4x4-bit Read Only RAM for signal <an>
    Found 1-bit 4-to-1 multiplexer for signal <digit<3>> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <digit<2>> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <digit<1>> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <digit<0>> created at line 46.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <x7segbc> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/fan/code/mips/MIPSAPP/clkdiv.v".
    Found 20-bit register for signal <regi>.
    Found 21-bit register for signal <cnt2>.
    Found 33-bit register for signal <cnt3>.
    Found 1-bit register for signal <_10ms>.
    Found 1-bit register for signal <_1s>.
    Found 3-bit register for signal <p>.
    Found 21-bit adder for signal <cnt2[20]_GND_4_o_add_2_OUT> created at line 62.
    Found 3-bit adder for signal <p[2]_GND_4_o_add_3_OUT> created at line 63.
    Found 20-bit adder for signal <regi[19]_GND_4_o_add_5_OUT> created at line 71.
    Found 33-bit adder for signal <cnt3[32]_GND_4_o_add_8_OUT> created at line 81.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vga_640x480>.
    Related source file is "/home/fan/code/mips/MIPSAPP/vga_640x480.v".
        hpixels = 10'b1100100000
        vlines = 10'b1000001001
        hbp = 10'b0010010000
        hfp = 10'b1100010000
        vbp = 10'b0000011111
        vfp = 10'b0111111111
    Found 1-bit register for signal <vsenable>.
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_1_OUT> created at line 49.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT> created at line 50.
    Found 10-bit adder for signal <hc[9]_GND_5_o_add_6_OUT> created at line 65.
    Found 10-bit adder for signal <vc[9]_GND_5_o_add_14_OUT> created at line 89.
    Found 10-bit subtractor for signal <x> created at line 27.
    Found 10-bit subtractor for signal <y> created at line 28.
    Found 10-bit comparator lessequal for signal <hc[9]_GND_5_o_LessThan_10_o> created at line 73
    Found 10-bit comparator lessequal for signal <vc[9]_GND_5_o_LessThan_20_o> created at line 95
    Found 10-bit comparator greater for signal <hc[9]_PWR_5_o_LessThan_21_o> created at line 103
    Found 10-bit comparator greater for signal <GND_5_o_hc[9]_LessThan_22_o> created at line 103
    Found 10-bit comparator greater for signal <vc[9]_GND_5_o_LessThan_23_o> created at line 103
    Found 10-bit comparator greater for signal <GND_5_o_vc[9]_LessThan_24_o> created at line 103
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_640x480> synthesized.

Synthesizing Unit <mccpu>.
    Related source file is "/home/fan/code/mips/MIPSAPP/mccpu.v".
    Summary:
	no macro.
Unit <mccpu> synthesized.

Synthesizing Unit <dffe32>.
    Related source file is "/home/fan/code/mips/MIPSAPP/diffe32.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dffe32> synthesized.

Synthesizing Unit <dff32>.
    Related source file is "/home/fan/code/mips/MIPSAPP/dff32.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dff32> synthesized.

Synthesizing Unit <mux2x5>.
    Related source file is "/home/fan/code/mips/MIPSAPP/mux2x5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x5> synthesized.

Synthesizing Unit <mux2x32>.
    Related source file is "/home/fan/code/mips/MIPSAPP/mux2x32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2x32> synthesized.

Synthesizing Unit <mux4x32>.
    Related source file is "/home/fan/code/mips/MIPSAPP/mux4x32.v".
    Found 32-bit 4-to-1 multiplexer for signal <y> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4x32> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/fan/code/mips/MIPSAPP/regfile.v".
    Found 992-bit register for signal <n0050[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <rna[4]_register[31][31]_wide_mux_1_OUT> created at line 28.
    Found 32-bit 31-to-1 multiplexer for signal <rnb[4]_register[31][31]_wide_mux_4_OUT> created at line 29.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/fan/code/mips/MIPSAPP/alu.v".
    Found 32-bit comparator greater for signal <a[31]_b[31]_LessThan_11_o> created at line 38
    Summary:
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <addsub32>.
    Related source file is "/home/fan/code/mips/MIPSAPP/addsub32.v".
INFO:Xst:3210 - "/home/fan/code/mips/MIPSAPP/addsub32.v" line 25: Output port <c0> of the instance <as32> is unconnected or connected to loadless signal.
    Summary:
Unit <addsub32> synthesized.

Synthesizing Unit <cla32>.
    Related source file is "/home/fan/code/mips/MIPSAPP/cla32.v".
    Summary:
	no macro.
Unit <cla32> synthesized.

Synthesizing Unit <cla_32>.
    Related source file is "/home/fan/code/mips/MIPSAPP/cla_32.v".
    Summary:
	no macro.
Unit <cla_32> synthesized.

Synthesizing Unit <cla_16>.
    Related source file is "/home/fan/code/mips/MIPSAPP/cla_16.v".
    Summary:
	no macro.
Unit <cla_16> synthesized.

Synthesizing Unit <cla_8>.
    Related source file is "/home/fan/code/mips/MIPSAPP/cla_8.v".
    Summary:
	no macro.
Unit <cla_8> synthesized.

Synthesizing Unit <cla_4>.
    Related source file is "/home/fan/code/mips/MIPSAPP/cla_4.v".
    Summary:
	no macro.
Unit <cla_4> synthesized.

Synthesizing Unit <cla_2>.
    Related source file is "/home/fan/code/mips/MIPSAPP/cla_2.v".
    Summary:
	no macro.
Unit <cla_2> synthesized.

Synthesizing Unit <add>.
    Related source file is "/home/fan/code/mips/MIPSAPP/add.v".
    Summary:
Unit <add> synthesized.

Synthesizing Unit <g_p>.
    Related source file is "/home/fan/code/mips/MIPSAPP/g_p.v".
    Summary:
	no macro.
Unit <g_p> synthesized.

Synthesizing Unit <shift>.
    Related source file is "/home/fan/code/mips/MIPSAPP/shift.v".
    Found 32-bit shifter logical left for signal <d[31]_sa[4]_shift_left_0_OUT> created at line 29
    Found 32-bit shifter logical right for signal <d[31]_sa[4]_shift_right_1_OUT> created at line 31
    Found 32-bit shifter arithmetic right for signal <d[31]_sa[4]_shift_right_2_OUT> created at line 33
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift> synthesized.

Synthesizing Unit <mccu>.
    Related source file is "/home/fan/code/mips/MIPSAPP/mccu.v".
        sif = 3'b000
        sid = 3'b001
        sexe = 3'b010
        smem = 3'b011
        swb = 3'b100
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | resetn (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  47 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mccu> synthesized.

Synthesizing Unit <BUS>.
    Related source file is "/home/fan/code/mips/MIPSAPP/BUS.v".
    Summary:
	inferred   8 Multiplexer(s).
Unit <BUS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 10x7-bit multiplier                                   : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 3-bit adder                                           : 1
 33-bit adder                                          : 1
# Registers                                            : 17
 1-bit register                                        : 3
 10-bit register                                       : 2
 2-bit register                                        : 1
 20-bit register                                       : 1
 21-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 6
 33-bit register                                       : 1
 992-bit register                                      : 1
# Comparators                                          : 7
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 1
# Multiplexers                                         : 114
 1-bit 2-to-1 multiplexer                              : 33
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 17
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 66
 1-bit xor2                                            : 64
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/vram.ngc>.
