{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733068199018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733068199018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 17:49:58 2024 " "Processing started: Sun Dec  1 17:49:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733068199018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733068199018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta niosv_g_soc_epcs_tcmem_iic -c niosv_g_soc_epcs_tcmem_iic_top " "Command: quartus_sta niosv_g_soc_epcs_tcmem_iic -c niosv_g_soc_epcs_tcmem_iic_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733068199018 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733068199073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733068199379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733068199379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068199416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068199416 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733068199745 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733068199944 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1733068199944 ""}
{ "Info" "ISTA_SDC_FOUND" "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733068200025 ""}
{ "Info" "ISTA_SDC_FOUND" "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733068200049 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/timing_de0nano_brd.sdc " "Reading SDC File: '../constraints/timing_de0nano_brd.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733068200061 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]\} \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]\} \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733068200065 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]\} \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]\} \{NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733068200065 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733068200065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1733068200065 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid " "Node: NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|tcs1_rd_data_gen\[30\] NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid " "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|tcs1_rd_data_gen\[30\] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733068200095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733068200095 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid " "Node: NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|tcs1_rdata_gen\[4\] NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid " "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|tcs1_rdata_gen\[4\] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733068200096 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733068200096 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733068200163 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733068200166 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733068200181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.615 " "Worst-case setup slack is 0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    0.615               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.315               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "   11.315               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.822               0.000 EXT_CLK_50M  " "   12.822               0.000 EXT_CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.709               0.000 altera_reserved_tck  " "   46.709               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068200341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "    0.222               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    0.310               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 EXT_CLK_50M  " "    0.358               0.000 EXT_CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068200374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.042 " "Worst-case recovery slack is 5.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.042               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    5.042               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.705               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "   16.705               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.981               0.000 altera_reserved_tck  " "   47.981               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068200390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 altera_reserved_tck  " "    0.893               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.382               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "    2.382               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.529               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    3.529               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068200406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.664 " "Worst-case minimum pulse width slack is 4.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.664               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    4.664               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.579               0.000 EXT_CLK_50M  " "    9.579               0.000 EXT_CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.737               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "   19.737               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.542               0.000 altera_reserved_tck  " "   49.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068200414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068200414 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068200630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 121 " "Number of Synchronizer Chains Found: 121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068200630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068200630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.694 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.694" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068200630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.227 ns " "Worst Case Available Settling Time: 12.227 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068200630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068200630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068200630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068200630 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733068200630 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733068200635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733068200660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733068201354 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid " "Node: NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|tcs1_rd_data_gen\[30\] NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid " "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|tcs1_rd_data_gen\[30\] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733068201630 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733068201630 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid " "Node: NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|tcs1_rdata_gen\[4\] NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid " "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|tcs1_rdata_gen\[4\] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733068201630 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733068201630 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733068201641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.578 " "Worst-case setup slack is 1.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.578               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    1.578               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.214               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "   12.214               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.549               0.000 EXT_CLK_50M  " "   13.549               0.000 EXT_CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.153               0.000 altera_reserved_tck  " "   47.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068201726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.219 " "Worst-case hold slack is 0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "    0.219               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    0.297               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 altera_reserved_tck  " "    0.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 EXT_CLK_50M  " "    0.311               0.000 EXT_CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068201756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.594 " "Worst-case recovery slack is 5.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.594               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    5.594               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.059               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "   17.059               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.257               0.000 altera_reserved_tck  " "   48.257               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068201770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.795 " "Worst-case removal slack is 0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 altera_reserved_tck  " "    0.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.132               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "    2.132               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.172               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    3.172               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068201785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.687 " "Worst-case minimum pulse width slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    4.687               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 EXT_CLK_50M  " "    9.588               0.000 EXT_CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.736               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "   19.736               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.503               0.000 altera_reserved_tck  " "   49.503               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068201791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068201791 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 121 " "Number of Synchronizer Chains Found: 121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.694 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.694" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.059 ns " "Worst Case Available Settling Time: 13.059 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202022 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202022 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733068202022 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733068202029 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid " "Node: NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|tcs1_rd_data_gen\[30\] NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid " "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|tcs1_rd_data_gen\[30\] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dtcs1_init_rvalid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733068202216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733068202216 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_dcache:lsu_inst|dtcs1_init_rvalid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid " "Node: NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|tcs1_rdata_gen\[4\] NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid " "Latch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|tcs1_rdata_gen\[4\] is being clocked by NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|itcs1_init_rvalid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733068202216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733068202216 "|niosv_g_soc_epcs_tcmem_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|itcs1_init_rvalid"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733068202227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.453 " "Worst-case setup slack is 4.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.453               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    4.453               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.975               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "   14.975               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.947               0.000 EXT_CLK_50M  " "   15.947               0.000 EXT_CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.464               0.000 altera_reserved_tck  " "   48.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068202263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "    0.097               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    0.148               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 EXT_CLK_50M  " "    0.186               0.000 EXT_CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068202292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.035 " "Worst-case recovery slack is 7.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.035               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    7.035               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.051               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "   18.051               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.125               0.000 altera_reserved_tck  " "   49.125               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068202309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 altera_reserved_tck  " "    0.497               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "    1.386               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.041               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    2.041               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068202324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.749 " "Worst-case minimum pulse width slack is 4.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]  " "    4.749               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.245               0.000 EXT_CLK_50M  " "    9.245               0.000 EXT_CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]  " "   19.749               0.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.313               0.000 altera_reserved_tck  " "   49.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733068202332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733068202332 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 121 " "Number of Synchronizer Chains Found: 121" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.694 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.694" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.351 ns " "Worst Case Available Settling Time: 15.351 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733068202611 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733068202611 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733068202848 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733068202849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733068202973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 17:50:02 2024 " "Processing ended: Sun Dec  1 17:50:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733068202973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733068202973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733068202973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733068202973 ""}
