{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_0_address0",
          "name": "A_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_ce0",
          "name": "A_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_q0",
          "name": "A_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_1_address0",
          "name": "A_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_ce0",
          "name": "A_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_q0",
          "name": "A_1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_2_address0",
          "name": "A_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_2_ce0",
          "name": "A_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_2_q0",
          "name": "A_2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_3_address0",
          "name": "A_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_3_ce0",
          "name": "A_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_3_q0",
          "name": "A_3_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_4_address0",
          "name": "A_4_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_4_ce0",
          "name": "A_4_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_4_q0",
          "name": "A_4_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_5_address0",
          "name": "A_5_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_5_ce0",
          "name": "A_5_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_5_q0",
          "name": "A_5_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_6_address0",
          "name": "A_6_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_6_ce0",
          "name": "A_6_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_6_q0",
          "name": "A_6_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_7_address0",
          "name": "A_7_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_7_ce0",
          "name": "A_7_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_7_q0",
          "name": "A_7_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_8_address0",
          "name": "A_8_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_8_ce0",
          "name": "A_8_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_8_q0",
          "name": "A_8_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_9_address0",
          "name": "A_9_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_9_ce0",
          "name": "A_9_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_9_q0",
          "name": "A_9_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_10_address0",
          "name": "A_10_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_10_ce0",
          "name": "A_10_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_10_q0",
          "name": "A_10_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_11_address0",
          "name": "A_11_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_11_ce0",
          "name": "A_11_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_11_q0",
          "name": "A_11_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_12_address0",
          "name": "A_12_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_12_ce0",
          "name": "A_12_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_12_q0",
          "name": "A_12_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_13_address0",
          "name": "A_13_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_13_ce0",
          "name": "A_13_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_13_q0",
          "name": "A_13_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_14_address0",
          "name": "A_14_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_14_ce0",
          "name": "A_14_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_14_q0",
          "name": "A_14_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_15_address0",
          "name": "A_15_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_15_ce0",
          "name": "A_15_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_15_q0",
          "name": "A_15_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_0_address0",
          "name": "C_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_ce0",
          "name": "C_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_we0",
          "name": "C_0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_d0",
          "name": "C_0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_address0",
          "name": "C_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_ce0",
          "name": "C_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_we0",
          "name": "C_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_d0",
          "name": "C_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_address0",
          "name": "C_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_ce0",
          "name": "C_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_we0",
          "name": "C_2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_d0",
          "name": "C_2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_address0",
          "name": "C_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_ce0",
          "name": "C_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_we0",
          "name": "C_3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_d0",
          "name": "C_3_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_address0",
          "name": "C_4_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_ce0",
          "name": "C_4_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_we0",
          "name": "C_4_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_d0",
          "name": "C_4_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_address0",
          "name": "C_5_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_ce0",
          "name": "C_5_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_we0",
          "name": "C_5_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_d0",
          "name": "C_5_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_address0",
          "name": "C_6_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_ce0",
          "name": "C_6_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_we0",
          "name": "C_6_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_d0",
          "name": "C_6_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_address0",
          "name": "C_7_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_ce0",
          "name": "C_7_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_we0",
          "name": "C_7_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_d0",
          "name": "C_7_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_8_address0",
          "name": "C_8_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_8_ce0",
          "name": "C_8_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_8_we0",
          "name": "C_8_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_8_d0",
          "name": "C_8_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_9_address0",
          "name": "C_9_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_9_ce0",
          "name": "C_9_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_9_we0",
          "name": "C_9_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_9_d0",
          "name": "C_9_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_10_address0",
          "name": "C_10_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_10_ce0",
          "name": "C_10_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_10_we0",
          "name": "C_10_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_10_d0",
          "name": "C_10_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_11_address0",
          "name": "C_11_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_11_ce0",
          "name": "C_11_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_11_we0",
          "name": "C_11_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_11_d0",
          "name": "C_11_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_12_address0",
          "name": "C_12_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_12_ce0",
          "name": "C_12_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_12_we0",
          "name": "C_12_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_12_d0",
          "name": "C_12_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_13_address0",
          "name": "C_13_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_13_ce0",
          "name": "C_13_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_13_we0",
          "name": "C_13_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_13_d0",
          "name": "C_13_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_14_address0",
          "name": "C_14_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_14_ce0",
          "name": "C_14_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_14_we0",
          "name": "C_14_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_14_d0",
          "name": "C_14_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_15_address0",
          "name": "C_15_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_15_ce0",
          "name": "C_15_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_15_we0",
          "name": "C_15_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_15_d0",
          "name": "C_15_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "51750",
    "Latency": "51749"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114453593",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_40s_42ns_81_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_15_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_65_5_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x2.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x3.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x4.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x5.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_513_8_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_phase1_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_init_col_sums.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_norm.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_sum.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_accum_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_write_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_mul_40s_42ns_81_1_1.v",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_15_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_65_5_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x2.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x3.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x4.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x5.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_513_8_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_phase1_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_init_col_sums.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_norm.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_sum.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_accum_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_write_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_0_address0": "DATA"},
      "ports": ["A_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_0_q0": "DATA"},
      "ports": ["A_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_1_address0": "DATA"},
      "ports": ["A_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_1_q0": "DATA"},
      "ports": ["A_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_2_address0": "DATA"},
      "ports": ["A_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_2_q0": "DATA"},
      "ports": ["A_2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_3_address0": "DATA"},
      "ports": ["A_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_3_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_3_q0": "DATA"},
      "ports": ["A_3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_4_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_4_address0": "DATA"},
      "ports": ["A_4_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_4_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_4_q0": "DATA"},
      "ports": ["A_4_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_5_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_5_address0": "DATA"},
      "ports": ["A_5_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_5_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_5_q0": "DATA"},
      "ports": ["A_5_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_6_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_6_address0": "DATA"},
      "ports": ["A_6_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_6_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_6_q0": "DATA"},
      "ports": ["A_6_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_7_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_7_address0": "DATA"},
      "ports": ["A_7_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_7_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_7_q0": "DATA"},
      "ports": ["A_7_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_8_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_8_address0": "DATA"},
      "ports": ["A_8_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_8_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_8_q0": "DATA"},
      "ports": ["A_8_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_9_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_9_address0": "DATA"},
      "ports": ["A_9_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_9_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_9_q0": "DATA"},
      "ports": ["A_9_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_10_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_10_address0": "DATA"},
      "ports": ["A_10_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_10_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_10_q0": "DATA"},
      "ports": ["A_10_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_11_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_11_address0": "DATA"},
      "ports": ["A_11_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_11_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_11_q0": "DATA"},
      "ports": ["A_11_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_12_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_12_address0": "DATA"},
      "ports": ["A_12_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_12_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_12_q0": "DATA"},
      "ports": ["A_12_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_13_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_13_address0": "DATA"},
      "ports": ["A_13_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_13_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_13_q0": "DATA"},
      "ports": ["A_13_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_14_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_14_address0": "DATA"},
      "ports": ["A_14_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_14_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_14_q0": "DATA"},
      "ports": ["A_14_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_15_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"A_15_address0": "DATA"},
      "ports": ["A_15_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_15_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_15_q0": "DATA"},
      "ports": ["A_15_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_0_address0": "DATA"},
      "ports": ["C_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_0_d0": "DATA"},
      "ports": ["C_0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_1_address0": "DATA"},
      "ports": ["C_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_1_d0": "DATA"},
      "ports": ["C_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_2_address0": "DATA"},
      "ports": ["C_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_2_d0": "DATA"},
      "ports": ["C_2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_3_address0": "DATA"},
      "ports": ["C_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_3_d0": "DATA"},
      "ports": ["C_3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_4_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_4_address0": "DATA"},
      "ports": ["C_4_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_4_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_4_d0": "DATA"},
      "ports": ["C_4_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_5_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_5_address0": "DATA"},
      "ports": ["C_5_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_5_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_5_d0": "DATA"},
      "ports": ["C_5_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_6_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_6_address0": "DATA"},
      "ports": ["C_6_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_6_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_6_d0": "DATA"},
      "ports": ["C_6_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_7_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_7_address0": "DATA"},
      "ports": ["C_7_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_7_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_7_d0": "DATA"},
      "ports": ["C_7_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_8_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_8_address0": "DATA"},
      "ports": ["C_8_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_8_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_8_d0": "DATA"},
      "ports": ["C_8_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_9_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_9_address0": "DATA"},
      "ports": ["C_9_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_9_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_9_d0": "DATA"},
      "ports": ["C_9_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_10_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_10_address0": "DATA"},
      "ports": ["C_10_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_10_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_10_d0": "DATA"},
      "ports": ["C_10_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_11_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_11_address0": "DATA"},
      "ports": ["C_11_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_11_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_11_d0": "DATA"},
      "ports": ["C_11_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_12_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_12_address0": "DATA"},
      "ports": ["C_12_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_12_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_12_d0": "DATA"},
      "ports": ["C_12_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_13_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_13_address0": "DATA"},
      "ports": ["C_13_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_13_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_13_d0": "DATA"},
      "ports": ["C_13_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_14_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_14_address0": "DATA"},
      "ports": ["C_14_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_14_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_14_d0": "DATA"},
      "ports": ["C_14_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_15_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C_15_address0": "DATA"},
      "ports": ["C_15_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_15_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_15_d0": "DATA"},
      "ports": ["C_15_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_0_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_0_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_1_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_1_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_2_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_2_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_3_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_3_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_4_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_4_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_4_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_5_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_5_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_5_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_6_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_6_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_6_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_7_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_7_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_7_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_8_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_8_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_8_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_9_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_9_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_9_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_10_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_10_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_10_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_11_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_11_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_11_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_12_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_12_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_12_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_13_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_13_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_13_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_14_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_14_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_14_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_15_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_15_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_15_q0": {
      "dir": "in",
      "width": "24"
    },
    "C_0_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_0_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_0_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_1_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_1_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_2_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_2_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_2_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_3_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_3_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_3_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_4_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_4_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_4_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_4_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_5_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_5_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_5_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_5_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_6_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_6_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_6_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_6_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_7_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_7_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_7_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_7_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_8_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_8_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_8_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_8_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_9_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_9_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_9_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_9_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_10_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_10_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_10_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_10_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_11_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_11_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_11_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_11_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_12_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_12_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_12_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_12_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_13_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_13_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_13_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_13_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_14_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_14_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_14_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_14_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_15_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_15_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_15_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_15_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Outline_VITIS_LOOP_54_1",
          "InstanceName": "grp_top_kernel_Outline_VITIS_LOOP_54_1_fu_1248",
          "BindInstances": "icmp_ln54_fu_1152_p2 add_ln54_fu_1158_p2 add_ln60_fu_1176_p2 xor_ln60_fu_1202_p2 and_ln60_fu_1208_p2 xor_ln60_1_fu_1214_p2 select_ln60_fu_1220_p3 select_ln60_1_fu_1228_p3",
          "Instances": [{
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_56_2",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_56_2_fu_1106",
              "BindInstances": "icmp_ln56_fu_372_p2 add_ln56_fu_378_p2 sparsemux_33_4_24_1_1_U1 add_ln58_fu_513_p2 add_ln58_1_fu_519_p2 xor_ln58_fu_541_p2 and_ln58_fu_547_p2 xor_ln58_1_fu_553_p2 select_ln58_fu_559_p3 select_ln58_1_fu_567_p3"
            }]
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_83_6",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_1796",
          "BindInstances": "icmp_ln83_fu_804_p2 add_ln83_fu_810_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_fu_1864",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_11_fu_2714_p2 add_ln69_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_1_fu_2756_p3 sparsemux_513_8_24_1_1_U293 sdiv_40ns_24s_40_44_1_U294 icmp_ln73_fu_3891_p2 icmp_ln73_1_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_1_fu_3921_p2 or_ln73_1_fu_3927_p2 and_ln73_1_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_2_fu_3947_p2 select_ln73_1_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51_fu_2128",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_1_fu_2730_p2 select_ln69_2_fu_2744_p3 select_ln69_3_fu_2756_p3 sparsemux_513_8_24_1_1_U555 sdiv_40ns_24s_40_44_1_U556 icmp_ln73_2_fu_3891_p2 icmp_ln73_3_fu_3897_p2 or_ln73_3_fu_3903_p2 xor_ln73_2_fu_3909_p2 and_ln73_2_fu_3915_p2 xor_ln73_3_fu_3921_p2 or_ln73_4_fu_3927_p2 and_ln73_3_fu_3933_p2 select_ln73_2_fu_3939_p3 or_ln73_5_fu_3947_p2 select_ln73_3_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52_fu_2392",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_2_fu_2730_p2 select_ln69_4_fu_2744_p3 select_ln69_5_fu_2756_p3 sparsemux_513_8_24_1_1_U815 sdiv_40ns_24s_40_44_1_U816 icmp_ln73_4_fu_3891_p2 icmp_ln73_5_fu_3897_p2 or_ln73_6_fu_3903_p2 xor_ln73_4_fu_3909_p2 and_ln73_4_fu_3915_p2 xor_ln73_5_fu_3921_p2 or_ln73_7_fu_3927_p2 and_ln73_5_fu_3933_p2 select_ln73_4_fu_3939_p3 or_ln73_8_fu_3947_p2 select_ln73_5_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53_fu_2656",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_3_fu_2730_p2 select_ln69_6_fu_2744_p3 select_ln69_fu_2756_p3 sparsemux_513_8_24_1_1_U1075 sdiv_40ns_24s_40_44_1_U1076 icmp_ln73_7_fu_3891_p2 icmp_ln73_8_fu_3897_p2 or_ln73_9_fu_3903_p2 xor_ln73_6_fu_3909_p2 and_ln73_6_fu_3915_p2 xor_ln73_fu_3921_p2 or_ln73_10_fu_3927_p2 and_ln73_fu_3933_p2 select_ln73_6_fu_3939_p3 or_ln73_11_fu_3947_p2 select_ln73_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54_fu_2920",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_4_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_6_fu_2756_p3 sparsemux_513_8_24_1_1_U1335 sdiv_40ns_24s_40_44_1_U1336 icmp_ln73_9_fu_3891_p2 icmp_ln73_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_6_fu_3921_p2 or_ln73_11_fu_3927_p2 and_ln73_6_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_12_fu_3947_p2 select_ln73_6_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55_fu_3184",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_5_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_5_fu_2756_p3 sparsemux_513_8_24_1_1_U1595 sdiv_40ns_24s_40_44_1_U1596 icmp_ln73_fu_3891_p2 icmp_ln73_8_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_5_fu_3921_p2 or_ln73_9_fu_3927_p2 and_ln73_5_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_10_fu_3947_p2 select_ln73_5_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56_fu_3448",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_4_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_4_fu_2756_p3 sparsemux_513_8_24_1_1_U1855 sdiv_40ns_24s_40_44_1_U1856 icmp_ln73_fu_3891_p2 icmp_ln73_6_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_4_fu_3921_p2 or_ln73_7_fu_3927_p2 and_ln73_4_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_8_fu_3947_p2 select_ln73_4_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57_fu_3712",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_3_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_3_fu_2756_p3 sparsemux_513_8_24_1_1_U2115 sdiv_40ns_24s_40_44_1_U2116 icmp_ln73_fu_3891_p2 icmp_ln73_5_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_3_fu_3921_p2 or_ln73_5_fu_3927_p2 and_ln73_3_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_6_fu_3947_p2 select_ln73_3_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58_fu_3976",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_2_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_2_fu_2756_p3 sparsemux_513_8_24_1_1_U2375 sdiv_40ns_24s_40_44_1_U2376 icmp_ln73_fu_3891_p2 icmp_ln73_3_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_2_fu_3921_p2 or_ln73_3_fu_3927_p2 and_ln73_2_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_4_fu_3947_p2 select_ln73_2_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59_fu_4240",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_1_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_1_fu_2756_p3 sparsemux_513_8_24_1_1_U2635 sdiv_40ns_24s_40_44_1_U2636 icmp_ln73_fu_3891_p2 icmp_ln73_1_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_1_fu_3921_p2 or_ln73_1_fu_3927_p2 and_ln73_1_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_2_fu_3947_p2 select_ln73_1_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510_fu_4504",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_10_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_12_fu_2756_p3 sparsemux_513_8_24_1_1_U2895 sdiv_40ns_24s_40_44_1_U2896 icmp_ln73_fu_3891_p2 icmp_ln73_20_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_12_fu_3921_p2 or_ln73_23_fu_3927_p2 and_ln73_12_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_24_fu_3947_p2 select_ln73_12_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511_fu_4768",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_10_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_11_fu_2756_p3 sparsemux_513_8_24_1_1_U3155 sdiv_40ns_24s_40_44_1_U3156 icmp_ln73_fu_3891_p2 icmp_ln73_18_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_11_fu_3921_p2 or_ln73_21_fu_3927_p2 and_ln73_11_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_22_fu_3947_p2 select_ln73_11_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512_fu_5032",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_9_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_10_fu_2756_p3 sparsemux_513_8_24_1_1_U3415 sdiv_40ns_24s_40_44_1_U3416 icmp_ln73_fu_3891_p2 icmp_ln73_16_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_10_fu_3921_p2 or_ln73_19_fu_3927_p2 and_ln73_10_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_20_fu_3947_p2 select_ln73_10_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513_fu_5296",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_8_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_9_fu_2756_p3 sparsemux_513_8_24_1_1_U3675 sdiv_40ns_24s_40_44_1_U3676 icmp_ln73_fu_3891_p2 icmp_ln73_14_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_9_fu_3921_p2 or_ln73_17_fu_3927_p2 and_ln73_9_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_18_fu_3947_p2 select_ln73_9_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514_fu_5560",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_7_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_8_fu_2756_p3 sparsemux_513_8_24_1_1_U3935 sdiv_40ns_24s_40_44_1_U3936 icmp_ln73_fu_3891_p2 icmp_ln73_12_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_8_fu_3921_p2 or_ln73_15_fu_3927_p2 and_ln73_8_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_16_fu_3947_p2 select_ln73_8_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515_fu_5824",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_6_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_7_fu_2756_p3 sparsemux_513_8_24_1_1_U4195 sdiv_40ns_24s_40_44_1_U4196 icmp_ln73_fu_3891_p2 icmp_ln73_11_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_7_fu_3921_p2 or_ln73_13_fu_3927_p2 and_ln73_7_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_14_fu_3947_p2 select_ln73_7_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_6088",
          "BindInstances": "icmp_ln90_fu_212_p2 add_ln90_9_fu_218_p2 add_ln90_fu_234_p2 select_ln91_fu_248_p3 select_ln90_fu_260_p3 sparsemux_9_6_24_1_1_U4519 col_sum_1_fu_347_p2 add_ln93_1_fu_353_p2 icmp_ln93_fu_359_p2 xor_ln93_fu_390_p2 and_ln93_fu_396_p2 xor_ln93_1_fu_402_p2 and_ln93_1_fu_408_p2 xor_ln93_2_fu_414_p2 add_ln91_fu_295_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916_fu_6098",
          "BindInstances": "icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_1_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_U4526 col_sum_fu_1517_p2 add_ln93_4_fu_1523_p2 icmp_ln93_1_fu_1529_p2 xor_ln93_3_fu_1650_p2 and_ln93_2_fu_1656_p2 xor_ln93_4_fu_1662_p2 and_ln93_3_fu_1668_p2 xor_ln93_5_fu_1674_p2 add_ln91_fu_1285_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917_fu_6153",
          "BindInstances": "icmp_ln90_fu_674_p2 add_ln90_fu_680_p2 add_ln90_2_fu_696_p2 select_ln91_fu_710_p3 select_ln90_fu_722_p3 sparsemux_51_6_24_1_1_U4578 col_sum_fu_893_p2 add_ln93_7_fu_899_p2 icmp_ln93_3_fu_905_p2 xor_ln93_6_fu_978_p2 and_ln93_4_fu_984_p2 xor_ln93_7_fu_990_p2 and_ln93_5_fu_996_p2 xor_ln93_8_fu_1002_p2 add_ln91_fu_757_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918_fu_6184",
          "BindInstances": "icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_3_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x_U4606 col_sum_fu_1517_p2 add_ln93_10_fu_1523_p2 icmp_ln93_6_fu_1529_p2 xor_ln93_9_fu_1650_p2 and_ln93_6_fu_1656_p2 xor_ln93_10_fu_1662_p2 and_ln93_7_fu_1668_p2 xor_ln93_11_fu_1674_p2 add_ln91_fu_1285_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919_fu_6239",
          "BindInstances": "icmp_ln90_fu_410_p2 add_ln90_fu_416_p2 add_ln90_4_fu_432_p2 select_ln91_fu_446_p3 select_ln90_fu_458_p3 sparsemux_27_6_24_1_1_U4658 col_sum_fu_581_p2 add_ln93_12_fu_587_p2 icmp_ln93_9_fu_593_p2 xor_ln93_12_fu_642_p2 and_ln93_8_fu_648_p2 xor_ln93_13_fu_654_p2 and_ln93_9_fu_660_p2 xor_ln93_14_fu_666_p2 add_ln91_fu_493_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920_fu_6258",
          "BindInstances": "icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_5_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x0_U4674 col_sum_fu_1517_p2 add_ln93_11_fu_1523_p2 icmp_ln93_11_fu_1529_p2 xor_ln93_15_fu_1650_p2 and_ln93_10_fu_1656_p2 xor_ln93_16_fu_1662_p2 and_ln93_fu_1668_p2 xor_ln93_17_fu_1674_p2 add_ln91_fu_1285_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921_fu_6313",
          "BindInstances": "icmp_ln90_fu_674_p2 add_ln90_fu_680_p2 add_ln90_6_fu_696_p2 select_ln91_fu_710_p3 select_ln90_fu_722_p3 sparsemux_51_6_24_1_1_x_U4726 col_sum_fu_893_p2 add_ln93_10_fu_899_p2 icmp_ln93_14_fu_905_p2 xor_ln93_18_fu_978_p2 and_ln93_fu_984_p2 xor_ln93_fu_990_p2 and_ln93_10_fu_996_p2 xor_ln93_19_fu_1002_p2 add_ln91_fu_757_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922_fu_6344",
          "BindInstances": "icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_7_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x1_U4754 col_sum_fu_1517_p2 add_ln93_9_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_17_fu_1662_p2 and_ln93_9_fu_1668_p2 xor_ln93_18_fu_1674_p2 add_ln91_fu_1285_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923_fu_6399",
          "BindInstances": "icmp_ln90_fu_278_p2 add_ln90_fu_284_p2 add_ln90_8_fu_300_p2 select_ln91_fu_314_p3 select_ln90_fu_326_p3 sparsemux_15_6_24_1_1_U4806 col_sum_fu_425_p2 add_ln93_8_fu_431_p2 icmp_ln93_12_fu_437_p2 xor_ln93_fu_474_p2 and_ln93_fu_480_p2 xor_ln93_15_fu_486_p2 and_ln93_8_fu_492_p2 xor_ln93_16_fu_498_p2 add_ln91_fu_361_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924_fu_6412",
          "BindInstances": "icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_7_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x2_U4816 col_sum_fu_1517_p2 add_ln93_7_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_13_fu_1662_p2 and_ln93_7_fu_1668_p2 xor_ln93_14_fu_1674_p2 add_ln91_fu_1285_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925_fu_6467",
          "BindInstances": "icmp_ln90_fu_674_p2 add_ln90_fu_680_p2 add_ln90_6_fu_696_p2 select_ln91_fu_710_p3 select_ln90_fu_722_p3 sparsemux_51_6_24_1_1_x0_U4868 col_sum_fu_893_p2 add_ln93_6_fu_899_p2 icmp_ln93_9_fu_905_p2 xor_ln93_fu_978_p2 and_ln93_fu_984_p2 xor_ln93_11_fu_990_p2 and_ln93_6_fu_996_p2 xor_ln93_12_fu_1002_p2 add_ln91_fu_757_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926_fu_6498",
          "BindInstances": "icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_5_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x3_U4896 col_sum_fu_1517_p2 add_ln93_5_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_9_fu_1662_p2 and_ln93_5_fu_1668_p2 xor_ln93_10_fu_1674_p2 add_ln91_fu_1285_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927_fu_6553",
          "BindInstances": "icmp_ln90_fu_410_p2 add_ln90_fu_416_p2 add_ln90_4_fu_432_p2 select_ln91_fu_446_p3 select_ln90_fu_458_p3 sparsemux_27_6_24_1_1_x_U4948 col_sum_fu_581_p2 add_ln93_4_fu_587_p2 icmp_ln93_6_fu_593_p2 xor_ln93_fu_642_p2 and_ln93_fu_648_p2 xor_ln93_7_fu_654_p2 and_ln93_4_fu_660_p2 xor_ln93_8_fu_666_p2 add_ln91_fu_493_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928_fu_6572",
          "BindInstances": "icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_3_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x4_U4964 col_sum_fu_1517_p2 add_ln93_3_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_5_fu_1662_p2 and_ln93_3_fu_1668_p2 xor_ln93_6_fu_1674_p2 add_ln91_fu_1285_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929_fu_6627",
          "BindInstances": "icmp_ln90_fu_674_p2 add_ln90_fu_680_p2 add_ln90_2_fu_696_p2 select_ln91_fu_710_p3 select_ln90_fu_722_p3 sparsemux_51_6_24_1_1_x1_U5016 col_sum_fu_893_p2 add_ln93_2_fu_899_p2 icmp_ln93_3_fu_905_p2 xor_ln93_fu_978_p2 and_ln93_fu_984_p2 xor_ln93_3_fu_990_p2 and_ln93_2_fu_996_p2 xor_ln93_4_fu_1002_p2 add_ln91_fu_757_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930_fu_6658",
          "BindInstances": "icmp_ln90_fu_1202_p2 add_ln90_fu_1208_p2 add_ln90_1_fu_1224_p2 select_ln91_fu_1238_p3 select_ln90_fu_1250_p3 sparsemux_99_6_24_1_1_x5_U5044 col_sum_fu_1517_p2 add_ln93_1_fu_1523_p2 icmp_ln93_fu_1529_p2 xor_ln93_fu_1650_p2 and_ln93_fu_1656_p2 xor_ln93_1_fu_1662_p2 and_ln93_1_fu_1668_p2 xor_ln93_2_fu_1674_p2 add_ln91_fu_1285_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_99_10",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_99_10_fu_6713",
          "BindInstances": "icmp_ln99_fu_1557_p2 add_ln99_fu_1563_p2 sparsemux_129_6_24_1_1_U5097 mul_40s_42ns_81_1_1_U5096 sub_ln101_fu_2003_p2 select_ln101_1_fu_2027_p3 sub_ln101_1_fu_2038_p2 select_ln101_2_fu_2044_p3 or_ln101_fu_2082_p2 xor_ln101_fu_2088_p2 and_ln101_fu_2094_p2 and_ln101_2_fu_2100_p2 xor_ln101_1_fu_2106_p2 and_ln101_1_fu_2112_p2 select_ln101_fu_2118_p3 or_ln101_1_fu_2126_p2 scale_64_fu_2132_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13_fu_6845",
          "BindInstances": "icmp_ln109_fu_234_p2 add_ln109_9_fu_240_p2 add_ln109_fu_256_p2 select_ln110_fu_270_p3 select_ln109_fu_282_p3 sparsemux_9_6_24_1_1_U5229 mul_24s_24s_48_1_1_U5228 add_ln112_fu_409_p2 xor_ln112_fu_423_p2 and_ln112_fu_429_p2 icmp_ln112_fu_451_p2 icmp_ln112_1_fu_465_p2 icmp_ln112_2_fu_471_p2 select_ln112_fu_477_p3 xor_ln112_1_fu_485_p2 and_ln112_1_fu_491_p2 select_ln112_1_fu_497_p3 and_ln112_2_fu_505_p2 xor_ln112_2_fu_511_p2 or_ln112_fu_517_p2 xor_ln112_3_fu_523_p2 and_ln112_3_fu_529_p2 and_ln112_4_fu_535_p2 or_ln112_17_fu_541_p2 xor_ln112_4_fu_547_p2 and_ln112_5_fu_553_p2 select_ln112_2_fu_559_p3 or_ln112_1_fu_567_p2 select_ln112_3_fu_573_p3 add_ln110_fu_341_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331_fu_6887",
          "BindInstances": "icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_1_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_U5238 mul_24s_24s_48_1_1_U5237 add_ln112_fu_1039_p2 xor_ln112_5_fu_1053_p2 and_ln112_6_fu_1059_p2 icmp_ln112_3_fu_1081_p2 icmp_ln112_4_fu_1095_p2 icmp_ln112_5_fu_1101_p2 select_ln112_4_fu_1107_p3 xor_ln112_6_fu_1115_p2 and_ln112_7_fu_1121_p2 select_ln112_5_fu_1127_p3 and_ln112_8_fu_1135_p2 xor_ln112_7_fu_1141_p2 or_ln112_2_fu_1147_p2 xor_ln112_8_fu_1153_p2 and_ln112_9_fu_1159_p2 and_ln112_10_fu_1165_p2 or_ln112_fu_1171_p2 xor_ln112_9_fu_1177_p2 and_ln112_11_fu_1183_p2 select_ln112_6_fu_1189_p3 or_ln112_3_fu_1197_p2 select_ln112_7_fu_1203_p3 add_ln110_fu_971_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332_fu_6974",
          "BindInstances": "icmp_ln109_fu_444_p2 add_ln109_fu_450_p2 add_ln109_2_fu_466_p2 select_ln110_fu_480_p3 select_ln109_fu_492_p3 sparsemux_51_6_24_1_1_U5291 mul_24s_24s_48_1_1_U5290 add_ln112_fu_703_p2 xor_ln112_10_fu_717_p2 and_ln112_12_fu_723_p2 icmp_ln112_6_fu_745_p2 icmp_ln112_7_fu_759_p2 icmp_ln112_8_fu_765_p2 select_ln112_8_fu_771_p3 xor_ln112_11_fu_779_p2 and_ln112_13_fu_785_p2 select_ln112_9_fu_791_p3 and_ln112_14_fu_799_p2 xor_ln112_12_fu_805_p2 or_ln112_4_fu_811_p2 xor_ln112_13_fu_817_p2 and_ln112_15_fu_823_p2 and_ln112_16_fu_829_p2 or_ln112_fu_835_p2 xor_ln112_14_fu_841_p2 and_ln112_17_fu_847_p2 select_ln112_10_fu_853_p3 or_ln112_5_fu_861_p2 select_ln112_11_fu_867_p3 add_ln110_fu_635_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333_fu_7037",
          "BindInstances": "icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_3_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x_U5320 mul_24s_24s_48_1_1_U5319 add_ln112_fu_1039_p2 xor_ln112_15_fu_1053_p2 and_ln112_18_fu_1059_p2 icmp_ln112_10_fu_1081_p2 icmp_ln112_11_fu_1095_p2 icmp_ln112_12_fu_1101_p2 select_ln112_12_fu_1107_p3 xor_ln112_16_fu_1115_p2 and_ln112_19_fu_1121_p2 select_ln112_13_fu_1127_p3 and_ln112_20_fu_1135_p2 xor_ln112_17_fu_1141_p2 or_ln112_6_fu_1147_p2 xor_ln112_18_fu_1153_p2 and_ln112_21_fu_1159_p2 and_ln112_22_fu_1165_p2 or_ln112_fu_1171_p2 xor_ln112_19_fu_1177_p2 and_ln112_23_fu_1183_p2 select_ln112_14_fu_1189_p3 or_ln112_7_fu_1197_p2 select_ln112_15_fu_1203_p3 add_ln110_fu_971_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334_fu_7124",
          "BindInstances": "icmp_ln109_fu_324_p2 add_ln109_fu_330_p2 add_ln109_4_fu_346_p2 select_ln110_fu_360_p3 select_ln109_fu_372_p3 sparsemux_27_6_24_1_1_U5373 mul_24s_24s_48_1_1_U5372 add_ln112_fu_535_p2 xor_ln112_20_fu_549_p2 and_ln112_24_fu_555_p2 icmp_ln112_13_fu_577_p2 icmp_ln112_14_fu_591_p2 icmp_ln112_15_fu_597_p2 select_ln112_16_fu_603_p3 xor_ln112_21_fu_611_p2 and_ln112_25_fu_617_p2 select_ln112_17_fu_623_p3 and_ln112_26_fu_631_p2 xor_ln112_22_fu_637_p2 or_ln112_8_fu_643_p2 xor_ln112_23_fu_649_p2 and_ln112_27_fu_655_p2 and_ln112_28_fu_661_p2 or_ln112_fu_667_p2 xor_ln112_24_fu_673_p2 and_ln112_29_fu_679_p2 select_ln112_18_fu_685_p3 or_ln112_9_fu_693_p2 select_ln112_19_fu_699_p3 add_ln110_fu_467_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335_fu_7175",
          "BindInstances": "icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_5_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x0_U5390 mul_24s_24s_48_1_1_U5389 add_ln112_fu_1039_p2 xor_ln112_25_fu_1053_p2 and_ln112_30_fu_1059_p2 icmp_ln112_17_fu_1081_p2 icmp_ln112_18_fu_1095_p2 icmp_ln112_19_fu_1101_p2 select_ln112_20_fu_1107_p3 xor_ln112_26_fu_1115_p2 and_ln112_31_fu_1121_p2 select_ln112_21_fu_1127_p3 and_ln112_32_fu_1135_p2 xor_ln112_27_fu_1141_p2 or_ln112_10_fu_1147_p2 xor_ln112_28_fu_1153_p2 and_ln112_33_fu_1159_p2 and_ln112_34_fu_1165_p2 or_ln112_fu_1171_p2 xor_ln112_29_fu_1177_p2 and_ln112_35_fu_1183_p2 select_ln112_22_fu_1189_p3 or_ln112_11_fu_1197_p2 select_ln112_23_fu_1203_p3 add_ln110_fu_971_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336_fu_7262",
          "BindInstances": "icmp_ln109_fu_444_p2 add_ln109_fu_450_p2 add_ln109_6_fu_466_p2 select_ln110_fu_480_p3 select_ln109_fu_492_p3 sparsemux_51_6_24_1_1_x_U5443 mul_24s_24s_48_1_1_U5442 add_ln112_fu_703_p2 xor_ln112_30_fu_717_p2 and_ln112_36_fu_723_p2 icmp_ln112_21_fu_745_p2 icmp_ln112_22_fu_759_p2 icmp_ln112_23_fu_765_p2 select_ln112_24_fu_771_p3 xor_ln112_31_fu_779_p2 and_ln112_37_fu_785_p2 select_ln112_25_fu_791_p3 and_ln112_38_fu_799_p2 xor_ln112_32_fu_805_p2 or_ln112_12_fu_811_p2 xor_ln112_33_fu_817_p2 and_ln112_39_fu_823_p2 and_ln112_40_fu_829_p2 or_ln112_fu_835_p2 xor_ln112_34_fu_841_p2 and_ln112_41_fu_847_p2 select_ln112_26_fu_853_p3 or_ln112_13_fu_861_p2 select_ln112_27_fu_867_p3 add_ln110_fu_635_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337_fu_7325",
          "BindInstances": "icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_7_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x1_U5472 mul_24s_24s_48_1_1_U5471 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_24_fu_1095_p2 icmp_ln112_25_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_33_fu_1115_p2 and_ln112_41_fu_1121_p2 select_ln112_25_fu_1127_p3 and_ln112_42_fu_1135_p2 xor_ln112_34_fu_1141_p2 or_ln112_14_fu_1147_p2 xor_ln112_35_fu_1153_p2 and_ln112_43_fu_1159_p2 and_ln112_44_fu_1165_p2 or_ln112_fu_1171_p2 xor_ln112_36_fu_1177_p2 and_ln112_45_fu_1183_p2 select_ln112_26_fu_1189_p3 or_ln112_15_fu_1197_p2 select_ln112_27_fu_1203_p3 add_ln110_fu_971_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338_fu_7412",
          "BindInstances": "icmp_ln109_fu_264_p2 add_ln109_fu_270_p2 add_ln109_8_fu_286_p2 select_ln110_fu_300_p3 select_ln109_fu_312_p3 sparsemux_15_6_24_1_1_U5525 mul_24s_24s_48_1_1_U5524 add_ln112_fu_451_p2 xor_ln112_fu_465_p2 and_ln112_fu_471_p2 icmp_ln112_fu_493_p2 icmp_ln112_21_fu_507_p2 icmp_ln112_22_fu_513_p2 select_ln112_fu_519_p3 xor_ln112_29_fu_527_p2 and_ln112_36_fu_533_p2 select_ln112_22_fu_539_p3 and_ln112_37_fu_547_p2 xor_ln112_30_fu_553_p2 or_ln112_fu_559_p2 xor_ln112_31_fu_565_p2 and_ln112_38_fu_571_p2 and_ln112_39_fu_577_p2 or_ln112_15_fu_583_p2 xor_ln112_32_fu_589_p2 and_ln112_40_fu_595_p2 select_ln112_23_fu_601_p3 or_ln112_16_fu_609_p2 select_ln112_24_fu_615_p3 add_ln110_fu_383_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339_fu_7457",
          "BindInstances": "icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_7_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x2_U5536 mul_24s_24s_48_1_1_U5535 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_18_fu_1095_p2 icmp_ln112_19_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_25_fu_1115_p2 and_ln112_31_fu_1121_p2 select_ln112_19_fu_1127_p3 and_ln112_32_fu_1135_p2 xor_ln112_26_fu_1141_p2 or_ln112_fu_1147_p2 xor_ln112_27_fu_1153_p2 and_ln112_33_fu_1159_p2 and_ln112_34_fu_1165_p2 or_ln112_13_fu_1171_p2 xor_ln112_28_fu_1177_p2 and_ln112_35_fu_1183_p2 select_ln112_20_fu_1189_p3 or_ln112_14_fu_1197_p2 select_ln112_21_fu_1203_p3 add_ln110_fu_971_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340_fu_7544",
          "BindInstances": "icmp_ln109_fu_444_p2 add_ln109_fu_450_p2 add_ln109_6_fu_466_p2 select_ln110_fu_480_p3 select_ln109_fu_492_p3 sparsemux_51_6_24_1_1_x0_U5589 mul_24s_24s_48_1_1_U5588 add_ln112_fu_703_p2 xor_ln112_fu_717_p2 and_ln112_fu_723_p2 icmp_ln112_fu_745_p2 icmp_ln112_15_fu_759_p2 icmp_ln112_16_fu_765_p2 select_ln112_fu_771_p3 xor_ln112_21_fu_779_p2 and_ln112_26_fu_785_p2 select_ln112_16_fu_791_p3 and_ln112_27_fu_799_p2 xor_ln112_22_fu_805_p2 or_ln112_fu_811_p2 xor_ln112_23_fu_817_p2 and_ln112_28_fu_823_p2 and_ln112_29_fu_829_p2 or_ln112_11_fu_835_p2 xor_ln112_24_fu_841_p2 and_ln112_30_fu_847_p2 select_ln112_17_fu_853_p3 or_ln112_12_fu_861_p2 select_ln112_18_fu_867_p3 add_ln110_fu_635_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341_fu_7607",
          "BindInstances": "icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_5_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x3_U5618 mul_24s_24s_48_1_1_U5617 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_12_fu_1095_p2 icmp_ln112_13_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_17_fu_1115_p2 and_ln112_21_fu_1121_p2 select_ln112_13_fu_1127_p3 and_ln112_22_fu_1135_p2 xor_ln112_18_fu_1141_p2 or_ln112_fu_1147_p2 xor_ln112_19_fu_1153_p2 and_ln112_23_fu_1159_p2 and_ln112_24_fu_1165_p2 or_ln112_9_fu_1171_p2 xor_ln112_20_fu_1177_p2 and_ln112_25_fu_1183_p2 select_ln112_14_fu_1189_p3 or_ln112_10_fu_1197_p2 select_ln112_15_fu_1203_p3 add_ln110_fu_971_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342_fu_7694",
          "BindInstances": "icmp_ln109_fu_324_p2 add_ln109_fu_330_p2 add_ln109_4_fu_346_p2 select_ln110_fu_360_p3 select_ln109_fu_372_p3 sparsemux_27_6_24_1_1_x_U5671 mul_24s_24s_48_1_1_U5670 add_ln112_fu_535_p2 xor_ln112_fu_549_p2 and_ln112_fu_555_p2 icmp_ln112_fu_577_p2 icmp_ln112_9_fu_591_p2 icmp_ln112_10_fu_597_p2 select_ln112_fu_603_p3 xor_ln112_13_fu_611_p2 and_ln112_16_fu_617_p2 select_ln112_10_fu_623_p3 and_ln112_17_fu_631_p2 xor_ln112_14_fu_637_p2 or_ln112_fu_643_p2 xor_ln112_15_fu_649_p2 and_ln112_18_fu_655_p2 and_ln112_19_fu_661_p2 or_ln112_7_fu_667_p2 xor_ln112_16_fu_673_p2 and_ln112_20_fu_679_p2 select_ln112_11_fu_685_p3 or_ln112_8_fu_693_p2 select_ln112_12_fu_699_p3 add_ln110_fu_467_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343_fu_7745",
          "BindInstances": "icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_3_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x4_U5688 mul_24s_24s_48_1_1_U5687 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_6_fu_1095_p2 icmp_ln112_7_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_9_fu_1115_p2 and_ln112_11_fu_1121_p2 select_ln112_7_fu_1127_p3 and_ln112_12_fu_1135_p2 xor_ln112_10_fu_1141_p2 or_ln112_fu_1147_p2 xor_ln112_11_fu_1153_p2 and_ln112_13_fu_1159_p2 and_ln112_14_fu_1165_p2 or_ln112_5_fu_1171_p2 xor_ln112_12_fu_1177_p2 and_ln112_15_fu_1183_p2 select_ln112_8_fu_1189_p3 or_ln112_6_fu_1197_p2 select_ln112_9_fu_1203_p3 add_ln110_fu_971_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344_fu_7832",
          "BindInstances": "icmp_ln109_fu_444_p2 add_ln109_fu_450_p2 add_ln109_2_fu_466_p2 select_ln110_fu_480_p3 select_ln109_fu_492_p3 sparsemux_51_6_24_1_1_x1_U5741 mul_24s_24s_48_1_1_U5740 add_ln112_fu_703_p2 xor_ln112_fu_717_p2 and_ln112_fu_723_p2 icmp_ln112_fu_745_p2 icmp_ln112_3_fu_759_p2 icmp_ln112_4_fu_765_p2 select_ln112_fu_771_p3 xor_ln112_5_fu_779_p2 and_ln112_6_fu_785_p2 select_ln112_4_fu_791_p3 and_ln112_7_fu_799_p2 xor_ln112_6_fu_805_p2 or_ln112_fu_811_p2 xor_ln112_7_fu_817_p2 and_ln112_8_fu_823_p2 and_ln112_9_fu_829_p2 or_ln112_3_fu_835_p2 xor_ln112_8_fu_841_p2 and_ln112_10_fu_847_p2 select_ln112_5_fu_853_p3 or_ln112_4_fu_861_p2 select_ln112_6_fu_867_p3 add_ln110_fu_635_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345_fu_7895",
          "BindInstances": "icmp_ln109_fu_684_p2 add_ln109_fu_690_p2 add_ln109_1_fu_706_p2 select_ln110_fu_720_p3 select_ln109_fu_732_p3 sparsemux_99_6_24_1_1_x5_U5770 mul_24s_24s_48_1_1_U5769 add_ln112_fu_1039_p2 xor_ln112_fu_1053_p2 and_ln112_fu_1059_p2 icmp_ln112_fu_1081_p2 icmp_ln112_1_fu_1095_p2 icmp_ln112_2_fu_1101_p2 select_ln112_fu_1107_p3 xor_ln112_1_fu_1115_p2 and_ln112_1_fu_1121_p2 select_ln112_1_fu_1127_p3 and_ln112_2_fu_1135_p2 xor_ln112_2_fu_1141_p2 or_ln112_fu_1147_p2 xor_ln112_3_fu_1153_p2 and_ln112_3_fu_1159_p2 and_ln112_4_fu_1165_p2 or_ln112_1_fu_1171_p2 xor_ln112_4_fu_1177_p2 and_ln112_5_fu_1183_p2 select_ln112_2_fu_1189_p3 or_ln112_2_fu_1197_p2 select_ln112_3_fu_1203_p3 add_ln110_fu_971_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_56_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Outline_VITIS_LOOP_54_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_83_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_99_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_56_2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.956"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_56_2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "38",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "258",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Outline_VITIS_LOOP_54_1": {
        "Latency": {
          "LatencyBest": "17665",
          "LatencyAvg": "17665",
          "LatencyWorst": "17665",
          "PipelineII": "17665",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.956"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_1",
            "TripCount": "256",
            "Latency": "17664",
            "PipelineII": "",
            "PipelineDepth": "69"
          }],
        "Area": {
          "FF": "325",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "412",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515": {
        "Latency": {
          "LatencyBest": "1069",
          "LatencyAvg": "1069",
          "LatencyWorst": "1069",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "1024",
            "Latency": "1067",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3705",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4323",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_83_6": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.875"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_83_6",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "143",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "442",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "278",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2084",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "206",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1217",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "278",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2084",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "170",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "775",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "278",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2084",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "206",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1217",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "278",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2084",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "152",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "555",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "278",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2084",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "206",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1217",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "278",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2084",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "170",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "775",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "278",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2084",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "206",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1217",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930": {
        "Latency": {
          "LatencyBest": "1028",
          "LatencyAvg": "1028",
          "LatencyWorst": "1028",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "1024",
            "Latency": "1026",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "278",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2084",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_99_10": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.731"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_99_10",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "1652",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "572",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "369",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "571",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "472",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "571",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "414",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "571",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "472",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "571",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "386",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "571",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "472",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "571",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "414",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "571",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "472",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "100",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "571",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "51749",
          "LatencyAvg": "51749",
          "LatencyWorst": "51749",
          "PipelineII": "51750",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "7",
          "DSP": "37",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "10",
          "FF": "74350",
          "AVAIL_FF": "141120",
          "UTIL_FF": "52",
          "LUT": "107214",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "151",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-26 23:13:48 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
