*********************************************************************************
Commit: 0d60d32581930167244a8b02113ca75c0c48af8b 
*********************************************************************************

[SiliconPkg]

  [ClientOneSiliconPkg/PcieRp]L1ss capabilities not linked for fast part of hybrid drive
  
  Fixed the capability list initialization for pcie controllers when Hybrid storage drives are used.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18013657974
  Change-Id: I585905710dada6a274862305394100c0d20e8353
  Original commit hash: 4a9d3d9527c784d3929d0d30c71afdb1f7d84aea
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: c48cc46895f45ff013803c814fb111e10ae7cfc3 
*********************************************************************************

[SiliconPkg]

  [ADL-S][B0] - Dekel Recipe update for DMI and PEG60 - Fix Recovery SpeedReady Ready Hang
  
  internal-only:
  Hsd-es-id: 16012232204
  Change-Id: I5fb221f3416222065d7afbbad7a49e672b2025e3
  Original commit hash: 1379582c881040313ffcd514607779513a5640a8
  
  ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7eb6baa3448317afae4147134b7b2df6605377b3 
*********************************************************************************

[SiliconPkg]

  [ADL-S][B0] - No PkgC with OEMx GFX Q18D - BIOS 1463
  
  internal-only: Removed disabling iGD, until all the necessary steps are identified
  Hsd-es-id: 16012258765
  Change-Id: I3299b5df055f2ceb870eaa230c9d56ef1a249800
  Original commit hash: b01bb1f4bed07686cc549a1e3303002a86633204
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 3db1fecf6150f176498b2947a5b31017001f2950 
*********************************************************************************

[SiliconPkg]

  C1S/IBL/GPIO: Introduce Virtual GPIO definitions
  
  Integrated Boot Logic (IBL) has 2 types of GPIO:
  1. Local physical GPIOs: C0 - C4
  2. Virtual GPIO: 0 - 127 physically located in BMC
  or CPLD chips and accessible though eSPI Wirtual Channel
  This change introduces Virtual (vGPIO) pads definition for IBL
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 18014017578
  Change-Id: I23895cbdb651391cd4112ae1f1a9be3bb755f0c3
  Original commit hash: 02c670eb87461c084c3cd022c01f3cfe21aa9594
  
  ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
  ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
  ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4cdb38785eafab6b9785fd0981a55d44af22c670 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADLP] Gpio porting for ADLP DDR4 Rvp(Part1).
  1) Gpios are ported.
  2) Pcds are configured
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012150437
  Change-Id: Ic119f25f44219f900cb1709b52b0c282007426d4
  Original commit hash: 9102ad99e0a7b6d33502c1cc0596ac21c645fab3
  
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
  AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d2609cfd2ecf558ad126c8dd12c437e84b1e5e2f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Fia Move portions of FIA IP code to PCH FRU specific
  
  Move portions of FIA IP code to PCH FRUs specific.
  
  Hsd-es-id: 18014002469
  [
  Change-Id: Ibed03bee15db7025ad6add3059e8236da9116ec1
  Original commit hash: 0ab827b5b13fb7bc6d71bedb90ee1c05253246ba
  
  ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/FiaSocLib.h
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlS.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlS.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchGbe.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHsio.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
  ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFia15.h
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFia19.h
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
  ClientOneSiliconPkg/IpBlock/Fia/Library/PeiDxeSmmFiaAccessLib/FiaAccessLib.c
  ClientOneSiliconPkg/IpBlock/Fia/Library/PeiDxeSmmFiaAccessLib/PeiDxeSmmFiaAccessLib.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLib.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer6.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFia15Lib.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFia19Lib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f056151bedfaaffe7a1adfcb9b249a83f48f96a1 
*********************************************************************************

[PlatformPkg], [CPU]

  [ADLM] Multi VR options, Hybrid, PMIC, IMVP9.1 - BIOS should be able to override platform VR parameters based on Platform ID and not CPU ID.
  - Added ADL M updates per VR Spec
  - Removed ADL S 25 SKU
  - Internal only added for ADL S 150W
  - Modified Vr Power Delevery Design to applicable across all SKU's
  
  internal-only:
  Hsd-es-id: 16012063478
  Change-Id: Ia773d03e9e116b11d3e0388acdc393ceaa411442
  Original commit hash: 04b4eeb008f28e001ceab9b5b401b861e43a64c7
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: c8913f846b11adb7d9c7abb3139240184262afdb 
*********************************************************************************

[CPU]

  Support path in Punit for BIOS to confirm if the straps read are correct after CPU strap overrides
  - New Mailbox command added for reading the CPU softstraps
  
  internal-only:
  Hsd-es-id: 16012155284
  Change-Id: Iec062d8f517cc0eea310f2eb07e01dfc0dd632dc
  Original commit hash: 019a79cea5c21c1bbae717bae6589ce27e34973c
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: bc6cd316a3da07062484f47ec0feb7cb0cb50d8c 
*********************************************************************************

[SiliconPkg]

  [ADL P] Integrate GOP 1016
  
  internal-only:
  - Added Writing GOP Version File Modification.
  - PO Changes from GOP
  Hsd-es-id: 16012246017
  
  Change-Id: Iabe0881b68a09168bfcec81892c732f200e283a4
  Original commit hash: e6819358ae110d4ce4c19250cee2744b670587d1
  
  AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: c7b858a4f6fcdb9cdd220cc70ad71f3d804363bc 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][bug][14013077561][ADL-S][DDR5][JEDEC Reset after JWL causes zero margin on ECC bytes]
  
  Issue:
  ECC bytes have zero margin after JEDEC reset which sends MR3 as PDA
  
  Root cause:
  Generic MRS FSM will send PerDevice MR to ECC device only when do_PDA_for_ECC is set.
  
  Solution:
  Set MRS_FSM_CONTROL.do_PDA_for_ECC = 1 when in ECC mode
  
  Additional fixes:
  
  Issue:      TrainDdrOptParam / MrcGetBERMarginByte show full eye on ECC bytes
  Root cause: CPGC error count on ECC byte is always zero, as it is reading from a wrong counter.
  Fix:        Cpgc20SetupErrCounterCtl: set CPGC_ERR_CNTRCTL_4.COUNTER_POINTER = 8, because CPGC uses byte 8 for ECC in both DDR4 and DDR5.
  
  Issue:      WrV margins drop on one byte after WRDSEQ2D step
  Root cause: Wrong register offset calculation for DataOffsetComp inside UpdateOptParamOffset, for DDR5 ECC case
  Fix:        Use MrcTranslateSystemToIp for proper register offset calculation
  
  Issue:      RMT WrV margins drop to zero on left side after WRDSEQ2D step
  Root cause: Average WrV calculated incorrectly in UpdatePdaCenterDdr5 due to signed / unsigned mismatch.
  Fix:        Use explicit INT32 casting in UpdatePdaCenterDdr5 in ByteCenterAvg calculation
  
  Additional changes:
  - Update DDR_MR_PARAMS to use ranks 0 and 3 when ddr4_1dpc feature is enabled.
  - Moved MrcGetOffsetDataOffsetComp() from MrcCommon.c to MrcDdrIoOffsets.c
  - Removed extra MR3 in Ddr5SagvMrOrder
  - Update A0 W/A for broken retraining on ECC bytes: use ByteSel = 1 to keep RoCount = 0
  
  [
  Hsd-es-id: 14013077561
  Change-Id: I66501a9cb09f9bb33817d05d6c057ae91fd291e1
  Original commit hash: b72130eae577d5f850b7f9a2bb29f4a7353b6e35
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: ae434d398646c8ccc4979680b323ef35626acb6c 
*********************************************************************************

[ASL]

  Features/SmmRuntimeUpdate: Move SMM Code Injection into RP build
  
  1. Move SMM Code Injection out from "Restricted" folder, but keep the test
  certificates in "Restricted" folder.
  2. Use "SEAMLESS_SUPPORT" flag to brackets SMM Code Injection for IP clean.
  3. Rename "SEAMLESS_UPDATE_ENABLE" build flag to "SEAMLESS_PRE_INTERGATION"
  for seamless separate build to do pre-integration test.
  4. Add SEAMLESS_SDU_SUPPORT flag to disable SMM driver update feature and
  keep them restricted untill Hyprid MM Core is approved to be committed into
  Rp build.
  
  Hsd-es-id: 1508586213
  Change-Id: Id5af2121460a7ab6387db2de86bccb97f5f318b0
  Original commit hash: 873fefbf29ea2264983a33938c95a8c7874390c8
  
  Features/SmmRuntimeUpdateFeaturePkg/Include/Library/OemSmmRuntimeUpdateLib.h
  Features/SmmRuntimeUpdateFeaturePkg/Include/Library/SmmCpuRendezvousLib.h
  Features/SmmRuntimeUpdateFeaturePkg/Include/Protocol/MmRuntimeUpdate.h
  Features/SmmRuntimeUpdateFeaturePkg/Include/Protocol/MmTelemetryServiceProtocol.h
  Features/SmmRuntimeUpdateFeaturePkg/Include/SmmRuntimeUpdate.dsc
  Features/SmmRuntimeUpdateFeaturePkg/Include/SmmRuntimeUpdatePostMem.fdf
  Features/SmmRuntimeUpdateFeaturePkg/Library/OemSmmRuntimeUpdateLibNull/OemSmmRuntimeUpdateLibNull.c
  Features/SmmRuntimeUpdateFeaturePkg/Library/OemSmmRuntimeUpdateLibNull/OemSmmRuntimeUpdateLibNull.inf
  Features/SmmRuntimeUpdateFeaturePkg/Library/SmmCpuRendezvousLib/SmmCpuRendezvousLib.c
  Features/SmmRuntimeUpdateFeaturePkg/Library/SmmCpuRendezvousLib/SmmCpuRendezvousLib.inf
  Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmCodeInjectionStandaloneMm/StandaloneMmSample.c
  Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmCodeInjectionStandaloneMm/StandaloneMmSample.inf
  Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmDriverUpdateStandaloneMm/StandaloneMmSample.c
  Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmDriverUpdateStandaloneMm/StandaloneMmSample.inf
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/ContextStorage.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/ContextStorage.h
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/PerformanceMeasure.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmCodeInjection.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmCodeInjection.h
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmDriverUpdate.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmDriverUpdate.h
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdate.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdate.inf
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateAcpi.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateComm.h
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateImageVerify.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateSmi.asl
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateSmi.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmTelemetryService.asl
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmTelemetryService.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmTelemetryService.h
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmTelemetryServiceProtocol.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/TelemetryHelper.c
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdateFeaturePkg.dec
  Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdateFeaturePkg.dsc
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/GenCapsuleDriverUpdateFv.bat
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/GenCapsuleStandAloneMM.bat
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/GenCapsuleViaBlacklistCert.bat
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/GenerateCapsule.bat
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Capsule/GenerateCapsule.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Edk2/Capsule/SmmCodeInjectionPayloadHeader.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Edk2/Capsule/SmmDriverUpdatePayloadHeader.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Edk2/Capsule/__init__.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Edk2/__init__.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/CapsuleDependency.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/FmpAuthHeader.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/FmpCapsuleHeader.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/UefiCapsuleHeader.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/__init__.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/__init__.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/__init__.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Pkcs7Sign/Pkcs7Sign.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Pkcs7Sign/Readme.md
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Tests/PythonTest.py
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Readme.txt
  Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/toolsetup.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: e0db34448a81743cc575f0628438586bc1a79368 
*********************************************************************************

[SiliconPkg]

  PeiPchFiaLib: Serial output for Flexible I/O Adapter (FIA)  is not aligned with EDS definition
  
  Update FIA LOS serial message to match register name
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 1508581620
  Change-Id: If672b94b8520fecd28524aafd0b953d78fe672b5
  Original commit hash: 66d409e238523b76abdf5deb999bf5802a16d8fb
  
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 60b13fd789169a439b33d17383d335e6ec9dbd7c 
*********************************************************************************

[SiliconPkg]

  PeiPmcPrivateLib: Remove CPU generation/Family check from PCH IP Block (PMC)
  
  Remove older CpuGeneration, CpuId usage in PMC IP Block
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 14013067871
  Change-Id: Iea932f4639d6311c8feade454c6c39011947c58b
  Original commit hash: d48c9c119c28729e36a6ad5b450a1f199f800d0d
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: fa0ca829c56bd24425168c52007cfb3b2a7d6c40 
*********************************************************************************

[PlatformPkg]

  [TCSS] BIOS to enable USB2 port reset messaging support for Cpu typec usb ports.
  
  BIOS to enable USB2 port reset messaging support for the PCH USB2 port those are paired with Cpu XHCI usb ports.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012241415, 2209868551
  Change-Id: Iaded569361c91e8d9eeb06a0c70d852ca06f940e
  Original commit hash: a19021177fb2dce7df74e49edc98acea846756e0
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PeiUsbTypeCMapSupportLib.h
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.inf
  ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 05be3df564fd9fb4f1dba992a9fba1981973afc0 
*********************************************************************************

[ASL], [PCH]

  ClientOneSiliconPkg/Pch: Updated the RPL PCH device IDs and GPIO controller ACPI ID.
  
  Following changes are made.
  * PchInfo Library is updated due to LPC DeviceID change and accordingly SKU info
  * GPIO controller ACPI ID is updated.
  * SerialIo Device IDs (I2C, SPI and UART) are updated
  * XHCI Device ID is updated.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 1508501647
  Change-Id: Ie622d0e766a3d0a29504530097db9e0dd19663b3
  Original commit hash: 85e92a667553824c1768b07bb565bf30218a3716
  
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioCommunitiesAdl.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/GpioAcpiDefinesAdl.h
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer4.h
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer4.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer4.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer4.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer4.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
  ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 92fad90a7ea2a028dceaea23f7a019f37198293e 
*********************************************************************************

[BoardPkg]

  [ADP-P ][PO][PCIe]: PCIe devices are not getting detected on PCH PCIe DT x1 slot
  
  WA to be implemented in BIOS for OEB:
  For OEB 7:GPP_A7 and OEB 6:GPP_E5 to be driven low.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012187645
  Change-Id: I3a949fa3b87ea16ba7a39507a5000bc19a12cdf9
  Original commit hash: 41e09c07f42bebdd32cd198722889d87e046d73a
  
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: abe822d869e0afbb04f02f23cbb59a5e2ca5cbe6 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/CpuPcieRp: Fix condition to enable Igfx along with external gfx when IGD is forced enabled
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: NA
  Change-Id: Icd0e7d0d8de5887a7d89e4125ffe7f55d44e2c03
  Original commit hash: 4e1b0d28462755d6823a88b03072d40be508c294
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 51e9e51232bee18b7ece9041baacce0779ca4b28 
*********************************************************************************

[CPU]

  [ADL-S][Regression] FSP API release builds is not booting
  
  Revert "Clean up unused API's and Structure defines in Features.c" since it causing a boot hang in FSP API build.
  This reverts commit 8455bf0f27f7918aa09d3e965a563de9783aea5d.
  
  internal-only:
  Hsd-es-id: 14013068620
  Change-Id: I2d08dc2db2bf43e9759db042e56fca53736de964
  Original commit hash: da2b0bb202fee55eb0f98052ee0d5bd7d773bdfd
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 37c396a9d426bc5f524d29adef8866bb55bdd04a 
*********************************************************************************

[BoardPkg]

  [ADL] Remove Sv relative files from AlderLakeBoardPkg
  
  1. Remove Sv relative files BoardPkgSvPlatRestricted.dsc, ValidationFv.fdf and ValidationFvDef.fdf from AlderLakeBoardPkg.
  2. Remove copy files commands from prebuild.bat and PreBuild.sh.
  3. Change !include paths of MerlinXPlatformPkg.dsc, MerlinXPlatformPkg.fdf and ValidationFvDef.fdf in BoardPkg.dsc and BoardPkg.fdf.
  
  Hsd-es-id: 1508596293
  Change-Id: I1fe282551ac4aefa63a13bff51da39823496cf85
  Original commit hash: ba3a11a1d5ddc3356968002433f4ef46bc6ef16b
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/PreBuild.sh
  AlderLakeBoardPkg/prebuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 7d14eaeecf078c27d0a58b308e8db76d114d35dd 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][bug][14013058363][ADL-S][DDR5][Early Command Training fails with DDR5 ECC modules]
  
  Issue:
  Early Command Training fails with DDR5 ECC modules
  
  Root cause:
  ECC byte has only 4 bits in DDR5, but DataTrainFeedback mask is 0xFF for all bytes in CSTM/CATM
  
  Solution:
  Use 4-bit mask for ECC byte in CSTM/CATM
  
  Additional fixes:
  - ProgramDeswizzleRegisters: skip ECC byte in MC DESWIZZLE programming
  - DQ mapping: Use 4-bit mask for ECC byte feedback and only map bits [0..3]
  - Various training steps: MRC_DDR5_ECC_BYTE should be 4 instead of 5
  - JWL: use proper 4 bits in ReadAfeMiscControl0Reg() to get correct feedback on the ECC byte
  - DQTimeCentering1D: use 32 + 4 = 36 bits in DQ results print (instead of 40)
  
  [
  Hsd-es-id: 14013058363
  Change-Id: I1c4afa22978db2879101878734a2f34ac9b13f34
  Original commit hash: 0ed5eb0674ae281b5bc26702de19c0c3b98d1d07
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: ef22061cffd014f661ab8d8ec6e70e937e60c1d0 
*********************************************************************************

[SiliconPkg]

  UsbHostControllerInit: HSCFG1 programming change
  
  BIOS incorrectly programmed HSCFG1 register for USB IP version v19.
  After this change HS Async Active will not be propagated to PMC.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 14013053464
  Change-Id: I597aeb6452e8a53d9c1135c425e445f2d610de01
  Original commit hash: 56246bdab0a0c987b05e03618b2903d70b00479c
  
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 78888572745f3ad4e2897436f8f0cf6d48f09f27 
*********************************************************************************

[PlatformPkg]

  MeExtMeasurement: [ADL] Fixed Sporadic SUT auto restart issue due to assert
  
  Fixed Sporadic SUT auto restart observed while entering to boot menu
  through F7 key press due to MeExtConfig Assert.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012234252
  Change-Id: Ie49f36904593727a74fb3e18ff1d533117c186bf
  Original commit hash: e6ca69e56960c247aa2b77b6b30958a9e6ed3802
  
  AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 01ac7085722bbe420079ec0b7b68a80efc5749e3 
*********************************************************************************

[BoardPkg], [PlatformPkg], [PCH]

  [ADL-S][881][DDR4/DDR5][B0-P0][AUDIO][BIOS] SNDW#2 is greyed out in BIOS hence blocking ALC-1308 (Speaker) enumeration in Device Manager
  
  Update config patch table for ADL-S.
  Use Enable/Disable option instead of checkbox for Hda link enablement.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012193333
  Change-Id: I16ba1ce052092725ff3b2a39279a878220b57d7a
  Original commit hash: 140501824dd0a8005bcf1b3d1f226488b97ef1d4
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 86450535d17f3e22983cf51d5e857b79dff8fbd6 
*********************************************************************************

[SiliconPkg]

  SUT not booting to OS with corporate Debug
  
  Fixed logical error
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012234589
  Change-Id: Ia1c340bd0ada12578c5df7999ebc5244e39286fb
  Original commit hash: 7c8dbcd1f80a7ea24655f5c070b86a725fd74f57
  
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0668fb99166e0a8fde6db7ec5723774c73d09ef2 
*********************************************************************************

[PlatformPkg], [PCH]

  [C1S/AMT] AMT Configuration Menu in BIOS Setup is accessible when AMT KVM session opened while SUT in BIOS
  Merge from TGL.
  
  Issue: Remote KVM session is opened after BIOS sends Get ASF Boot Option command, therefore the KVM in Boot Option is 0
  Resolution: Use USB-R port to check if KVM is enabled in runtime, and modify the flow as:
  1. If remote KVM is opened before entering or exiting "PCH-FW Configuration", BIOS can detect the KVM and update the accessibility accordingly.
  2. If remote KVM is opened in "PCH-FW Configuration", because BIOS can't update the accessibility, BIOS will pop out a dialog box and reset system.
  Impacted: All C1S projects.
  
  Hsd-es-id: 22011445235
  Change-Id: Ie18e5bff497f0460c394a17aeb368a83c67df779
  Original commit hash: c35142973578c8d9be35461731a7f31713bae1c9
  
  AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
  AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
  AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf
  AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c
  AlderLakePlatSamplePkg/Features/Amt/Include/Protocol/AmtWrapperProtocol.h
  AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
  AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
  AlderLakePlatSamplePkg/Setup/MeSetup.c
  AlderLakePlatSamplePkg/Setup/MeSetup.hfr
  AlderLakePlatSamplePkg/Setup/Setup.inf
  AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
  AlderLakePlatSamplePkg/Setup/SetupId.h
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/Register/MeRegs.h
  ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
  ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 588d450366d225b3cce1db3fca236f2f4bea3aa8 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: MMIO disabled case support in SPI driver.
  
  In certain scenarios existing SPI BAR0 matches mSpiResvMmioAddr
  with memory space bit cleared from command register which can
  cause SetVariable() failure.
  
  Since SetVariable() can be called everywhere, it is better to
  handle this inside SMM SPI driver, and save/restore original
  command register value after finished SPI command.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  
  Hsd-es-id: 14012823259
  Change-Id: I72c526096c5c211bdfe91d904effc0ec96436e41
  Original commit hash: 70628bdb3706e11cb74821c67fa7bcce900e3fec
  
  ClientOneSiliconPkg/IpBlock/Spi/Smm/Spi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6805eb8f81a0ea7ec0a2f014238245ae94a0050e 
*********************************************************************************


  [ADL] [J0 PO] [FSP]: EnableFastMsrHwpReq UPD is default enable in dsc but disable in setup variable
  
  internal-only:
  Hsd-es-id: 16012229625
  Change-Id: I1635bab902cfa91469450e7466113c8b1303a154
  Original commit hash: 0bc01abdd58e1a095f9c4734588af85ebd78e5d3
  
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2a3ccc8d66cf0a8da0151ca4ab2ce871dcc251aa 
*********************************************************************************

[SiliconPkg]

  [RPL-S] C1S: Add the basic checking of RPL-S CPUID in TCSS/MRC/VMD.
  
  Simple let the RPL-S act as ADL-S now, then can boot to Win10.
  
  internal-only:
  Change the RPL:Restricted to RPLS:Restricted.
  
  Hsd-es-id: 1508587456
  Change-Id: Ic91c538731426f647ffe46ed58aa0e1b32586402
  Original commit hash: f47ecd7742584ef183fb003f8608bd5ed5f3f1c2
  
  ClientOneSiliconPkg/Fru/AdlCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 9e307a315213b0e2fa3739782271f53d907c10a7 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADP-P ][PO][Audio]: Add support for ALC 245 for ADL
  
  Remove option for select external or internal codec.
  All external or internal codecs verbs tables are added to common verb database.
  Add verb table for ALC245
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012222312
  Change-Id: I1a9b073b12db9fc1b62ee0239c0119ce1c84d16f
  Original commit hash: b69e27f5875467567a8e0f78fdb0d7b9a6ef5bfd
  
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
  AlderLakeBoardPkg/Include/PlatformBoardConfig.h
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Oem: ecs
  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 5cea5a505ac38373e3936576b969d7d0a21193fa 
*********************************************************************************

[SiliconPkg]

  UsbLib: Allow for disabling USB lanes
  
  This change adds second function to UsbLib to allow for manually
  providing number of USB2 and USB3 lanes instead of relying on amount
  reported by xHCI controller.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16011827131
  Change-Id: If563261a8de658a422ad0bf23020b3b4788aa0a7
  Original commit hash: 8aaf3f0063b09c82354eb4a31744350336be30ea
  
  ClientOneSiliconPkg/Include/Library/UsbLib.h
  ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/UsbLib.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e8e45707d1aec39a73d37adc1823021e49fb36ee 
*********************************************************************************

[SiliconPkg]

  [ADL S] Integrate GOP 1048
  
  internal-only:
  - [GOP][TGL/RKL/ADL-S]: Ignore Scrambling status in HDMI enable sequence (#38)
  - [GOP][TGL-H]: Update the DklPhy PLL value (#57) 17.0.1048
  - [GOP][TGL/RKL/ADL-S]: Bug fix in PchGmBusPinPairTable for CMP PCH (#56)
  
  Hsd-es-id: 16012200983
  Change-Id: I22faa33db7468ff462f8b2637338aa4b02cc9ee3
  Original commit hash: 9438d9b2c2664d3511baca8ca70e8e300b4f6df5
  
  AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
  AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4fa3ac7d660c58c7be6de51c2102314ae5c54ccb 
*********************************************************************************

[CPU]

  Clean up unused API's and Structure defines in Features.c
  
  Clean up unused API's and Structure defines
  
  internal-only:
  Hsd-es-id: 16012204931
  Change-Id: Ic52d201297b6297f0d96888b810ebfe2efb4e95f
  Original commit hash: 94cc1f53a29350e02d7b61648691e06aedecc6ca
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 4724ced9bf7d4d8c155aa32b461370d725e09e4b 
*********************************************************************************

[SiliconPkg]

  PeiPchInitLib: Fix ADP xHCI IP version
  
  Only ADP-S uses xHCI IP v19.0 and other use v18. This change fixes that
  and assigns correct IP version to a correct PCH flavor.
  
  internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
  Hsd-es-id: 16012229008
  Change-Id: Ide76446f024a4a4c24e0266f0c6267e5fb570c73
  Original commit hash: ae569b1ac6d71dc55af1e06579a3b464ed3fca1a
  
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

################################################################################

Report Summary: Backstop found 33 suspect commits for review 

Warnings Found:
  Commit: 0d60d32    --Commit Message Contains Key Word: restricted
  Commit: 0d60d32    --Commit Message Contains Key Word: internal
  Commit: c48cc46    --Commit Message Contains Key Word: internal
  Commit: 7eb6baa    --Commit Message Contains Key Word: step
  Commit: 7eb6baa    --Commit Message Contains Key Word: internal
  Commit: 7eb6baa    --Commit Message Contains Oem: NEC
  Commit: 3db1fec    --Commit Message Contains Key Word: restricted
  Commit: 3db1fec    --Commit Message Contains Key Word: internal
  Commit: 4cdb387    --Commit Message Contains Key Word: restricted
  Commit: 4cdb387    --Commit Message Contains Key Word: internal
  Commit: d2609cf    --Commit Message Contains Key Word: internal
  Commit: f056151    --Commit Message Contains Key Word: sku
  Commit: f056151    --Commit Message Contains Key Word: internal
  Commit: c8913f8    --Commit Message Contains Key Word: strap
  Commit: c8913f8    --Commit Message Contains Key Word: internal
  Commit: bc6cd31    --Commit Message Contains Key Word: internal
  Commit: c7b858a    --Commit Message Contains Key Word: step
  Commit: ae434d3    --Commit Message Contains Key Word: restricted
  Commit: e0db344    --Commit Message Contains Key Word: restricted
  Commit: e0db344    --Commit Message Contains Key Word: internal
  Commit: 60b13fd    --Commit Message Contains Key Word: restricted
  Commit: 60b13fd    --Commit Message Contains Key Word: internal
  Commit: fa0ca82    --Commit Message Contains Key Word: restricted
  Commit: fa0ca82    --Commit Message Contains Key Word: internal
  Commit: 05be3df    --Commit Message Contains Key Word: sku
  Commit: 05be3df    --Commit Message Contains Key Word: restricted
  Commit: 05be3df    --Commit Message Contains Key Word: internal
  Commit: 92fad90    --Commit Message Contains Key Word: restricted
  Commit: 92fad90    --Commit Message Contains Key Word: internal
  Commit: abe822d    --Commit Message Contains Key Word: restricted
  Commit: abe822d    --Commit Message Contains Key Word: internal
  Commit: 51e9e51    --Commit Message Contains Key Word: revert
  Commit: 51e9e51    --Commit Message Contains Key Word: internal
  Commit: 37c396a    --Commit Message Contains Key Word: restricted
  Commit: 7d14eae    --Commit Message Contains Key Word: step
  Commit: ef22061    --Commit Message Contains Key Word: restricted
  Commit: ef22061    --Commit Message Contains Key Word: internal
  Commit: 7888857    --Commit Message Contains Key Word: restricted
  Commit: 7888857    --Commit Message Contains Key Word: internal
  Commit: 01ac708    --Commit Message Contains Key Word: restricted
  Commit: 01ac708    --Commit Message Contains Key Word: internal
  Commit: 8645053    --Commit Message Contains Key Word: restricted
  Commit: 8645053    --Commit Message Contains Key Word: internal
  Commit: 0668fb9    --Commit Message Contains Key Word: HW
  Commit: 588d450    --Commit Message Contains Key Word: restricted
  Commit: 588d450    --Commit Message Contains Key Word: internal
  Commit: 6805eb8    --Commit Message Contains Key Word: internal
  Commit: 2a3ccc8    --Commit Message Contains Key Word: internal
  Commit: 2a3ccc8    --Commit Message Contains Key Word: restricted
  Commit: 9e307a3    --Commit Message Contains Key Word: internal
  Commit: 9e307a3    --Commit Message Contains Oem: ecs
  Commit: 9e307a3    --Commit Message Contains Key Word: restricted
  Commit: 5cea5a5    --Commit Message Contains Key Word: restricted
  Commit: 5cea5a5    --Commit Message Contains Key Word: internal
  Commit: e8e4570    --Commit Message Contains Key Word: internal
  Commit: 4fa3ac7    --Commit Message Contains Key Word: internal
  Commit: 4724ced    --Commit Message Contains Key Word: restricted
  Commit: 4724ced    --Commit Message Contains Key Word: internal
