-- -------------------------------------------------------------
--
-- Generated Configuration for __COMMON__
--
-- Generated
--  by:  wig
--  on:  Thu Nov  6 15:54:28 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\..\highlow.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: highlow-c.vhd,v 1.1 2004/04/06 11:07:31 wig Exp $
-- $Date: 2004/04/06 11:07:31 $
-- $Log: highlow-c.vhd,v $
-- Revision 1.1  2004/04/06 11:07:31  wig
-- Adding result/highlow
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.17 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/conf


--
-- Start of Generated Configuration ent_a_RTL_CONF / ent_a
--
configuration ent_a_RTL_CONF of ent_a is
        for rtl

	    	-- Generated Configuration
			// __I_NO_CONFIG_VERILOG //for inst_aa : ent_aa
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_aa_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;
			// __I_NO_CONFIG_VERILOG //for inst_ab : ent_ab
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_ab_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;
			// __I_NO_CONFIG_VERILOG //for inst_ac : ent_ac
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_ac_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;
			// __I_NO_CONFIG_VERILOG //for inst_ad : ent_ad
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_ad_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;
			// __I_NO_CONFIG_VERILOG //for inst_ae : ent_ae
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_ae_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;


	end for; 
end ent_a_RTL_CONF;
--
-- End of Generated Configuration ent_a_RTL_CONF
--

--
-- Start of Generated Configuration ent_b_RTL_CONF / ent_b
--
configuration ent_b_RTL_CONF of ent_b is
        for rtl

	    	-- Generated Configuration
			// __I_NO_CONFIG_VERILOG //for inst_ba : ent_ba
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_ba_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;
			// __I_NO_CONFIG_VERILOG //for inst_bb : ent_bb
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_bb_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;


	end for; 
end ent_b_RTL_CONF;
--
-- End of Generated Configuration ent_b_RTL_CONF
--

--
-- Start of Generated Configuration ent_t_RTL_CONF / ent_t
--
configuration ent_t_RTL_CONF of ent_t is
        for rtl

	    	-- Generated Configuration
			// __I_NO_CONFIG_VERILOG //for inst_a : ent_a
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_a_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;
			// __I_NO_CONFIG_VERILOG //for inst_b : ent_b
			// __I_NO_CONFIG_VERILOG //	use configuration work.ent_b_RTL_CONF;
			// __I_NO_CONFIG_VERILOG //end for;


	end for; 
end ent_t_RTL_CONF;
--
-- End of Generated Configuration ent_t_RTL_CONF
--

--
--!End of Configuration/ies
-- --------------------------------------------------------------
