// Seed: 2146040689
module module_0 (
    output tri1 id_0,
    output tri  id_1
);
  wire id_3;
endmodule
module module_1 (
    input wire id_0
    , id_7,
    output wire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5
);
  wor id_8 = 1;
  assign id_7 = 1;
  assign id_8 = 1'b0;
  module_0(
      id_1, id_5
  );
  wire id_9, id_10, id_11, id_12;
  wire id_13;
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output tri1 id_4
);
  id_6(
      1, 1 == 1, 1
  );
  always @(posedge 1 or posedge 1) $display;
  module_0(
      id_2, id_4
  );
endmodule
