// ==============================================================
// File generated on Wed Jan 27 13:58:24 EST 2021
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// BUS_A
// 0x000 : reserved
// 0x004 : reserved
// 0x008 : reserved
// 0x00c : reserved
// 0x010 : reserved
// 0x014 : Data signal of input_0_axi_V
//         bit 31~0 - input_0_axi_V[31:0] (Read/Write)
// 0x018 : reserved
// 0x01c : Data signal of input_1_axi_V
//         bit 15~0 - input_1_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x020 : reserved
// 0x024 : Data signal of input_2_axi_V
//         bit 15~0 - input_2_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x028 : reserved
// 0x02c : Data signal of input_3_axi_V
//         bit 23~0 - input_3_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x030 : reserved
// 0x034 : Data signal of input_4_axi_V
//         bit 31~0 - input_4_axi_V[31:0] (Read/Write)
// 0x038 : reserved
// 0x03c : Data signal of input_5_axi_V
//         bit 15~0 - input_5_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x040 : reserved
// 0x044 : Data signal of input_6_axi_V
//         bit 15~0 - input_6_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x048 : reserved
// 0x04c : Data signal of input_7_axi_V
//         bit 23~0 - input_7_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x050 : reserved
// 0x054 : Data signal of input_8_axi_V
//         bit 31~0 - input_8_axi_V[31:0] (Read/Write)
// 0x058 : reserved
// 0x05c : Data signal of input_9_axi_V
//         bit 15~0 - input_9_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x060 : reserved
// 0x064 : Data signal of input_10_axi_V
//         bit 15~0 - input_10_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x068 : reserved
// 0x06c : Data signal of input_11_axi_V
//         bit 23~0 - input_11_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x070 : reserved
// 0x074 : Data signal of input_12_axi_V
//         bit 31~0 - input_12_axi_V[31:0] (Read/Write)
// 0x078 : reserved
// 0x07c : Data signal of input_13_axi_V
//         bit 15~0 - input_13_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x080 : reserved
// 0x084 : Data signal of input_14_axi_V
//         bit 15~0 - input_14_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x088 : reserved
// 0x08c : Data signal of input_15_axi_V
//         bit 23~0 - input_15_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x090 : reserved
// 0x094 : Data signal of input_16_axi_V
//         bit 31~0 - input_16_axi_V[31:0] (Read/Write)
// 0x098 : reserved
// 0x09c : Data signal of input_17_axi_V
//         bit 15~0 - input_17_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x0a0 : reserved
// 0x0a4 : Data signal of input_18_axi_V
//         bit 15~0 - input_18_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x0a8 : reserved
// 0x0ac : Data signal of input_19_axi_V
//         bit 23~0 - input_19_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x0b0 : reserved
// 0x0b4 : Data signal of input_20_axi_V
//         bit 31~0 - input_20_axi_V[31:0] (Read/Write)
// 0x0b8 : reserved
// 0x0bc : Data signal of input_21_axi_V
//         bit 15~0 - input_21_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x0c0 : reserved
// 0x0c4 : Data signal of input_22_axi_V
//         bit 15~0 - input_22_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x0c8 : reserved
// 0x0cc : Data signal of input_23_axi_V
//         bit 23~0 - input_23_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x0d0 : reserved
// 0x0d4 : Data signal of input_24_axi_V
//         bit 31~0 - input_24_axi_V[31:0] (Read/Write)
// 0x0d8 : reserved
// 0x0dc : Data signal of input_25_axi_V
//         bit 15~0 - input_25_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x0e0 : reserved
// 0x0e4 : Data signal of input_26_axi_V
//         bit 15~0 - input_26_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x0e8 : reserved
// 0x0ec : Data signal of input_27_axi_V
//         bit 23~0 - input_27_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x0f0 : reserved
// 0x0f4 : Data signal of input_28_axi_V
//         bit 31~0 - input_28_axi_V[31:0] (Read/Write)
// 0x0f8 : reserved
// 0x0fc : Data signal of input_29_axi_V
//         bit 15~0 - input_29_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x100 : reserved
// 0x104 : Data signal of input_30_axi_V
//         bit 15~0 - input_30_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x108 : reserved
// 0x10c : Data signal of input_31_axi_V
//         bit 23~0 - input_31_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x110 : reserved
// 0x114 : Data signal of input_32_axi_V
//         bit 31~0 - input_32_axi_V[31:0] (Read/Write)
// 0x118 : reserved
// 0x11c : Data signal of input_33_axi_V
//         bit 15~0 - input_33_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x120 : reserved
// 0x124 : Data signal of input_34_axi_V
//         bit 15~0 - input_34_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x128 : reserved
// 0x12c : Data signal of input_35_axi_V
//         bit 23~0 - input_35_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x130 : reserved
// 0x134 : Data signal of input_36_axi_V
//         bit 31~0 - input_36_axi_V[31:0] (Read/Write)
// 0x138 : reserved
// 0x13c : Data signal of input_37_axi_V
//         bit 15~0 - input_37_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x140 : reserved
// 0x144 : Data signal of input_38_axi_V
//         bit 15~0 - input_38_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x148 : reserved
// 0x14c : Data signal of input_39_axi_V
//         bit 23~0 - input_39_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x150 : reserved
// 0x154 : Data signal of input_40_axi_V
//         bit 31~0 - input_40_axi_V[31:0] (Read/Write)
// 0x158 : reserved
// 0x15c : Data signal of input_41_axi_V
//         bit 15~0 - input_41_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x160 : reserved
// 0x164 : Data signal of input_42_axi_V
//         bit 15~0 - input_42_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x168 : reserved
// 0x16c : Data signal of input_43_axi_V
//         bit 23~0 - input_43_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x170 : reserved
// 0x174 : Data signal of input_44_axi_V
//         bit 31~0 - input_44_axi_V[31:0] (Read/Write)
// 0x178 : reserved
// 0x17c : Data signal of input_45_axi_V
//         bit 15~0 - input_45_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x180 : reserved
// 0x184 : Data signal of input_46_axi_V
//         bit 15~0 - input_46_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x188 : reserved
// 0x18c : Data signal of input_47_axi_V
//         bit 23~0 - input_47_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x190 : reserved
// 0x194 : Data signal of input_48_axi_V
//         bit 31~0 - input_48_axi_V[31:0] (Read/Write)
// 0x198 : reserved
// 0x19c : Data signal of input_49_axi_V
//         bit 15~0 - input_49_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x1a0 : reserved
// 0x1a4 : Data signal of input_50_axi_V
//         bit 15~0 - input_50_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x1a8 : reserved
// 0x1ac : Data signal of input_51_axi_V
//         bit 23~0 - input_51_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x1b0 : reserved
// 0x1b4 : Data signal of input_52_axi_V
//         bit 31~0 - input_52_axi_V[31:0] (Read/Write)
// 0x1b8 : reserved
// 0x1bc : Data signal of input_53_axi_V
//         bit 15~0 - input_53_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x1c0 : reserved
// 0x1c4 : Data signal of input_54_axi_V
//         bit 15~0 - input_54_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x1c8 : reserved
// 0x1cc : Data signal of input_55_axi_V
//         bit 23~0 - input_55_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x1d0 : reserved
// 0x1d4 : Data signal of input_56_axi_V
//         bit 31~0 - input_56_axi_V[31:0] (Read/Write)
// 0x1d8 : reserved
// 0x1dc : Data signal of input_57_axi_V
//         bit 15~0 - input_57_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x1e0 : reserved
// 0x1e4 : Data signal of input_58_axi_V
//         bit 15~0 - input_58_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x1e8 : reserved
// 0x1ec : Data signal of input_59_axi_V
//         bit 23~0 - input_59_axi_V[23:0] (Read/Write)
//         others   - reserved
// 0x1f0 : reserved
// 0x1f4 : Data signal of input_60_axi_V
//         bit 31~0 - input_60_axi_V[31:0] (Read/Write)
// 0x1f8 : reserved
// 0x1fc : Data signal of input_61_axi_V
//         bit 15~0 - input_61_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x200 : reserved
// 0x204 : Data signal of input_62_axi_V
//         bit 15~0 - input_62_axi_V[15:0] (Read/Write)
//         others   - reserved
// 0x208 : reserved
// 0x20c : Data signal of input_63_axi_V
//         bit 23~0 - input_63_axi_V[23:0] (Read/Write)
//         others   - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XGPIO_BUS_A_ADDR_INPUT_0_AXI_V_DATA  0x014
#define XGPIO_BUS_A_BITS_INPUT_0_AXI_V_DATA  32
#define XGPIO_BUS_A_ADDR_INPUT_1_AXI_V_DATA  0x01c
#define XGPIO_BUS_A_BITS_INPUT_1_AXI_V_DATA  16
#define XGPIO_BUS_A_ADDR_INPUT_2_AXI_V_DATA  0x024
#define XGPIO_BUS_A_BITS_INPUT_2_AXI_V_DATA  16
#define XGPIO_BUS_A_ADDR_INPUT_3_AXI_V_DATA  0x02c
#define XGPIO_BUS_A_BITS_INPUT_3_AXI_V_DATA  24
#define XGPIO_BUS_A_ADDR_INPUT_4_AXI_V_DATA  0x034
#define XGPIO_BUS_A_BITS_INPUT_4_AXI_V_DATA  32
#define XGPIO_BUS_A_ADDR_INPUT_5_AXI_V_DATA  0x03c
#define XGPIO_BUS_A_BITS_INPUT_5_AXI_V_DATA  16
#define XGPIO_BUS_A_ADDR_INPUT_6_AXI_V_DATA  0x044
#define XGPIO_BUS_A_BITS_INPUT_6_AXI_V_DATA  16
#define XGPIO_BUS_A_ADDR_INPUT_7_AXI_V_DATA  0x04c
#define XGPIO_BUS_A_BITS_INPUT_7_AXI_V_DATA  24
#define XGPIO_BUS_A_ADDR_INPUT_8_AXI_V_DATA  0x054
#define XGPIO_BUS_A_BITS_INPUT_8_AXI_V_DATA  32
#define XGPIO_BUS_A_ADDR_INPUT_9_AXI_V_DATA  0x05c
#define XGPIO_BUS_A_BITS_INPUT_9_AXI_V_DATA  16
#define XGPIO_BUS_A_ADDR_INPUT_10_AXI_V_DATA 0x064
#define XGPIO_BUS_A_BITS_INPUT_10_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_11_AXI_V_DATA 0x06c
#define XGPIO_BUS_A_BITS_INPUT_11_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_12_AXI_V_DATA 0x074
#define XGPIO_BUS_A_BITS_INPUT_12_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_13_AXI_V_DATA 0x07c
#define XGPIO_BUS_A_BITS_INPUT_13_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_14_AXI_V_DATA 0x084
#define XGPIO_BUS_A_BITS_INPUT_14_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_15_AXI_V_DATA 0x08c
#define XGPIO_BUS_A_BITS_INPUT_15_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_16_AXI_V_DATA 0x094
#define XGPIO_BUS_A_BITS_INPUT_16_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_17_AXI_V_DATA 0x09c
#define XGPIO_BUS_A_BITS_INPUT_17_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_18_AXI_V_DATA 0x0a4
#define XGPIO_BUS_A_BITS_INPUT_18_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_19_AXI_V_DATA 0x0ac
#define XGPIO_BUS_A_BITS_INPUT_19_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_20_AXI_V_DATA 0x0b4
#define XGPIO_BUS_A_BITS_INPUT_20_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_21_AXI_V_DATA 0x0bc
#define XGPIO_BUS_A_BITS_INPUT_21_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_22_AXI_V_DATA 0x0c4
#define XGPIO_BUS_A_BITS_INPUT_22_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_23_AXI_V_DATA 0x0cc
#define XGPIO_BUS_A_BITS_INPUT_23_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_24_AXI_V_DATA 0x0d4
#define XGPIO_BUS_A_BITS_INPUT_24_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_25_AXI_V_DATA 0x0dc
#define XGPIO_BUS_A_BITS_INPUT_25_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_26_AXI_V_DATA 0x0e4
#define XGPIO_BUS_A_BITS_INPUT_26_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_27_AXI_V_DATA 0x0ec
#define XGPIO_BUS_A_BITS_INPUT_27_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_28_AXI_V_DATA 0x0f4
#define XGPIO_BUS_A_BITS_INPUT_28_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_29_AXI_V_DATA 0x0fc
#define XGPIO_BUS_A_BITS_INPUT_29_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_30_AXI_V_DATA 0x104
#define XGPIO_BUS_A_BITS_INPUT_30_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_31_AXI_V_DATA 0x10c
#define XGPIO_BUS_A_BITS_INPUT_31_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_32_AXI_V_DATA 0x114
#define XGPIO_BUS_A_BITS_INPUT_32_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_33_AXI_V_DATA 0x11c
#define XGPIO_BUS_A_BITS_INPUT_33_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_34_AXI_V_DATA 0x124
#define XGPIO_BUS_A_BITS_INPUT_34_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_35_AXI_V_DATA 0x12c
#define XGPIO_BUS_A_BITS_INPUT_35_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_36_AXI_V_DATA 0x134
#define XGPIO_BUS_A_BITS_INPUT_36_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_37_AXI_V_DATA 0x13c
#define XGPIO_BUS_A_BITS_INPUT_37_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_38_AXI_V_DATA 0x144
#define XGPIO_BUS_A_BITS_INPUT_38_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_39_AXI_V_DATA 0x14c
#define XGPIO_BUS_A_BITS_INPUT_39_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_40_AXI_V_DATA 0x154
#define XGPIO_BUS_A_BITS_INPUT_40_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_41_AXI_V_DATA 0x15c
#define XGPIO_BUS_A_BITS_INPUT_41_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_42_AXI_V_DATA 0x164
#define XGPIO_BUS_A_BITS_INPUT_42_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_43_AXI_V_DATA 0x16c
#define XGPIO_BUS_A_BITS_INPUT_43_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_44_AXI_V_DATA 0x174
#define XGPIO_BUS_A_BITS_INPUT_44_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_45_AXI_V_DATA 0x17c
#define XGPIO_BUS_A_BITS_INPUT_45_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_46_AXI_V_DATA 0x184
#define XGPIO_BUS_A_BITS_INPUT_46_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_47_AXI_V_DATA 0x18c
#define XGPIO_BUS_A_BITS_INPUT_47_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_48_AXI_V_DATA 0x194
#define XGPIO_BUS_A_BITS_INPUT_48_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_49_AXI_V_DATA 0x19c
#define XGPIO_BUS_A_BITS_INPUT_49_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_50_AXI_V_DATA 0x1a4
#define XGPIO_BUS_A_BITS_INPUT_50_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_51_AXI_V_DATA 0x1ac
#define XGPIO_BUS_A_BITS_INPUT_51_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_52_AXI_V_DATA 0x1b4
#define XGPIO_BUS_A_BITS_INPUT_52_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_53_AXI_V_DATA 0x1bc
#define XGPIO_BUS_A_BITS_INPUT_53_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_54_AXI_V_DATA 0x1c4
#define XGPIO_BUS_A_BITS_INPUT_54_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_55_AXI_V_DATA 0x1cc
#define XGPIO_BUS_A_BITS_INPUT_55_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_56_AXI_V_DATA 0x1d4
#define XGPIO_BUS_A_BITS_INPUT_56_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_57_AXI_V_DATA 0x1dc
#define XGPIO_BUS_A_BITS_INPUT_57_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_58_AXI_V_DATA 0x1e4
#define XGPIO_BUS_A_BITS_INPUT_58_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_59_AXI_V_DATA 0x1ec
#define XGPIO_BUS_A_BITS_INPUT_59_AXI_V_DATA 24
#define XGPIO_BUS_A_ADDR_INPUT_60_AXI_V_DATA 0x1f4
#define XGPIO_BUS_A_BITS_INPUT_60_AXI_V_DATA 32
#define XGPIO_BUS_A_ADDR_INPUT_61_AXI_V_DATA 0x1fc
#define XGPIO_BUS_A_BITS_INPUT_61_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_62_AXI_V_DATA 0x204
#define XGPIO_BUS_A_BITS_INPUT_62_AXI_V_DATA 16
#define XGPIO_BUS_A_ADDR_INPUT_63_AXI_V_DATA 0x20c
#define XGPIO_BUS_A_BITS_INPUT_63_AXI_V_DATA 24

