<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: XCoreRegisterInfo.cpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d3/dd8/XCoreRegisterInfo_8cpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">XCoreRegisterInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../db/d88/XCoreRegisterInfo_8h_source.html">XCoreRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/dbe/XCore_8h_source.html">XCore.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/dd0/XCoreInstrInfo_8h_source.html">XCoreInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d39/XCoreMachineFunctionInfo_8h_source.html">XCoreMachineFunctionInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../db/d95/BitVector_8h_source.html">llvm/ADT/BitVector.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d98/STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d80/MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/d1c/MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d1f/MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/d6c/MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/deb/MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d4/d05/RegisterScavenging_8h_source.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/df5/Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/db7/Type_8h_source.html">llvm/IR/Type.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d3f/ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d8/dab/MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d82/raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/d91/TargetFrameLowering_8h_source.html">llvm/Target/TargetFrameLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d21/Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/d04/TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br/>
<code>#include &quot;XCoreGenRegisterInfo.inc&quot;</code><br/>
</div>
<p><a href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;xcore-reg-<a class="el" href="../../da/d75/LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b7359d3501128c4c130fd13756facc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">GET_REGINFO_TARGET_DESC</a></td></tr>
<tr class="separator:a13b7359d3501128c4c130fd13756facc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ab96b9539e214415c2b01e32946182643"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#ab96b9539e214415c2b01e32946182643">isImmUs</a> (unsigned val)</td></tr>
<tr class="separator:ab96b9539e214415c2b01e32946182643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae094f7ceb1e2cc2bfa5ec93aa3a10a85"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#ae094f7ceb1e2cc2bfa5ec93aa3a10a85">isImmU6</a> (unsigned val)</td></tr>
<tr class="separator:ae094f7ceb1e2cc2bfa5ec93aa3a10a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5062d070826f9ec47329efbdf3cfa1f7"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#a5062d070826f9ec47329efbdf3cfa1f7">isImmU16</a> (unsigned val)</td></tr>
<tr class="separator:a5062d070826f9ec47329efbdf3cfa1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9189604a4845165a94dd42f19b31e7b4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#a9189604a4845165a94dd42f19b31e7b4">InsertFPImmInst</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html">XCoreInstrInfo</a> &amp;<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, unsigned Reg, unsigned FrameReg, int Offset)</td></tr>
<tr class="separator:a9189604a4845165a94dd42f19b31e7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b25635def2844fb5e6c8a79f3af0a6c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#a1b25635def2844fb5e6c8a79f3af0a6c">InsertFPConstInst</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html">XCoreInstrInfo</a> &amp;<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, unsigned Reg, unsigned FrameReg, int Offset, <a class="el" href="../../d9/d9a/classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)</td></tr>
<tr class="separator:a1b25635def2844fb5e6c8a79f3af0a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830c556c1d7adec01904fdfe8cd50949"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#a830c556c1d7adec01904fdfe8cd50949">InsertSPImmInst</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html">XCoreInstrInfo</a> &amp;<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, unsigned Reg, int Offset)</td></tr>
<tr class="separator:a830c556c1d7adec01904fdfe8cd50949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88297df93601a3a0929300e6a6b58d7"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#ae88297df93601a3a0929300e6a6b58d7">InsertSPConstInst</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html">XCoreInstrInfo</a> &amp;<a class="el" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, unsigned Reg, int Offset, <a class="el" href="../../d9/d9a/classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)</td></tr>
<tr class="separator:ae88297df93601a3a0929300e6a6b58d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;xcore-reg-<a class="el" href="../../da/d75/LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00038">38</a> of file <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">XCoreRegisterInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a13b7359d3501128c4c130fd13756facc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGINFO_TARGET_DESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00040">40</a> of file <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">XCoreRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a1b25635def2844fb5e6c8a79f3af0a6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void InsertFPConstInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html">XCoreInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>FrameReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d9a/classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00092">92</a> of file <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">XCoreRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                                             {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RS &amp;&amp; <span class="stringliteral">&quot;requiresRegisterScavenging failed&quot;</span>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = *II;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> dl = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">unsigned</span> ScratchOffset = RS-&gt;<a class="code" href="../../d9/d9a/classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">scavengeRegister</a>(&amp;XCore::GRRegsRegClass, II, 0);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  RS-&gt;<a class="code" href="../../d9/d9a/classllvm_1_1RegScavenger.html#af9e12d41075c9a8a0c4aaa9fb12c69f8">setUsed</a>(ScratchOffset);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  TII.<a class="code" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html#af78b6b2253274dc9cb2be0e7dcc12307">loadImmediate</a>(MBB, II, ScratchOffset, Offset);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">case</span> XCore::LDWFI:</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::LDW_3r), <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;          .addReg(FrameReg)</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ScratchOffset, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(*MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>());</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">case</span> XCore::STWFI:</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::STW_l3r))</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;          .addReg(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()))</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(FrameReg)</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ScratchOffset, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(*MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>());</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">case</span> XCore::LDAWFI:</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::LDAWF_l3r), <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;          .addReg(FrameReg)</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ScratchOffset, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected Opcode&quot;</span>);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00294">MachineOperand.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00394">MachineInstrBuilder.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_af9e12d41075c9a8a0c4aaa9fb12c69f8"><div class="ttname"><a href="../../d9/d9a/classllvm_1_1RegScavenger.html#af9e12d41075c9a8a0c4aaa9fb12c69f8">llvm::RegScavenger::setUsed</a></div><div class="ttdeci">void setUsed(unsigned Reg)</div><div class="ttdoc">setUsed - Set the register and its sub-registers as being used. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dc6/RegisterScavenging_8cpp_source.html#l00034">RegisterScavenging.cpp:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1XCoreInstrInfo_html_af78b6b2253274dc9cb2be0e7dcc12307"><div class="ttname"><a href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html#af78b6b2253274dc9cb2be0e7dcc12307">llvm::XCoreInstrInfo::loadImmediate</a></div><div class="ttdeci">MachineBasicBlock::iterator loadImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned Reg, uint64_t Value) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/XCoreInstrInfo_8cpp_source.html#l00440">XCoreInstrInfo.cpp:440</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a384beeba0ba566bd452979f538197559"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00154">MachineInstrBuilder.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abb87c1c9d9046e29211e9875e27ceef9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const </div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00339">MachineInstr.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a2134bf85be7643db8d1f65d6c9cdbe91"><div class="ttname"><a href="../../d9/d9a/classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">unsigned scavengeRegister(const TargetRegisterClass *RegClass, MachineBasicBlock::iterator I, int SPAdj)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dc6/RegisterScavenging_8cpp_source.html#l00362">RegisterScavenging.cpp:362</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9189604a4845165a94dd42f19b31e7b4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void InsertFPImmInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html">XCoreInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>FrameReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00061">61</a> of file <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">XCoreRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                                                          {</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = *II;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> dl = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">case</span> XCore::LDWFI:</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::LDW_2rus), <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;          .addReg(FrameReg)</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset)</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(*MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>());</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">case</span> XCore::STWFI:</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::STW_2rus))</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;          .addReg(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()))</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(FrameReg)</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset)</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(*MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>());</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">case</span> XCore::LDAWFI:</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::LDAWF_l2rus), <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;          .addReg(FrameReg)</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected Opcode&quot;</span>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00294">MachineOperand.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00394">MachineInstrBuilder.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a384beeba0ba566bd452979f538197559"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00154">MachineInstrBuilder.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abb87c1c9d9046e29211e9875e27ceef9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const </div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00339">MachineInstr.h:339</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae88297df93601a3a0929300e6a6b58d7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void InsertSPConstInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html">XCoreInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d9a/classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00161">161</a> of file <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">XCoreRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                                                             {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RS &amp;&amp; <span class="stringliteral">&quot;requiresRegisterScavenging failed&quot;</span>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = *II;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> dl = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">unsigned</span> OpCode = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordtype">unsigned</span> ScratchBase;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordflow">if</span> (OpCode==XCore::STWFI) {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    ScratchBase = RS-&gt;<a class="code" href="../../d9/d9a/classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">scavengeRegister</a>(&amp;XCore::GRRegsRegClass, II, 0);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    RS-&gt;<a class="code" href="../../d9/d9a/classllvm_1_1RegScavenger.html#af9e12d41075c9a8a0c4aaa9fb12c69f8">setUsed</a>(ScratchBase);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    ScratchBase = <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::LDAWSP_ru6), ScratchBase).addImm(0);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordtype">unsigned</span> ScratchOffset = RS-&gt;<a class="code" href="../../d9/d9a/classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">scavengeRegister</a>(&amp;XCore::GRRegsRegClass, II, 0);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  RS-&gt;<a class="code" href="../../d9/d9a/classllvm_1_1RegScavenger.html#af9e12d41075c9a8a0c4aaa9fb12c69f8">setUsed</a>(ScratchOffset);</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  TII.<a class="code" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html#af78b6b2253274dc9cb2be0e7dcc12307">loadImmediate</a>(MBB, II, ScratchOffset, Offset);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">switch</span> (OpCode) {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">case</span> XCore::LDWFI:</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::LDW_3r), <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;          .addReg(ScratchBase, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ScratchOffset, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(*MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>());</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">case</span> XCore::STWFI:</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::STW_l3r))</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;          .addReg(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()))</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ScratchBase, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ScratchOffset, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(*MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>());</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">case</span> XCore::LDAWFI:</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(XCore::LDAWF_l3r), <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;          .addReg(ScratchBase, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ScratchOffset, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected Opcode&quot;</span>);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  }</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00294">MachineOperand.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00394">MachineInstrBuilder.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_af9e12d41075c9a8a0c4aaa9fb12c69f8"><div class="ttname"><a href="../../d9/d9a/classllvm_1_1RegScavenger.html#af9e12d41075c9a8a0c4aaa9fb12c69f8">llvm::RegScavenger::setUsed</a></div><div class="ttdeci">void setUsed(unsigned Reg)</div><div class="ttdoc">setUsed - Set the register and its sub-registers as being used. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dc6/RegisterScavenging_8cpp_source.html#l00034">RegisterScavenging.cpp:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1XCoreInstrInfo_html_af78b6b2253274dc9cb2be0e7dcc12307"><div class="ttname"><a href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html#af78b6b2253274dc9cb2be0e7dcc12307">llvm::XCoreInstrInfo::loadImmediate</a></div><div class="ttdeci">MachineBasicBlock::iterator loadImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned Reg, uint64_t Value) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d21/XCoreInstrInfo_8cpp_source.html#l00440">XCoreInstrInfo.cpp:440</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a384beeba0ba566bd452979f538197559"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00154">MachineInstrBuilder.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abb87c1c9d9046e29211e9875e27ceef9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const </div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00339">MachineInstr.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a2134bf85be7643db8d1f65d6c9cdbe91"><div class="ttname"><a href="../../d9/d9a/classllvm_1_1RegScavenger.html#a2134bf85be7643db8d1f65d6c9cdbe91">llvm::RegScavenger::scavengeRegister</a></div><div class="ttdeci">unsigned scavengeRegister(const TargetRegisterClass *RegClass, MachineBasicBlock::iterator I, int SPAdj)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dc6/RegisterScavenging_8cpp_source.html#l00362">RegisterScavenging.cpp:362</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a830c556c1d7adec01904fdfe8cd50949"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void InsertSPImmInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d1/d8c/classllvm_1_1XCoreInstrInfo.html">XCoreInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00128">128</a> of file <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">XCoreRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                                      {</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = *II;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> dl = MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">bool</span> isU6 = <a class="code" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#ae094f7ceb1e2cc2bfa5ec93aa3a10a85">isImmU6</a>(Offset);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordtype">int</span> NewOpcode;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">case</span> XCore::LDWFI:</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    NewOpcode = (isU6) ? XCore::LDWSP_ru6 : XCore::LDWSP_lru6;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(NewOpcode), <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;          .addImm(Offset)</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(*MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>());</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">case</span> XCore::STWFI:</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    NewOpcode = (isU6) ? XCore::STWSP_ru6 : XCore::STWSP_lru6;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(NewOpcode))</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;          .addReg(<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()))</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset)</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;          .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">addMemOperand</a>(*MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>());</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">case</span> XCore::LDAWFI:</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    NewOpcode = (isU6) ? XCore::LDAWSP_ru6 : XCore::LDAWSP_lru6;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, II, dl, TII.get(NewOpcode), <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;          .addImm(Offset);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected Opcode&quot;</span>);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00294">MachineOperand.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00394">MachineInstrBuilder.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="XCoreRegisterInfo_8cpp_html_ae094f7ceb1e2cc2bfa5ec93aa3a10a85"><div class="ttname"><a href="../../d3/dd8/XCoreRegisterInfo_8cpp.html#ae094f7ceb1e2cc2bfa5ec93aa3a10a85">isImmU6</a></div><div class="ttdeci">static bool isImmU6(unsigned val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00052">XCoreRegisterInfo.cpp:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a384beeba0ba566bd452979f538197559"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a384beeba0ba566bd452979f538197559">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00154">MachineInstrBuilder.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00245">MachineInstr.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abb87c1c9d9046e29211e9875e27ceef9"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const </div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00339">MachineInstr.h:339</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5062d070826f9ec47329efbdf3cfa1f7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isImmU16 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00056">56</a> of file <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">XCoreRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                          {</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">return</span> val &lt; (1 &lt;&lt; 16);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae094f7ceb1e2cc2bfa5ec93aa3a10a85"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isImmU6 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00052">52</a> of file <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">XCoreRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                         {</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordflow">return</span> val &lt; (1 &lt;&lt; 6);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab96b9539e214415c2b01e32946182643"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isImmUs </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html#l00048">48</a> of file <a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp_source.html">XCoreRegisterInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                         {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordflow">return</span> val &lt;= 11;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_f5cd5ab657528a386de2606fc566d907.html">XCore</a></li><li class="navelem"><a class="el" href="../../d3/dd8/XCoreRegisterInfo_8cpp.html">XCoreRegisterInfo.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:46:19 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
