read -sv run_verilog_mid/adder_32b_10_81_4eb0910aa102a6b1aa96a451f5cfe797.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_81_4eb0910aa102a6b1aa96a451f5cfe797_yosys.v
