# systemVerilog_examples

This repository contains systemverilog codes for the purpose of learning modeling and design verification.

To build and execute any example:
1. Go to the example directory. eg: basic
2. Type "make run"
