<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="220" />
   <clocksource preferredWidth="221" />
   <frequency preferredWidth="204" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1100" height="904" x="576" y="504" />
 <hdlexample language="VERILOG" />
 <generation
   simulation="NONE"
   block_symbol_file="0"
   path="_PROJECT_NAME_"
   testbench_system="NONE"
   synthesis="VERILOG" />
</preferences>
