// Seed: 1251763830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  wire id_2 = 1;
  assign id_2 = (id_1);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2
);
  wire id_4;
  wor  id_5;
  genvar id_6, id_7;
  assign id_7 = ~id_5;
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4
  );
  assign id_7 = id_0 + id_6;
endmodule
