-- VHDL netlist generated by SCUBA Diamond (64-bit) 3.4.0.80
-- Module  Version: 4.5
--/usr/local/opt/lattice_diamond/diamond/3.4/ispfpga/bin/lin64/scuba -w -n counter_48bit -lang vhdl -synth synplify -bus_exp 7 -bb -arch ep5c00 -type counter -up -width 48 

-- Mon Jun  8 00:28:14 2015

library IEEE;
use IEEE.std_logic_1164.all;
-- synopsys translate_off
library ecp3;
use ecp3.components.all;
-- synopsys translate_on

entity counter_48bit is
    port (
        Clock: in  std_logic; 
        Clk_En: in  std_logic; 
        Aclr: in  std_logic; 
        Q: out  std_logic_vector(47 downto 0));
end counter_48bit;

architecture Structure of counter_48bit is

    -- internal signal declarations
    signal scuba_vlo: std_logic;
    signal scuba_vhi: std_logic;
    signal idataout0: std_logic;
    signal idataout1: std_logic;
    signal cnt_ci: std_logic;
    signal tdataout0: std_logic;
    signal tdataout1: std_logic;
    signal idataout2: std_logic;
    signal idataout3: std_logic;
    signal co0: std_logic;
    signal tdataout2: std_logic;
    signal tdataout3: std_logic;
    signal idataout4: std_logic;
    signal idataout5: std_logic;
    signal co1: std_logic;
    signal tdataout4: std_logic;
    signal tdataout5: std_logic;
    signal idataout6: std_logic;
    signal idataout7: std_logic;
    signal co2: std_logic;
    signal tdataout6: std_logic;
    signal tdataout7: std_logic;
    signal idataout8: std_logic;
    signal idataout9: std_logic;
    signal co3: std_logic;
    signal tdataout8: std_logic;
    signal tdataout9: std_logic;
    signal idataout10: std_logic;
    signal idataout11: std_logic;
    signal co4: std_logic;
    signal tdataout10: std_logic;
    signal tdataout11: std_logic;
    signal idataout12: std_logic;
    signal idataout13: std_logic;
    signal co5: std_logic;
    signal tdataout12: std_logic;
    signal tdataout13: std_logic;
    signal idataout14: std_logic;
    signal idataout15: std_logic;
    signal co6: std_logic;
    signal tdataout14: std_logic;
    signal tdataout15: std_logic;
    signal idataout16: std_logic;
    signal idataout17: std_logic;
    signal co7: std_logic;
    signal tdataout16: std_logic;
    signal tdataout17: std_logic;
    signal idataout18: std_logic;
    signal idataout19: std_logic;
    signal co8: std_logic;
    signal tdataout18: std_logic;
    signal tdataout19: std_logic;
    signal idataout20: std_logic;
    signal idataout21: std_logic;
    signal co9: std_logic;
    signal tdataout20: std_logic;
    signal tdataout21: std_logic;
    signal idataout22: std_logic;
    signal idataout23: std_logic;
    signal co10: std_logic;
    signal tdataout22: std_logic;
    signal tdataout23: std_logic;
    signal idataout24: std_logic;
    signal idataout25: std_logic;
    signal co11: std_logic;
    signal tdataout24: std_logic;
    signal tdataout25: std_logic;
    signal idataout26: std_logic;
    signal idataout27: std_logic;
    signal co12: std_logic;
    signal tdataout26: std_logic;
    signal tdataout27: std_logic;
    signal idataout28: std_logic;
    signal idataout29: std_logic;
    signal co13: std_logic;
    signal tdataout28: std_logic;
    signal tdataout29: std_logic;
    signal idataout30: std_logic;
    signal idataout31: std_logic;
    signal co14: std_logic;
    signal tdataout30: std_logic;
    signal tdataout31: std_logic;
    signal idataout32: std_logic;
    signal idataout33: std_logic;
    signal co15: std_logic;
    signal tdataout32: std_logic;
    signal tdataout33: std_logic;
    signal idataout34: std_logic;
    signal idataout35: std_logic;
    signal co16: std_logic;
    signal tdataout34: std_logic;
    signal tdataout35: std_logic;
    signal idataout36: std_logic;
    signal idataout37: std_logic;
    signal co17: std_logic;
    signal tdataout36: std_logic;
    signal tdataout37: std_logic;
    signal idataout38: std_logic;
    signal idataout39: std_logic;
    signal co18: std_logic;
    signal tdataout38: std_logic;
    signal tdataout39: std_logic;
    signal idataout40: std_logic;
    signal idataout41: std_logic;
    signal co19: std_logic;
    signal tdataout40: std_logic;
    signal tdataout41: std_logic;
    signal idataout42: std_logic;
    signal idataout43: std_logic;
    signal co20: std_logic;
    signal tdataout42: std_logic;
    signal tdataout43: std_logic;
    signal idataout44: std_logic;
    signal idataout45: std_logic;
    signal co21: std_logic;
    signal tdataout44: std_logic;
    signal tdataout45: std_logic;
    signal idataout46: std_logic;
    signal idataout47: std_logic;
    signal co23: std_logic;
    signal co22: std_logic;
    signal tdataout46: std_logic;
    signal tdataout47: std_logic;

    -- local component declarations
    component CU2
        port (CI: in  std_logic; PC0: in  std_logic; PC1: in  std_logic; 
            CO: out  std_logic; NC0: out  std_logic; NC1: out  std_logic);
    end component;
    component FADD2B
        port (A0: in  std_logic; A1: in  std_logic; B0: in  std_logic; 
            B1: in  std_logic; CI: in  std_logic; COUT: out  std_logic; 
            S0: out  std_logic; S1: out  std_logic);
    end component;
    component FD1P3DX
        port (D: in  std_logic; SP: in  std_logic; CK: in  std_logic; 
            CD: in  std_logic; Q: out  std_logic);
    end component;
    component VHI
        port (Z: out  std_logic);
    end component;
    component VLO
        port (Z: out  std_logic);
    end component;
    attribute GSR : string; 
    attribute GSR of FF_47 : label is "ENABLED";
    attribute GSR of FF_46 : label is "ENABLED";
    attribute GSR of FF_45 : label is "ENABLED";
    attribute GSR of FF_44 : label is "ENABLED";
    attribute GSR of FF_43 : label is "ENABLED";
    attribute GSR of FF_42 : label is "ENABLED";
    attribute GSR of FF_41 : label is "ENABLED";
    attribute GSR of FF_40 : label is "ENABLED";
    attribute GSR of FF_39 : label is "ENABLED";
    attribute GSR of FF_38 : label is "ENABLED";
    attribute GSR of FF_37 : label is "ENABLED";
    attribute GSR of FF_36 : label is "ENABLED";
    attribute GSR of FF_35 : label is "ENABLED";
    attribute GSR of FF_34 : label is "ENABLED";
    attribute GSR of FF_33 : label is "ENABLED";
    attribute GSR of FF_32 : label is "ENABLED";
    attribute GSR of FF_31 : label is "ENABLED";
    attribute GSR of FF_30 : label is "ENABLED";
    attribute GSR of FF_29 : label is "ENABLED";
    attribute GSR of FF_28 : label is "ENABLED";
    attribute GSR of FF_27 : label is "ENABLED";
    attribute GSR of FF_26 : label is "ENABLED";
    attribute GSR of FF_25 : label is "ENABLED";
    attribute GSR of FF_24 : label is "ENABLED";
    attribute GSR of FF_23 : label is "ENABLED";
    attribute GSR of FF_22 : label is "ENABLED";
    attribute GSR of FF_21 : label is "ENABLED";
    attribute GSR of FF_20 : label is "ENABLED";
    attribute GSR of FF_19 : label is "ENABLED";
    attribute GSR of FF_18 : label is "ENABLED";
    attribute GSR of FF_17 : label is "ENABLED";
    attribute GSR of FF_16 : label is "ENABLED";
    attribute GSR of FF_15 : label is "ENABLED";
    attribute GSR of FF_14 : label is "ENABLED";
    attribute GSR of FF_13 : label is "ENABLED";
    attribute GSR of FF_12 : label is "ENABLED";
    attribute GSR of FF_11 : label is "ENABLED";
    attribute GSR of FF_10 : label is "ENABLED";
    attribute GSR of FF_9 : label is "ENABLED";
    attribute GSR of FF_8 : label is "ENABLED";
    attribute GSR of FF_7 : label is "ENABLED";
    attribute GSR of FF_6 : label is "ENABLED";
    attribute GSR of FF_5 : label is "ENABLED";
    attribute GSR of FF_4 : label is "ENABLED";
    attribute GSR of FF_3 : label is "ENABLED";
    attribute GSR of FF_2 : label is "ENABLED";
    attribute GSR of FF_1 : label is "ENABLED";
    attribute GSR of FF_0 : label is "ENABLED";
    attribute syn_keep : boolean;
    attribute NGD_DRC_MASK : integer;
    attribute NGD_DRC_MASK of Structure : architecture is 1;

begin
    -- component instantiation statements
    FF_47: FD1P3DX
        port map (D=>idataout0, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout0);

    FF_46: FD1P3DX
        port map (D=>idataout1, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout1);

    FF_45: FD1P3DX
        port map (D=>idataout2, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout2);

    FF_44: FD1P3DX
        port map (D=>idataout3, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout3);

    FF_43: FD1P3DX
        port map (D=>idataout4, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout4);

    FF_42: FD1P3DX
        port map (D=>idataout5, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout5);

    FF_41: FD1P3DX
        port map (D=>idataout6, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout6);

    FF_40: FD1P3DX
        port map (D=>idataout7, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout7);

    FF_39: FD1P3DX
        port map (D=>idataout8, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout8);

    FF_38: FD1P3DX
        port map (D=>idataout9, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout9);

    FF_37: FD1P3DX
        port map (D=>idataout10, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout10);

    FF_36: FD1P3DX
        port map (D=>idataout11, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout11);

    FF_35: FD1P3DX
        port map (D=>idataout12, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout12);

    FF_34: FD1P3DX
        port map (D=>idataout13, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout13);

    FF_33: FD1P3DX
        port map (D=>idataout14, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout14);

    FF_32: FD1P3DX
        port map (D=>idataout15, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout15);

    FF_31: FD1P3DX
        port map (D=>idataout16, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout16);

    FF_30: FD1P3DX
        port map (D=>idataout17, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout17);

    FF_29: FD1P3DX
        port map (D=>idataout18, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout18);

    FF_28: FD1P3DX
        port map (D=>idataout19, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout19);

    FF_27: FD1P3DX
        port map (D=>idataout20, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout20);

    FF_26: FD1P3DX
        port map (D=>idataout21, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout21);

    FF_25: FD1P3DX
        port map (D=>idataout22, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout22);

    FF_24: FD1P3DX
        port map (D=>idataout23, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout23);

    FF_23: FD1P3DX
        port map (D=>idataout24, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout24);

    FF_22: FD1P3DX
        port map (D=>idataout25, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout25);

    FF_21: FD1P3DX
        port map (D=>idataout26, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout26);

    FF_20: FD1P3DX
        port map (D=>idataout27, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout27);

    FF_19: FD1P3DX
        port map (D=>idataout28, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout28);

    FF_18: FD1P3DX
        port map (D=>idataout29, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout29);

    FF_17: FD1P3DX
        port map (D=>idataout30, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout30);

    FF_16: FD1P3DX
        port map (D=>idataout31, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout31);

    FF_15: FD1P3DX
        port map (D=>idataout32, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout32);

    FF_14: FD1P3DX
        port map (D=>idataout33, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout33);

    FF_13: FD1P3DX
        port map (D=>idataout34, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout34);

    FF_12: FD1P3DX
        port map (D=>idataout35, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout35);

    FF_11: FD1P3DX
        port map (D=>idataout36, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout36);

    FF_10: FD1P3DX
        port map (D=>idataout37, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout37);

    FF_9: FD1P3DX
        port map (D=>idataout38, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout38);

    FF_8: FD1P3DX
        port map (D=>idataout39, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout39);

    FF_7: FD1P3DX
        port map (D=>idataout40, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout40);

    FF_6: FD1P3DX
        port map (D=>idataout41, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout41);

    FF_5: FD1P3DX
        port map (D=>idataout42, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout42);

    FF_4: FD1P3DX
        port map (D=>idataout43, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout43);

    FF_3: FD1P3DX
        port map (D=>idataout44, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout44);

    FF_2: FD1P3DX
        port map (D=>idataout45, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout45);

    FF_1: FD1P3DX
        port map (D=>idataout46, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout46);

    FF_0: FD1P3DX
        port map (D=>idataout47, SP=>Clk_En, CK=>Clock, CD=>Aclr, 
            Q=>tdataout47);

    scuba_vlo_inst: VLO
        port map (Z=>scuba_vlo);

    scuba_vhi_inst: VHI
        port map (Z=>scuba_vhi);

    cnt_cia: FADD2B
        port map (A0=>scuba_vlo, A1=>scuba_vhi, B0=>scuba_vlo, 
            B1=>scuba_vhi, CI=>scuba_vlo, COUT=>cnt_ci, S0=>open, 
            S1=>open);

    cnt_0: CU2
        port map (CI=>cnt_ci, PC0=>tdataout0, PC1=>tdataout1, CO=>co0, 
            NC0=>idataout0, NC1=>idataout1);

    cnt_1: CU2
        port map (CI=>co0, PC0=>tdataout2, PC1=>tdataout3, CO=>co1, 
            NC0=>idataout2, NC1=>idataout3);

    cnt_2: CU2
        port map (CI=>co1, PC0=>tdataout4, PC1=>tdataout5, CO=>co2, 
            NC0=>idataout4, NC1=>idataout5);

    cnt_3: CU2
        port map (CI=>co2, PC0=>tdataout6, PC1=>tdataout7, CO=>co3, 
            NC0=>idataout6, NC1=>idataout7);

    cnt_4: CU2
        port map (CI=>co3, PC0=>tdataout8, PC1=>tdataout9, CO=>co4, 
            NC0=>idataout8, NC1=>idataout9);

    cnt_5: CU2
        port map (CI=>co4, PC0=>tdataout10, PC1=>tdataout11, CO=>co5, 
            NC0=>idataout10, NC1=>idataout11);

    cnt_6: CU2
        port map (CI=>co5, PC0=>tdataout12, PC1=>tdataout13, CO=>co6, 
            NC0=>idataout12, NC1=>idataout13);

    cnt_7: CU2
        port map (CI=>co6, PC0=>tdataout14, PC1=>tdataout15, CO=>co7, 
            NC0=>idataout14, NC1=>idataout15);

    cnt_8: CU2
        port map (CI=>co7, PC0=>tdataout16, PC1=>tdataout17, CO=>co8, 
            NC0=>idataout16, NC1=>idataout17);

    cnt_9: CU2
        port map (CI=>co8, PC0=>tdataout18, PC1=>tdataout19, CO=>co9, 
            NC0=>idataout18, NC1=>idataout19);

    cnt_10: CU2
        port map (CI=>co9, PC0=>tdataout20, PC1=>tdataout21, CO=>co10, 
            NC0=>idataout20, NC1=>idataout21);

    cnt_11: CU2
        port map (CI=>co10, PC0=>tdataout22, PC1=>tdataout23, CO=>co11, 
            NC0=>idataout22, NC1=>idataout23);

    cnt_12: CU2
        port map (CI=>co11, PC0=>tdataout24, PC1=>tdataout25, CO=>co12, 
            NC0=>idataout24, NC1=>idataout25);

    cnt_13: CU2
        port map (CI=>co12, PC0=>tdataout26, PC1=>tdataout27, CO=>co13, 
            NC0=>idataout26, NC1=>idataout27);

    cnt_14: CU2
        port map (CI=>co13, PC0=>tdataout28, PC1=>tdataout29, CO=>co14, 
            NC0=>idataout28, NC1=>idataout29);

    cnt_15: CU2
        port map (CI=>co14, PC0=>tdataout30, PC1=>tdataout31, CO=>co15, 
            NC0=>idataout30, NC1=>idataout31);

    cnt_16: CU2
        port map (CI=>co15, PC0=>tdataout32, PC1=>tdataout33, CO=>co16, 
            NC0=>idataout32, NC1=>idataout33);

    cnt_17: CU2
        port map (CI=>co16, PC0=>tdataout34, PC1=>tdataout35, CO=>co17, 
            NC0=>idataout34, NC1=>idataout35);

    cnt_18: CU2
        port map (CI=>co17, PC0=>tdataout36, PC1=>tdataout37, CO=>co18, 
            NC0=>idataout36, NC1=>idataout37);

    cnt_19: CU2
        port map (CI=>co18, PC0=>tdataout38, PC1=>tdataout39, CO=>co19, 
            NC0=>idataout38, NC1=>idataout39);

    cnt_20: CU2
        port map (CI=>co19, PC0=>tdataout40, PC1=>tdataout41, CO=>co20, 
            NC0=>idataout40, NC1=>idataout41);

    cnt_21: CU2
        port map (CI=>co20, PC0=>tdataout42, PC1=>tdataout43, CO=>co21, 
            NC0=>idataout42, NC1=>idataout43);

    cnt_22: CU2
        port map (CI=>co21, PC0=>tdataout44, PC1=>tdataout45, CO=>co22, 
            NC0=>idataout44, NC1=>idataout45);

    cnt_23: CU2
        port map (CI=>co22, PC0=>tdataout46, PC1=>tdataout47, CO=>co23, 
            NC0=>idataout46, NC1=>idataout47);

    Q(0) <= tdataout0;
    Q(1) <= tdataout1;
    Q(2) <= tdataout2;
    Q(3) <= tdataout3;
    Q(4) <= tdataout4;
    Q(5) <= tdataout5;
    Q(6) <= tdataout6;
    Q(7) <= tdataout7;
    Q(8) <= tdataout8;
    Q(9) <= tdataout9;
    Q(10) <= tdataout10;
    Q(11) <= tdataout11;
    Q(12) <= tdataout12;
    Q(13) <= tdataout13;
    Q(14) <= tdataout14;
    Q(15) <= tdataout15;
    Q(16) <= tdataout16;
    Q(17) <= tdataout17;
    Q(18) <= tdataout18;
    Q(19) <= tdataout19;
    Q(20) <= tdataout20;
    Q(21) <= tdataout21;
    Q(22) <= tdataout22;
    Q(23) <= tdataout23;
    Q(24) <= tdataout24;
    Q(25) <= tdataout25;
    Q(26) <= tdataout26;
    Q(27) <= tdataout27;
    Q(28) <= tdataout28;
    Q(29) <= tdataout29;
    Q(30) <= tdataout30;
    Q(31) <= tdataout31;
    Q(32) <= tdataout32;
    Q(33) <= tdataout33;
    Q(34) <= tdataout34;
    Q(35) <= tdataout35;
    Q(36) <= tdataout36;
    Q(37) <= tdataout37;
    Q(38) <= tdataout38;
    Q(39) <= tdataout39;
    Q(40) <= tdataout40;
    Q(41) <= tdataout41;
    Q(42) <= tdataout42;
    Q(43) <= tdataout43;
    Q(44) <= tdataout44;
    Q(45) <= tdataout45;
    Q(46) <= tdataout46;
    Q(47) <= tdataout47;
end Structure;

-- synopsys translate_off
library ecp3;
configuration Structure_CON of counter_48bit is
    for Structure
        for all:CU2 use entity ecp3.CU2(V); end for;
        for all:FADD2B use entity ecp3.FADD2B(V); end for;
        for all:FD1P3DX use entity ecp3.FD1P3DX(V); end for;
        for all:VHI use entity ecp3.VHI(V); end for;
        for all:VLO use entity ecp3.VLO(V); end for;
    end for;
end Structure_CON;

-- synopsys translate_on
