# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do RAMCore2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_generator
# -- Compiling architecture behaviour of VGA_generator
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAMdevice_8
# -- Compiling architecture SYN of ramdevice_8
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAMdevice_32
# -- Compiling architecture SYN of ramdevice_32
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAMdevice_16
# -- Compiling architecture SYN of ramdevice_16
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RAMCore2
# -- Compiling architecture shape of RAMCore2
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RAMs_drive
# -- Compiling architecture shape of RAMs_drive
# 
vsim work.ramcore2
# vsim work.ramcore2 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ramcore2(shape)
# Loading work.vga_generator(behaviour)
# Loading work.rams_drive(shape)
# Loading altera_mf.altera_mf_components
# Loading work.ramdevice_32(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ramdevice_16(syn)
# Loading work.ramdevice_8(syn)
wave create -driver freeze -pattern clock -initialvalue 0 -period 20ps -dutycycle 50 -starttime 0us -endtime 10us sim:/ramcore2/clk12M
wave create -driver freeze -pattern clock -initialvalue 0 -period 10ps -dutycycle 50 -starttime 0us -endtime 10us sim:/ramcore2/clk25M
wave create -driver freeze -pattern constant -value 1 -starttime 0us -endtime 10us sim:/ramcore2/Enable
wave create -driver freeze -pattern constant -value 0 -starttime 0us -endtime 10us sim:/ramcore2/Clear
wave create -driver freeze -pattern random -initialvalue 0000 -period 20ps -random_type Uniform -seed 5 -range 3 0 -starttime 0us -endtime 10us sim:/ramcore2/Data_in
add wave -position 4 -format Logic -height 17 -editable 2 Edit:/ramcore2/clk12M
add wave -position end -format Logic -height 17 -editable 2 Edit:/ramcore2/clk25M
add wave -position end -format Logic -height 17 -editable 2 Edit:/ramcore2/Enable
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/ramcore2/Enable
wave create -driver freeze -pattern constant -value 0 -starttime 0us -endtime 10us sim:/ramcore2/Reset
add wave -position 2 -format Logic -height 17 -editable 2 Edit:/ramcore2/Reset
add wave -position end  sim:/ramcore2/W_add_32
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: matez  Hostname: PCMAT  ProcessID: 5192
# 
#           Attempting to use alternate WLF file "./wlftwyk2z7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftwyk2z7
# 
add wave -position 6 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/ramcore2/Data_in
add wave -position end -format Logic -height 17 -editable 2 Edit:/ramcore2/clk25M
add wave -position end  sim:/ramcore2/R_add_32
add wave -position end  sim:/ramcore2/VGA_B
add wave -position 8  sim:/ramcore2/Q_32
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller/RAMdev_8/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller/RAMdev_16/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller/RAMdev_32/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 5 ps  Iteration: 1  Instance: /ramcore2/RAM_controller
# ** Fatal: (vsim-3734) Index value 238 is out of range 237 downto 0.
#    Time: 1903005 ps  Iteration: 1  Process: /ramcore2/RAM_controller/output_select File: C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd
# Fatal error in Process output_select at C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd line 349
# 
# HDL call sequence:
# Stopped at C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd 349 Process output_select
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd 349 Process output_select
# 
