<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/jump_controller.v<br>
/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/pattern_generator.v<br>
/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/score_logic.v<br>
/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/screen_driver.v<br>
/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec  5 20:47:30 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.369s, Elapsed time = 0h 0m 0.339s, Peak memory usage = 753.145MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.048s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 753.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.017s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 753.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.05s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 753.145MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.072s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 753.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.019s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 753.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 753.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 753.145MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.154s, Elapsed time = 0h 0m 0.152s, Peak memory usage = 753.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 753.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 753.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 22s, Elapsed time = 0h 0m 22s, Peak memory usage = 753.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.102s, Elapsed time = 0h 0m 0.1s, Peak memory usage = 753.145MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.061s, Elapsed time = 0h 0m 0.059s, Peak memory usage = 753.145MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 22s, Elapsed time = 0h 0m 22s, Peak memory usage = 753.145MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>201</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>104</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>893</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>86</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>198</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>609</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>135</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>135</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1032(897 LUT, 135 ALU) / 8640</td>
<td>12%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>201 / 6693</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>201 / 6693</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 26</td>
<td>8%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pattern_generator/frameNumbers[0]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>driver/frameNumber_0_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>score_counter_only/score_tick</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>score_counter_only/score_clock_s1/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>26.556(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pattern_generator/frameNumbers[0]</td>
<td>50.000(MHz)</td>
<td>126.732(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>score_counter_only/score_tick</td>
<td>50.000(MHz)</td>
<td>30.299(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_counter_only/score_tick[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>score_counter_only/score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s13/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s13/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s9/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s9/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s9/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/speedFactor_3_s9/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s17/I0</td>
</tr>
<tr>
<td>11.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>12.372</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s11/I1</td>
</tr>
<tr>
<td>13.471</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s27/I1</td>
</tr>
<tr>
<td>15.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/n79_s27/F</td>
</tr>
<tr>
<td>16.490</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/I1</td>
</tr>
<tr>
<td>17.589</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s21/I0</td>
</tr>
<tr>
<td>19.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>patternGen/n79_s21/F</td>
</tr>
<tr>
<td>20.541</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>21.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>22.600</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>23.699</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>25.285</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>26.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_5_s6/I1</td>
</tr>
<tr>
<td>27.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>28.304</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>patternGen/n95_s0/B[5]</td>
</tr>
<tr>
<td>28.810</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.770</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s68/I1</td>
</tr>
<tr>
<td>30.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/currentState_1_s68/F</td>
</tr>
<tr>
<td>31.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/I0</td>
</tr>
<tr>
<td>32.861</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/F</td>
</tr>
<tr>
<td>33.821</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s66/I1</td>
</tr>
<tr>
<td>34.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s66/F</td>
</tr>
<tr>
<td>35.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s52/I1</td>
</tr>
<tr>
<td>36.979</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/currentState_1_s52/F</td>
</tr>
<tr>
<td>37.939</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s37/I1</td>
</tr>
<tr>
<td>39.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s37/F</td>
</tr>
<tr>
<td>39.998</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s24/I0</td>
</tr>
<tr>
<td>41.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/currentState_1_s24/F</td>
</tr>
<tr>
<td>41.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s14/I1</td>
</tr>
<tr>
<td>43.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>44.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>45.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>46.108</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>47.207</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>48.167</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s17/I1</td>
</tr>
<tr>
<td>49.266</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/currentState_1_s17/F</td>
</tr>
<tr>
<td>50.226</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/I1</td>
</tr>
<tr>
<td>51.325</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/F</td>
</tr>
<tr>
<td>52.285</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s55/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>driver/n975_s55/F</td>
</tr>
<tr>
<td>54.344</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/I1</td>
</tr>
<tr>
<td>55.443</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/F</td>
</tr>
<tr>
<td>56.403</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/I0</td>
</tr>
<tr>
<td>57.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/F</td>
</tr>
<tr>
<td>58.395</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s10/I3</td>
</tr>
<tr>
<td>59.021</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>driver/n975_s10/F</td>
</tr>
<tr>
<td>59.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n969_s12/I0</td>
</tr>
<tr>
<td>61.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n969_s12/F</td>
</tr>
<tr>
<td>61.973</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n969_s9/I2</td>
</tr>
<tr>
<td>62.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n969_s9/F</td>
</tr>
<tr>
<td>63.755</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/dataToSend_6_s7/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>driver/dataToSend_6_s7/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>driver/dataToSend_6_s7</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 31.851, 50.534%; route: 30.720, 48.739%; tC2Q: 0.458, 0.727%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_counter_only/score_tick[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>score_counter_only/score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s13/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s13/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s9/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s9/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s9/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/speedFactor_3_s9/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s17/I0</td>
</tr>
<tr>
<td>11.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>12.372</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s11/I1</td>
</tr>
<tr>
<td>13.471</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s27/I1</td>
</tr>
<tr>
<td>15.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/n79_s27/F</td>
</tr>
<tr>
<td>16.490</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/I1</td>
</tr>
<tr>
<td>17.589</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s21/I0</td>
</tr>
<tr>
<td>19.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>patternGen/n79_s21/F</td>
</tr>
<tr>
<td>20.541</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>21.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>22.600</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>23.699</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>25.285</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>26.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_5_s6/I1</td>
</tr>
<tr>
<td>27.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>28.304</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>patternGen/n95_s0/B[5]</td>
</tr>
<tr>
<td>28.810</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.770</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s68/I1</td>
</tr>
<tr>
<td>30.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/currentState_1_s68/F</td>
</tr>
<tr>
<td>31.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/I0</td>
</tr>
<tr>
<td>32.861</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/F</td>
</tr>
<tr>
<td>33.821</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s66/I1</td>
</tr>
<tr>
<td>34.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s66/F</td>
</tr>
<tr>
<td>35.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s52/I1</td>
</tr>
<tr>
<td>36.979</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/currentState_1_s52/F</td>
</tr>
<tr>
<td>37.939</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s37/I1</td>
</tr>
<tr>
<td>39.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s37/F</td>
</tr>
<tr>
<td>39.998</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s24/I0</td>
</tr>
<tr>
<td>41.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/currentState_1_s24/F</td>
</tr>
<tr>
<td>41.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s14/I1</td>
</tr>
<tr>
<td>43.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>44.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>45.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>46.108</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>47.207</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>48.167</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s17/I1</td>
</tr>
<tr>
<td>49.266</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/currentState_1_s17/F</td>
</tr>
<tr>
<td>50.226</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/I1</td>
</tr>
<tr>
<td>51.325</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/F</td>
</tr>
<tr>
<td>52.285</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s55/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>driver/n975_s55/F</td>
</tr>
<tr>
<td>54.344</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/I1</td>
</tr>
<tr>
<td>55.443</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/F</td>
</tr>
<tr>
<td>56.403</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/I0</td>
</tr>
<tr>
<td>57.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/F</td>
</tr>
<tr>
<td>58.395</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s10/I3</td>
</tr>
<tr>
<td>59.021</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>driver/n975_s10/F</td>
</tr>
<tr>
<td>59.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n972_s12/I0</td>
</tr>
<tr>
<td>61.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n972_s12/F</td>
</tr>
<tr>
<td>61.973</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n972_s9/I2</td>
</tr>
<tr>
<td>62.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n972_s9/F</td>
</tr>
<tr>
<td>63.755</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/dataToSend_3_s7/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>driver/dataToSend_3_s7/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>driver/dataToSend_3_s7</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 31.851, 50.534%; route: 30.720, 48.739%; tC2Q: 0.458, 0.727%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_counter_only/score_tick[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>score_counter_only/score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s13/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s13/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s9/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s9/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s9/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/speedFactor_3_s9/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s17/I0</td>
</tr>
<tr>
<td>11.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>12.372</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s11/I1</td>
</tr>
<tr>
<td>13.471</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s27/I1</td>
</tr>
<tr>
<td>15.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/n79_s27/F</td>
</tr>
<tr>
<td>16.490</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/I1</td>
</tr>
<tr>
<td>17.589</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s21/I0</td>
</tr>
<tr>
<td>19.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>patternGen/n79_s21/F</td>
</tr>
<tr>
<td>20.541</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>21.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>22.600</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>23.699</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>25.285</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>26.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_5_s6/I1</td>
</tr>
<tr>
<td>27.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>28.304</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>patternGen/n95_s0/B[5]</td>
</tr>
<tr>
<td>28.810</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.770</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s68/I1</td>
</tr>
<tr>
<td>30.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/currentState_1_s68/F</td>
</tr>
<tr>
<td>31.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/I0</td>
</tr>
<tr>
<td>32.861</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/F</td>
</tr>
<tr>
<td>33.821</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s66/I1</td>
</tr>
<tr>
<td>34.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s66/F</td>
</tr>
<tr>
<td>35.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s52/I1</td>
</tr>
<tr>
<td>36.979</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/currentState_1_s52/F</td>
</tr>
<tr>
<td>37.939</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s37/I1</td>
</tr>
<tr>
<td>39.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s37/F</td>
</tr>
<tr>
<td>39.998</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s24/I0</td>
</tr>
<tr>
<td>41.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/currentState_1_s24/F</td>
</tr>
<tr>
<td>41.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s14/I1</td>
</tr>
<tr>
<td>43.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>44.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>45.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>46.108</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>47.207</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>48.167</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s17/I1</td>
</tr>
<tr>
<td>49.266</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/currentState_1_s17/F</td>
</tr>
<tr>
<td>50.226</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/I1</td>
</tr>
<tr>
<td>51.325</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/F</td>
</tr>
<tr>
<td>52.285</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s55/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>driver/n975_s55/F</td>
</tr>
<tr>
<td>54.344</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/I1</td>
</tr>
<tr>
<td>55.443</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/F</td>
</tr>
<tr>
<td>56.403</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/I0</td>
</tr>
<tr>
<td>57.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/F</td>
</tr>
<tr>
<td>58.395</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s10/I3</td>
</tr>
<tr>
<td>59.021</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>driver/n975_s10/F</td>
</tr>
<tr>
<td>59.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n974_s12/I0</td>
</tr>
<tr>
<td>61.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n974_s12/F</td>
</tr>
<tr>
<td>61.973</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n974_s9/I2</td>
</tr>
<tr>
<td>62.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n974_s9/F</td>
</tr>
<tr>
<td>63.755</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/dataToSend_1_s7/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>driver/dataToSend_1_s7/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>driver/dataToSend_1_s7</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 31.851, 50.534%; route: 30.720, 48.739%; tC2Q: 0.458, 0.727%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_counter_only/score_tick[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>score_counter_only/score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s13/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s13/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s9/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s9/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s9/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/speedFactor_3_s9/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s17/I0</td>
</tr>
<tr>
<td>11.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>12.372</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s11/I1</td>
</tr>
<tr>
<td>13.471</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s27/I1</td>
</tr>
<tr>
<td>15.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/n79_s27/F</td>
</tr>
<tr>
<td>16.490</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/I1</td>
</tr>
<tr>
<td>17.589</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s21/I0</td>
</tr>
<tr>
<td>19.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>patternGen/n79_s21/F</td>
</tr>
<tr>
<td>20.541</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>21.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>22.600</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>23.699</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>25.285</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>26.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_5_s6/I1</td>
</tr>
<tr>
<td>27.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>28.304</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>patternGen/n95_s0/B[5]</td>
</tr>
<tr>
<td>28.810</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.770</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s68/I1</td>
</tr>
<tr>
<td>30.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/currentState_1_s68/F</td>
</tr>
<tr>
<td>31.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/I0</td>
</tr>
<tr>
<td>32.861</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/F</td>
</tr>
<tr>
<td>33.821</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s66/I1</td>
</tr>
<tr>
<td>34.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s66/F</td>
</tr>
<tr>
<td>35.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s52/I1</td>
</tr>
<tr>
<td>36.979</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/currentState_1_s52/F</td>
</tr>
<tr>
<td>37.939</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s37/I1</td>
</tr>
<tr>
<td>39.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s37/F</td>
</tr>
<tr>
<td>39.998</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s24/I0</td>
</tr>
<tr>
<td>41.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/currentState_1_s24/F</td>
</tr>
<tr>
<td>41.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s14/I1</td>
</tr>
<tr>
<td>43.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>44.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>45.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>46.108</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>47.207</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>48.167</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s17/I1</td>
</tr>
<tr>
<td>49.266</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/currentState_1_s17/F</td>
</tr>
<tr>
<td>50.226</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/I1</td>
</tr>
<tr>
<td>51.325</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/F</td>
</tr>
<tr>
<td>52.285</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s55/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>driver/n975_s55/F</td>
</tr>
<tr>
<td>54.344</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/I1</td>
</tr>
<tr>
<td>55.443</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/F</td>
</tr>
<tr>
<td>56.403</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/I0</td>
</tr>
<tr>
<td>57.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/F</td>
</tr>
<tr>
<td>58.395</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s10/I3</td>
</tr>
<tr>
<td>59.021</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>driver/n975_s10/F</td>
</tr>
<tr>
<td>59.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n971_s13/I0</td>
</tr>
<tr>
<td>61.013</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n971_s13/F</td>
</tr>
<tr>
<td>61.973</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n971_s9/I3</td>
</tr>
<tr>
<td>62.599</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n971_s9/F</td>
</tr>
<tr>
<td>63.559</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/dataToSend_4_s7/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>driver/dataToSend_4_s7/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>driver/dataToSend_4_s7</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 31.655, 50.380%; route: 30.720, 48.891%; tC2Q: 0.458, 0.729%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-43.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_counter_only/score_tick[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>score_counter_only/score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>patternGen/score_10_s3/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s21/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s13/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s13/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s9/I1</td>
</tr>
<tr>
<td>7.361</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_4_s9/F</td>
</tr>
<tr>
<td>8.321</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s9/I1</td>
</tr>
<tr>
<td>9.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/speedFactor_3_s9/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s17/I0</td>
</tr>
<tr>
<td>11.412</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s17/F</td>
</tr>
<tr>
<td>12.372</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_2_s11/I1</td>
</tr>
<tr>
<td>13.471</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s27/I1</td>
</tr>
<tr>
<td>15.530</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/n79_s27/F</td>
</tr>
<tr>
<td>16.490</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/I1</td>
</tr>
<tr>
<td>17.589</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s22/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/n79_s21/I0</td>
</tr>
<tr>
<td>19.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>patternGen/n79_s21/F</td>
</tr>
<tr>
<td>20.541</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_3_s27/I1</td>
</tr>
<tr>
<td>21.640</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_3_s27/F</td>
</tr>
<tr>
<td>22.600</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_4_s8/I1</td>
</tr>
<tr>
<td>23.699</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_4_s8/F</td>
</tr>
<tr>
<td>24.659</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_6_s8/I3</td>
</tr>
<tr>
<td>25.285</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_6_s8/F</td>
</tr>
<tr>
<td>26.245</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/speedFactor_5_s6/I1</td>
</tr>
<tr>
<td>27.344</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/speedFactor_5_s6/F</td>
</tr>
<tr>
<td>28.304</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>patternGen/n95_s0/B[5]</td>
</tr>
<tr>
<td>28.810</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.770</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s68/I1</td>
</tr>
<tr>
<td>30.869</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>patternGen/currentState_1_s68/F</td>
</tr>
<tr>
<td>31.829</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/I0</td>
</tr>
<tr>
<td>32.861</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s73/F</td>
</tr>
<tr>
<td>33.821</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s66/I1</td>
</tr>
<tr>
<td>34.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s66/F</td>
</tr>
<tr>
<td>35.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s52/I1</td>
</tr>
<tr>
<td>36.979</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>patternGen/currentState_1_s52/F</td>
</tr>
<tr>
<td>37.939</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s37/I1</td>
</tr>
<tr>
<td>39.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s37/F</td>
</tr>
<tr>
<td>39.998</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s24/I0</td>
</tr>
<tr>
<td>41.030</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>patternGen/currentState_1_s24/F</td>
</tr>
<tr>
<td>41.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s14/I1</td>
</tr>
<tr>
<td>43.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>patternGen/currentState_1_s14/F</td>
</tr>
<tr>
<td>44.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>45.148</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>46.108</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>47.207</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>48.167</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>patternGen/currentState_1_s17/I1</td>
</tr>
<tr>
<td>49.266</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>patternGen/currentState_1_s17/F</td>
</tr>
<tr>
<td>50.226</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/I1</td>
</tr>
<tr>
<td>51.325</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s69/F</td>
</tr>
<tr>
<td>52.285</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s55/I1</td>
</tr>
<tr>
<td>53.384</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>driver/n975_s55/F</td>
</tr>
<tr>
<td>54.344</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/I1</td>
</tr>
<tr>
<td>55.443</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s33/F</td>
</tr>
<tr>
<td>56.403</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/I0</td>
</tr>
<tr>
<td>57.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s17/F</td>
</tr>
<tr>
<td>58.395</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n975_s10/I3</td>
</tr>
<tr>
<td>59.021</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>driver/n975_s10/F</td>
</tr>
<tr>
<td>59.981</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n968_s12/I2</td>
</tr>
<tr>
<td>60.803</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n968_s12/F</td>
</tr>
<tr>
<td>61.763</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/n968_s9/I2</td>
</tr>
<tr>
<td>62.585</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>driver/n968_s9/F</td>
</tr>
<tr>
<td>63.545</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>driver/dataToSend_7_s7/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>driver/dataToSend_7_s7/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>driver/dataToSend_7_s7</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 31.641, 50.368%; route: 30.720, 48.902%; tC2Q: 0.458, 0.730%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
