// Seed: 2539696339
module module_0 #(
    parameter id_1 = 32'd27
);
  logic _id_1 = id_1;
  assign module_1.id_10 = 0;
  reg [id_1 : -1] id_2;
  always_latch id_2 <= 'h0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    input wire id_9,
    input tri id_10,
    input wand id_11,
    input wire id_12,
    input supply1 id_13,
    output tri1 id_14,
    output tri0 id_15,
    output supply0 id_16,
    input tri id_17,
    output wor id_18,
    input uwire id_19,
    input tri0 id_20,
    input tri id_21,
    output wand id_22
);
  assign id_1 = id_5;
  and primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_17,
      id_19,
      id_2,
      id_20,
      id_21,
      id_3,
      id_4,
      id_5,
      id_6,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
endmodule
