# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 4.18.0-553.30.1.el8_10.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# MIPS-MC_SingleEdge_tb.vhd
# MIPS-MC_SingleEdge.vhd
# mult_div.vhd
# sim.do
# Test_Program_Allinst_MIPS_MCS.asm
# Test_Program_Allinst_MIPS_MCS.txt
# transcript
# wave.do
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Copying /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:14:11 on Nov 28,2024
# vcom -reportprogress 300 mult_div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multiplica
# -- Compiling architecture multiplica of multiplica
# -- Compiling entity divide
# -- Compiling architecture divide of divide
# End time: 16:14:11 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:14:11 on Nov 28,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package p_MIPS_S
# -- Compiling entity reg32bit
# -- Compiling architecture reg32bit of reg32bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package p_MIPS_S
# -- Compiling entity reg_bank
# -- Compiling architecture reg_bank of reg_bank
# -- Loading entity reg32bit
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity datapath
# -- Compiling architecture datapath of datapath
# -- Loading entity reg_bank
# -- Loading entity alu
# -- Loading entity multiplica
# -- Loading entity divide
# -- Compiling entity control_unit
# -- Compiling architecture control_unit of control_unit
# -- Compiling entity MIPS_S
# -- Compiling architecture MIPS_S of MIPS_S
# -- Loading entity datapath
# -- Loading entity control_unit
# End time: 16:14:11 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:14:11 on Nov 28,2024
# vcom -reportprogress 300 MIPS-MC_SingleEdge_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package aux_functions
# -- Compiling package body aux_functions
# -- Loading package aux_functions
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package aux_functions
# -- Compiling entity RAM_mem
# -- Compiling architecture RAM_mem of RAM_mem
# -- Compiling entity CPU_tb
# -- Compiling architecture cpu_tb of cpu_tb
# -- Loading entity RAM_mem
# -- Loading package p_MIPS_S
# -- Loading entity MIPS_S
# End time: 16:14:12 on Nov 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ps work.CPU_tb 
# Start time: 16:14:12 on Nov 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.aux_functions(body)
# Loading work.p_mips_s
# Loading work.cpu_tb(cpu_tb)#1
# Loading work.ram_mem(ram_mem)#1
# Loading work.ram_mem(ram_mem)#2
# Loading ieee.std_logic_signed(body)
# Loading work.mips_s(mips_s)#1
# Loading work.datapath(datapath)#1
# Loading work.reg_bank(reg_bank)#1
# Loading work.reg32bit(reg32bit)#1
# Loading work.reg32bit(reg32bit)#3
# Loading work.alu(alu)#1
# Loading work.multiplica(multiplica)#1
# Loading work.divide(divide)#1
# Loading work.control_unit(control_unit)#1
# Loading work.reg32bit(reg32bit)#2
# 1
# 1
# ** Error: ******************* INVALID INSTRUCTION *************
#    Time: 0 ps  Iteration: 1  Instance: /cpu_tb/cpu/ct
ls
# Cache.vhd
# MIPS-MC_SingleEdge_tb.vhd
# MIPS-MC_SingleEdge.vhd
# modelsim.ini
# mult_div.vhd
# sim.do
# Test_Program_Allinst_MIPS_MCS.asm
# Test_Program_Allinst_MIPS_MCS.txt
# texto.txt
# transcript
# vsim.wlf
# wave.do
# work
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:24:07 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# ** Error: Cache.vhd(8): near ",": (vcom-1576) expecting ';' or ')'.
# ** Note: Cache.vhd(8): VHDL Compiler exiting
# End time: 19:24:07 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:25:07 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# ** Error: Cache.vhd(10): (vcom-1136) Unknown identifier "wire32".
# ** Error: Cache.vhd(11): (vcom-1136) Unknown identifier "wire32".
# ** Error: Cache.vhd(12): (vcom-1136) Unknown identifier "wire32".
# ** Error: Cache.vhd(13): (vcom-1136) Unknown identifier "wire32".
# ** Error: Cache.vhd(14): (vcom-1136) Unknown identifier "sd_logic".
# ** Note: Cache.vhd(16): VHDL Compiler exiting
# End time: 19:25:07 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:25:22 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# ** Error: Cache.vhd(10): (vcom-1136) Unknown identifier "wire32".
# ** Error: Cache.vhd(11): (vcom-1136) Unknown identifier "wire32".
# ** Error: Cache.vhd(12): (vcom-1136) Unknown identifier "wire32".
# ** Error: Cache.vhd(13): (vcom-1136) Unknown identifier "wire32".
# ** Note: Cache.vhd(16): VHDL Compiler exiting
# End time: 19:25:22 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:27:06 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# ** Error: Cache.vhd(11): (vcom-1136) Unknown identifier "cache_instruction_oaddress".
# ** Error: Cache.vhd(11): Bad resolution function (STD_LOGIC_VECTOR) for type (error).
# ** Error: Cache.vhd(11): near ":": (vcom-1576) expecting ';' or ')'.
# ** Note: Cache.vhd(11): VHDL Compiler exiting
# End time: 19:27:06 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:27:31 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(39): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(46): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(60): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(61): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: Cache.vhd(62): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: Cache.vhd(62): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: Cache.vhd(236): VHDL Compiler exiting
# End time: 19:27:31 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:28:29 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(46): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(60): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(61): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: Cache.vhd(62): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: Cache.vhd(62): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: Cache.vhd(236): VHDL Compiler exiting
# End time: 19:28:29 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:28:35 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(46): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(60): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(61): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: Cache.vhd(62): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: Cache.vhd(62): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: Cache.vhd(236): VHDL Compiler exiting
# End time: 19:28:35 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:29:55 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(46): near "<=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(60): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(61): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: Cache.vhd(62): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: Cache.vhd(62): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: Cache.vhd(236): VHDL Compiler exiting
# End time: 19:29:55 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:30:40 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(47): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(60): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(61): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: Cache.vhd(62): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: Cache.vhd(62): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: Cache.vhd(236): VHDL Compiler exiting
# End time: 19:30:40 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:30:56 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(47): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(60): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(61): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: Cache.vhd(62): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: Cache.vhd(62): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: Cache.vhd(236): VHDL Compiler exiting
# End time: 19:30:56 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:31:16 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(47): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(60): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(61): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(62): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: Cache.vhd(62): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: Cache.vhd(62): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: Cache.vhd(236): VHDL Compiler exiting
# End time: 19:31:16 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:32:52 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(47): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(60): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: Cache.vhd(60): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: Cache.vhd(60): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: Cache.vhd(234): VHDL Compiler exiting
# End time: 19:32:52 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:33:02 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(47): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: Cache.vhd(234): VHDL Compiler exiting
# End time: 19:33:02 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:33:44 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(48): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: Cache.vhd(234): VHDL Compiler exiting
# End time: 19:33:44 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:35:26 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(48): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: Cache.vhd(234): VHDL Compiler exiting
# End time: 19:35:27 on Nov 28,2024, Elapsed time: 0:00:01
# Errors: 11, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:36:03 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(48): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: Cache.vhd(234): VHDL Compiler exiting
# End time: 19:36:03 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:39:23 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(47): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(48): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: Cache.vhd(47): (vcom-1272) Length of expected is 24; length of actual is 1.
# ** Note: Cache.vhd(234): VHDL Compiler exiting
# End time: 19:39:24 on Nov 28,2024, Elapsed time: 0:00:01
# Errors: 10, Warnings: 1
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:39:48 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(48): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: Cache.vhd(47): (vcom-1272) Length of expected is 24; length of actual is 1.
# ** Warning: Cache.vhd(47): (vcom-1272) Length of expected is 24; length of actual is 1.
# ** Warning: Cache.vhd(47): (vcom-1272) Length of expected is 24; length of actual is 1.
# ** Warning: Cache.vhd(47): (vcom-1272) Length of expected is 24; length of actual is 1.
# ** Warning: Cache.vhd(47): (vcom-1272) Length of expected is 24; length of actual is 1.
# ** Warning: Cache.vhd(47): (vcom-1272) Length of expected is 24; length of actual is 1.
# ** Warning: Cache.vhd(47): (vcom-1272) Length of expected is 24; length of actual is 1.
# ** Warning: Cache.vhd(47): (vcom-1272) Length of expected is 24; length of actual is 1.
# ** Note: Cache.vhd(234): VHDL Compiler exiting
# End time: 19:39:49 on Nov 28,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 8
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:41:13 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(48): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: Cache.vhd(234): VHDL Compiler exiting
# End time: 19:41:13 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:46:31 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# ** Error: Cache.vhd(58): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: Cache.vhd(59): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: Cache.vhd(234): VHDL Compiler exiting
# End time: 19:46:31 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
vcom Cache.vhd
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 19:46:41 on Nov 28,2024
# vcom -reportprogress 300 Cache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cache_l1
# -- Compiling architecture cache_l1 of cache_l1
# End time: 19:46:41 on Nov 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
