From 5fc08bec9ce68cb970f201c9711466ec034065eb Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Fri, 11 Dec 2015 18:17:45 -0800
Subject: [PATCH 632/793] dma: xilinx: dpdma: Configure QoS value to video
 class

Each channel control register has QoS register bits to
classify its traffic. Use the video class IDs for DPDMA QoS.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/dma/xilinx/xilinx_dpdma.c |   17 +++++++++++++++--
 1 files changed, 15 insertions(+), 2 deletions(-)

diff --git a/drivers/dma/xilinx/xilinx_dpdma.c b/drivers/dma/xilinx/xilinx_dpdma.c
index 728f218..6518e69 100644
--- a/drivers/dma/xilinx/xilinx_dpdma.c
+++ b/drivers/dma/xilinx/xilinx_dpdma.c
@@ -108,6 +108,10 @@
 #define XILINX_DPDMA_CH_CNTL				0x18
 #define XILINX_DPDMA_CH_CNTL_ENABLE			BIT(0)
 #define XILINX_DPDMA_CH_CNTL_PAUSE			BIT(1)
+#define XILINX_DPDMA_CH_CNTL_QOS_DSCR_WR_SHIFT		2
+#define XILINX_DPDMA_CH_CNTL_QOS_DSCR_RD_SHIFT		6
+#define XILINX_DPDMA_CH_CNTL_QOS_DATA_RD_SHIFT		10
+#define XILINX_DPDMA_CH_CNTL_QOS_VID_CLASS		11
 #define XILINX_DPDMA_CH_STATUS				0x1c
 #define XILINX_DPDMA_CH_STATUS_OTRAN_CNT_MASK		(0xf << 21)
 #define XILINX_DPDMA_CH_STATUS_OTRAN_CNT_SHIFT		21
@@ -987,11 +991,20 @@ error:
  * xilinx_dpdma_chan_enable - Enable the channel
  * @chan: DPDMA channel
  *
- * Enable the channel.
+ * Enable the channel. Set the QoS values for video class.
  */
 static inline void xilinx_dpdma_chan_enable(struct xilinx_dpdma_chan *chan)
 {
-	dpdma_set(chan->reg, XILINX_DPDMA_CH_CNTL, XILINX_DPDMA_CH_CNTL_ENABLE);
+	u32 reg;
+
+	reg = XILINX_DPDMA_CH_CNTL_ENABLE;
+	reg |= XILINX_DPDMA_CH_CNTL_QOS_VID_CLASS <<
+	       XILINX_DPDMA_CH_CNTL_QOS_DSCR_WR_SHIFT;
+	reg |= XILINX_DPDMA_CH_CNTL_QOS_VID_CLASS <<
+	       XILINX_DPDMA_CH_CNTL_QOS_DSCR_RD_SHIFT;
+	reg |= XILINX_DPDMA_CH_CNTL_QOS_VID_CLASS <<
+	       XILINX_DPDMA_CH_CNTL_QOS_DATA_RD_SHIFT;
+	dpdma_set(chan->reg, XILINX_DPDMA_CH_CNTL, reg);
 }
 
 /**
-- 
1.7.5.4

