-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111111100010101010110100010101", 
    1 => "00111111001111010010000001001110", 
    2 => "10111101010000110001001001011000", 
    3 => "00111111000010110101110100010001", 
    4 => "00111110010000010111001001101110", 
    5 => "00111110100111100011000001100111", 
    6 => "00111111001011001100011010100000", 
    7 => "00111111011001001001111001101111", 
    8 => "00111111101011110010010000100010", 
    9 => "00111111100011101100001011001111", 
    10 => "10111111000111101000010010110100", 
    11 => "00111110001100001011011100110011", 
    12 => "00111110011000100010000111110110", 
    13 => "10111110100001110011101111011011", 
    14 => "00111110110010111000000101101000", 
    15 => "00111111000011010001110110010000", 
    16 => "00111111011001001001101010001000", 
    17 => "00111111000010101101101000001101", 
    18 => "10111101100111101101110010011001", 
    19 => "10111111010110101010000011001101", 
    20 => "10111110101000010011101010010110", 
    21 => "10111110100001000110000001111010", 
    22 => "00111110011001110100100100100101", 
    23 => "10111101111110100001111111000011", 
    24 => "00111110000100001110011000110000", 
    25 => "00111110110010101010100100101111", 
    26 => "10111011001110100100110110101100", 
    27 => "10111110010101010000101111010001", 
    28 => "10111011010110010010000101101000", 
    29 => "00111111100100100000100101101100", 
    30 => "10111111100011011110001101011010", 
    31 => "10111110101011010010000011110111", 
    32 => "00111110100000100001011111010111", 
    33 => "00111101101011111110001111000111", 
    34 => "10111110011011100110110100001010", 
    35 => "00111110100110110000011011100111", 
    36 => "10111101001001100010010001111100", 
    37 => "10111111000001101100110110001001", 
    38 => "10111110001001101100110111111100", 
    39 => "10111110110011000010011000101100", 
    40 => "10111111100101110100011010011110", 
    41 => "10111110101110100100011011110101", 
    42 => "00111110100001111010011001001100", 
    43 => "10111110100000000101010110010010", 
    44 => "00111110101101101000010100101100", 
    45 => "00111110111000000110101011001011", 
    46 => "10111110010110000011110101010101", 
    47 => "10111110010001000010000000110001", 
    48 => "00111110011001011100101001010111", 
    49 => "10111110101100100100111110111100", 
    50 => "10111111100111111010010111110001", 
    51 => "00111110001101101010101010010101", 
    52 => "10111100110000001001000110000110", 
    53 => "10111101110010010011011111110001", 
    54 => "00111111010000011011001010110110", 
    55 => "10111110100111101100101110001111", 
    56 => "00111101010110010111010011001011", 
    57 => "00111111000010010100110110001000", 
    58 => "00111111000001110111001111000100", 
    59 => "00111111101010010100110001101111", 
    60 => "10111111011100110101010100010101", 
    61 => "00111110100100010010101001111110", 
    62 => "00111110101010000111110101101101", 
    63 => "00111111001101000101000100000110", 
    64 => "00111110011101100011001111101111", 
    65 => "00111100111010101010100101111111", 
    66 => "00111110101010000100100101011100", 
    67 => "00111110010011101000101101010011", 
    68 => "00111110111101001001101001010010", 
    69 => "10111110110110110011000111010110", 
    70 => "10111111101001100110100010101101", 
    71 => "00111110111100011110000100110010", 
    72 => "00111110010111110001100101110001", 
    73 => "00111110001001101110000011011100", 
    74 => "00111101100001100101000010100001", 
    75 => "00111110011100100101001101011110", 
    76 => "00111100101010000011110111011101", 
    77 => "00111110010000010101110011001101", 
    78 => "10111110000111000001101100011110", 
    79 => "00111111000101010101100100001101", 
    80 => "11000000000000111000010111001010", 
    81 => "10111110101100001000000001110000", 
    82 => "00111110101001010011100110010110", 
    83 => "00111110100010111110101000010111", 
    84 => "00111110111000100101100011011011", 
    85 => "00111110110101000000100100111110", 
    86 => "00111100100011001110100000010110", 
    87 => "00111110000111000111010010101001", 
    88 => "10111111010111001011111100001010", 
    89 => "00111101000101001011101011001010", 
    90 => "10111110100101001010011101011100", 
    91 => "00111111000101001100000011110111", 
    92 => "10111110011010001101000011001011", 
    93 => "10111111000111010110010111100100", 
    94 => "10111111001100111001010110001000", 
    95 => "10111110111001110000000010001100", 
    96 => "10111110111111010000001100000111", 
    97 => "10111111000001000001101101110100", 
    98 => "10111111101010100110011111110110", 
    99 => "00111110100010111111010101110011" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

