WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500366 heartbeat IPC: 3.99942 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2500367 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500367 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 8668437 heartbeat IPC: 1.62126 cumulative IPC: 1.62126 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 13585504 heartbeat IPC: 2.03374 cumulative IPC: 1.80422 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 19653660 heartbeat IPC: 1.64795 cumulative IPC: 1.74894 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 24687971 heartbeat IPC: 1.98637 cumulative IPC: 1.80281 (Simulation time: 0 hr 2 min 27 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 30715670 heartbeat IPC: 1.65901 cumulative IPC: 1.77209 (Simulation time: 0 hr 3 min 2 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 28215304 cumulative IPC: 1.77209 (Simulation time: 0 hr 3 min 2 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 28215304 (Simulation time: 0 hr 3 min 2 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77209 instructions: 50000000 cycles: 28215304
CPU 0 Branch Prediction Accuracy: 99.7996% MPKI: 0.0260001 Average ROB Occupancy at Mispredict: 345.525
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0260001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     765351  HIT:     398042  MISS:     367309
LLC LOAD         ACCESS:     261807  HIT:     127379  MISS:     134428
LLC RFO          ACCESS:     249954  HIT:     133467  MISS:     116487
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     246070  HIT:     136300  MISS:     109770
LLC TRANSLATION  ACCESS:       7520  HIT:        896  MISS:       6624
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 273.771 cycles
cpu0_DTLB TOTAL       ACCESS:   14718829  HIT:   14659224  MISS:      59605
cpu0_DTLB LOAD         ACCESS:   14718829  HIT:   14659224  MISS:      59605
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 81.6872 cycles
cpu0_ITLB TOTAL       ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB LOAD         ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   17656431  HIT:   13649797  MISS:    4006634
cpu0_L1D LOAD         ACCESS:   12186073  HIT:    9895591  MISS:    2290482
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5434440  HIT:    3754142  MISS:    1680298
cpu0_L1D TRANSLATION  ACCESS:      35918  HIT:         64  MISS:      35854
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.4577 cycles
cpu0_L1I TOTAL       ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I LOAD         ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     871319  HIT:     351838  MISS:     519481
cpu0_L2C LOAD         ACCESS:     363269  HIT:     101462  MISS:     261807
cpu0_L2C RFO          ACCESS:     250765  HIT:        808  MISS:     249957
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     249707  HIT:     249510  MISS:        197
cpu0_L2C TRANSLATION  ACCESS:       7578  HIT:         58  MISS:       7520
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 214.085 cycles
cpu0_STLB TOTAL       ACCESS:      12846  HIT:       7807  MISS:       5039
cpu0_STLB LOAD         ACCESS:      12846  HIT:       7807  MISS:       5039
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 944.718 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      74432
  ROW_BUFFER_MISS:     183094
 AVG DBUS CONGESTED CYCLE:    3.92745
 WQ ROW_BUFFER_HIT:      12258
  ROW_BUFFER_MISS:      98743  FULL:          0
