<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Extended Processor and Processor Feature Identifiers (LEAF=0x8000_0001)"><title>ExtendedProcessorFeatureIdentifiers in raw_cpuid - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../static.files/rustdoc-9ee3a5e31a2afa3e.css"><meta name="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="raw_cpuid" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (2f8d81f9d 2023-11-21)" data-channel="nightly" data-search-js="search-21db098bdc95be9e.js" data-settings-js="settings-74424d7eec62a23e.js" ><script src="../static.files/storage-fec3eaa3851e447d.js"></script><script defer src="sidebar-items.js"></script><script defer src="../static.files/main-f06f02fd918e3bb3.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-5d8b3c7633ad77ba.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc struct"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../raw_cpuid/index.html">raw_cpuid</a><span class="version">11.0.1</span></h2></div><h2 class="location"><a href="#">ExtendedProcessorFeatureIdentifiers</a></h2><div class="sidebar-elems"><section><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.brand_id">brand_id</a></li><li><a href="#method.extended_signature">extended_signature</a></li><li><a href="#method.has_1gib_pages">has_1gib_pages</a></li><li><a href="#method.has_3dnow">has_3dnow</a></li><li><a href="#method.has_64bit_mode">has_64bit_mode</a></li><li><a href="#method.has_addr_mask_extension">has_addr_mask_extension</a></li><li><a href="#method.has_alt_mov_cr8">has_alt_mov_cr8</a></li><li><a href="#method.has_amd_3dnow_extensions">has_amd_3dnow_extensions</a></li><li><a href="#method.has_cmp_legacy">has_cmp_legacy</a></li><li><a href="#method.has_data_access_bkpt_extension">has_data_access_bkpt_extension</a></li><li><a href="#method.has_execute_disable">has_execute_disable</a></li><li><a href="#method.has_ext_apic_space">has_ext_apic_space</a></li><li><a href="#method.has_fast_fxsave_fxstor">has_fast_fxsave_fxstor</a></li><li><a href="#method.has_fma4">has_fma4</a></li><li><a href="#method.has_ibs">has_ibs</a></li><li><a href="#method.has_lahf_sahf">has_lahf_sahf</a></li><li><a href="#method.has_lwp">has_lwp</a></li><li><a href="#method.has_lzcnt">has_lzcnt</a></li><li><a href="#method.has_misaligned_sse_mode">has_misaligned_sse_mode</a></li><li><a href="#method.has_mmx_extensions">has_mmx_extensions</a></li><li><a href="#method.has_monitorx_mwaitx">has_monitorx_mwaitx</a></li><li><a href="#method.has_nb_perf_cntr_extensions">has_nb_perf_cntr_extensions</a></li><li><a href="#method.has_osvw">has_osvw</a></li><li><a href="#method.has_perf_cntr_extensions">has_perf_cntr_extensions</a></li><li><a href="#method.has_perf_cntr_llc_extensions">has_perf_cntr_llc_extensions</a></li><li><a href="#method.has_perf_tsc">has_perf_tsc</a></li><li><a href="#method.has_prefetchw">has_prefetchw</a></li><li><a href="#method.has_rdtscp">has_rdtscp</a></li><li><a href="#method.has_skinit">has_skinit</a></li><li><a href="#method.has_sse4a">has_sse4a</a></li><li><a href="#method.has_svm">has_svm</a></li><li><a href="#method.has_syscall_sysret">has_syscall_sysret</a></li><li><a href="#method.has_tbm">has_tbm</a></li><li><a href="#method.has_topology_extensions">has_topology_extensions</a></li><li><a href="#method.has_wdt">has_wdt</a></li><li><a href="#method.has_xop">has_xop</a></li><li><a href="#method.pkg_type">pkg_type</a></li></ul><h3><a href="#trait-implementations">Trait Implementations</a></h3><ul class="block trait-implementation"><li><a href="#impl-Debug-for-ExtendedProcessorFeatureIdentifiers">Debug</a></li></ul><h3><a href="#synthetic-implementations">Auto Trait Implementations</a></h3><ul class="block synthetic-implementation"><li><a href="#impl-RefUnwindSafe-for-ExtendedProcessorFeatureIdentifiers">RefUnwindSafe</a></li><li><a href="#impl-Send-for-ExtendedProcessorFeatureIdentifiers">Send</a></li><li><a href="#impl-Sync-for-ExtendedProcessorFeatureIdentifiers">Sync</a></li><li><a href="#impl-Unpin-for-ExtendedProcessorFeatureIdentifiers">Unpin</a></li><li><a href="#impl-UnwindSafe-for-ExtendedProcessorFeatureIdentifiers">UnwindSafe</a></li></ul><h3><a href="#blanket-implementations">Blanket Implementations</a></h3><ul class="block blanket-implementation"><li><a href="#impl-Any-for-T">Any</a></li><li><a href="#impl-Borrow%3CT%3E-for-T">Borrow&lt;T&gt;</a></li><li><a href="#impl-BorrowMut%3CT%3E-for-T">BorrowMut&lt;T&gt;</a></li><li><a href="#impl-From%3CT%3E-for-T">From&lt;T&gt;</a></li><li><a href="#impl-Into%3CU%3E-for-T">Into&lt;U&gt;</a></li><li><a href="#impl-TryFrom%3CU%3E-for-T">TryFrom&lt;U&gt;</a></li><li><a href="#impl-TryInto%3CU%3E-for-T">TryInto&lt;U&gt;</a></li></ul></section><h2><a href="index.html">In crate raw_cpuid</a></h2></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Struct <a href="index.html">raw_cpuid</a>::<wbr><a class="struct" href="#">ExtendedProcessorFeatureIdentifiers</a><button id="copy-path" title="Copy item path to clipboard"><img src="../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../src/raw_cpuid/extended.rs.html#14-20">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub struct ExtendedProcessorFeatureIdentifiers { /* private fields */ }</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Extended Processor and Processor Feature Identifiers (LEAF=0x8000_0001)</p>
<h2 id="platforms"><a href="#platforms">Platforms</a></h2>
<p>✅ AMD 🟡 Intel</p>
</div></details><h2 id="implementations" class="small-section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-ExtendedProcessorFeatureIdentifiers" class="impl"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#22-370">source</a><a href="#impl-ExtendedProcessorFeatureIdentifiers" class="anchor">§</a><h3 class="code-header">impl <a class="struct" href="struct.ExtendedProcessorFeatureIdentifiers.html" title="struct raw_cpuid::ExtendedProcessorFeatureIdentifiers">ExtendedProcessorFeatureIdentifiers</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.extended_signature" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#45-47">source</a><h4 class="code-header">pub fn <a href="#method.extended_signature" class="fn">extended_signature</a>(&amp;self) -&gt; u32</h4></section></summary><div class="docblock"><p>Extended Processor Signature.</p>
<h5 id="amd"><a href="#amd">AMD</a></h5>
<p>The value returned is the same as the value returned in EAX for LEAF=0x0000_0001
(use <code>CpuId.get_feature_info</code> instead)</p>
<h5 id="intel"><a href="#intel">Intel</a></h5>
<p>Vague mention of “Extended Processor Signature”, not clear what it’s supposed to
represent.</p>
<h5 id="platforms-1"><a href="#platforms-1">Platforms</a></h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.pkg_type" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#56-58">source</a><h4 class="code-header">pub fn <a href="#method.pkg_type" class="fn">pkg_type</a>(&amp;self) -&gt; u32</h4></section></summary><div class="docblock"><p>Returns package type on AMD.</p>
<p>Package type. If <code>(Family[7:0] &gt;= 10h)</code>, this field is valid. If
<code>(Family[7:0]&lt;10h)</code>, this field is reserved</p>
<h5 id="platforms-2"><a href="#platforms-2">Platforms</a></h5>
<p>✅ AMD ❌ Intel (reserved)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.brand_id" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#67-69">source</a><h4 class="code-header">pub fn <a href="#method.brand_id" class="fn">brand_id</a>(&amp;self) -&gt; u32</h4></section></summary><div class="docblock"><p>Returns brand ID on AMD.</p>
<p>This field, in conjunction with CPUID <code>LEAF=0x0000_0001_EBX[8BitBrandId]</code>, and used
by firmware to generate the processor name string.</p>
<h5 id="platforms-3"><a href="#platforms-3">Platforms</a></h5>
<p>✅ AMD ❌ Intel (reserved)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_lahf_sahf" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#75-77">source</a><h4 class="code-header">pub fn <a href="#method.has_lahf_sahf" class="fn">has_lahf_sahf</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Is LAHF/SAHF available in 64-bit mode?</p>
<h5 id="platforms-4"><a href="#platforms-4">Platforms</a></h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_cmp_legacy" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#83-85">source</a><h4 class="code-header">pub fn <a href="#method.has_cmp_legacy" class="fn">has_cmp_legacy</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Check support legacy cmp.</p>
<h5 id="platform"><a href="#platform">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_svm" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#91-93">source</a><h4 class="code-header">pub fn <a href="#method.has_svm" class="fn">has_svm</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Secure virtual machine supported.</p>
<h5 id="platform-1"><a href="#platform-1">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_ext_apic_space" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#102-104">source</a><h4 class="code-header">pub fn <a href="#method.has_ext_apic_space" class="fn">has_ext_apic_space</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Extended APIC space.</p>
<p>This bit indicates the presence of extended APIC register space starting at offset
400h from the “APIC Base Address Register,” as specified in the BKDG.</p>
<h5 id="platform-2"><a href="#platform-2">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_alt_mov_cr8" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#110-112">source</a><h4 class="code-header">pub fn <a href="#method.has_alt_mov_cr8" class="fn">has_alt_mov_cr8</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>LOCK MOV CR0 means MOV CR8. See “MOV(CRn)” in APM3.</p>
<h5 id="platform-3"><a href="#platform-3">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_lzcnt" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#122-124">source</a><h4 class="code-header">pub fn <a href="#method.has_lzcnt" class="fn">has_lzcnt</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Is LZCNT available?</p>
<h5 id="amd-1"><a href="#amd-1">AMD</a></h5>
<p>It’s called ABM (Advanced bit manipulation) on AMD and also adds support for
some other instructions.</p>
<h5 id="platforms-5"><a href="#platforms-5">Platforms</a></h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sse4a" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#132-134">source</a><h4 class="code-header">pub fn <a href="#method.has_sse4a" class="fn">has_sse4a</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>XTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support.</p>
<p>See “EXTRQ”, “INSERTQ”,“MOVNTSS”, and “MOVNTSD” in APM4.</p>
<h5 id="platform-4"><a href="#platform-4">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_misaligned_sse_mode" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#141-143">source</a><h4 class="code-header">pub fn <a href="#method.has_misaligned_sse_mode" class="fn">has_misaligned_sse_mode</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Misaligned SSE mode. See “Misaligned Access Support Added for SSE Instructions” in
APM1.</p>
<h5 id="platform-5"><a href="#platform-5">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_prefetchw" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#152-154">source</a><h4 class="code-header">pub fn <a href="#method.has_prefetchw" class="fn">has_prefetchw</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Is PREFETCHW available?</p>
<h5 id="amd-2"><a href="#amd-2">AMD</a></h5>
<p>PREFETCH and PREFETCHW instruction support.</p>
<h5 id="platforms-6"><a href="#platforms-6">Platforms</a></h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_osvw" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#160-162">source</a><h4 class="code-header">pub fn <a href="#method.has_osvw" class="fn">has_osvw</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Indicates OS-visible workaround support</p>
<h5 id="platform-6"><a href="#platform-6">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_ibs" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#168-170">source</a><h4 class="code-header">pub fn <a href="#method.has_ibs" class="fn">has_ibs</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Instruction based sampling.</p>
<h5 id="platform-7"><a href="#platform-7">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_xop" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#176-178">source</a><h4 class="code-header">pub fn <a href="#method.has_xop" class="fn">has_xop</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Extended operation support.</p>
<h5 id="platform-8"><a href="#platform-8">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_skinit" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#187-189">source</a><h4 class="code-header">pub fn <a href="#method.has_skinit" class="fn">has_skinit</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>SKINIT and STGI are supported.</p>
<p>Indicates support for SKINIT and STGI, independent of the value of
<code>MSRC000_0080[SVME]</code>.</p>
<h5 id="platform-9"><a href="#platform-9">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_wdt" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#197-199">source</a><h4 class="code-header">pub fn <a href="#method.has_wdt" class="fn">has_wdt</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Watchdog timer support.</p>
<p>Indicates support for MSRC001_0074.</p>
<h5 id="platform-10"><a href="#platform-10">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_lwp" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#205-207">source</a><h4 class="code-header">pub fn <a href="#method.has_lwp" class="fn">has_lwp</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Lightweight profiling support</p>
<h5 id="platform-11"><a href="#platform-11">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_fma4" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#213-215">source</a><h4 class="code-header">pub fn <a href="#method.has_fma4" class="fn">has_fma4</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Four-operand FMA instruction support.</p>
<h5 id="platform-12"><a href="#platform-12">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_tbm" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#221-223">source</a><h4 class="code-header">pub fn <a href="#method.has_tbm" class="fn">has_tbm</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Trailing bit manipulation instruction support.</p>
<h5 id="platform-13"><a href="#platform-13">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_topology_extensions" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#231-233">source</a><h4 class="code-header">pub fn <a href="#method.has_topology_extensions" class="fn">has_topology_extensions</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Topology extensions support.</p>
<p>Indicates support for CPUID <code>Fn8000_001D_EAX_x[N:0]-CPUID Fn8000_001E_EDX</code>.</p>
<h5 id="platform-14"><a href="#platform-14">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_perf_cntr_extensions" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#241-243">source</a><h4 class="code-header">pub fn <a href="#method.has_perf_cntr_extensions" class="fn">has_perf_cntr_extensions</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Processor performance counter extensions support.</p>
<p>Indicates support for <code>MSRC001_020[A,8,6,4,2,0]</code> and <code>MSRC001_020[B,9,7,5,3,1]</code>.</p>
<h5 id="platform-15"><a href="#platform-15">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_nb_perf_cntr_extensions" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#251-253">source</a><h4 class="code-header">pub fn <a href="#method.has_nb_perf_cntr_extensions" class="fn">has_nb_perf_cntr_extensions</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>NB performance counter extensions support.</p>
<p>Indicates support for <code>MSRC001_024[6,4,2,0]</code> and <code>MSRC001_024[7,5,3,1]</code>.</p>
<h5 id="platform-16"><a href="#platform-16">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_data_access_bkpt_extension" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#261-263">source</a><h4 class="code-header">pub fn <a href="#method.has_data_access_bkpt_extension" class="fn">has_data_access_bkpt_extension</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Data access breakpoint extension.</p>
<p>Indicates support for <code>MSRC001_1027</code> and <code>MSRC001_101[B:9]</code>.</p>
<h5 id="platform-17"><a href="#platform-17">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_perf_tsc" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#271-273">source</a><h4 class="code-header">pub fn <a href="#method.has_perf_tsc" class="fn">has_perf_tsc</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Performance time-stamp counter.</p>
<p>Indicates support for <code>MSRC001_0280</code> <code>[Performance Time Stamp Counter]</code>.</p>
<h5 id="platform-18"><a href="#platform-18">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_perf_cntr_llc_extensions" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#279-281">source</a><h4 class="code-header">pub fn <a href="#method.has_perf_cntr_llc_extensions" class="fn">has_perf_cntr_llc_extensions</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Support for L3 performance counter extension.</p>
<h5 id="platform-19"><a href="#platform-19">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_monitorx_mwaitx" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#287-289">source</a><h4 class="code-header">pub fn <a href="#method.has_monitorx_mwaitx" class="fn">has_monitorx_mwaitx</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Support for MWAITX and MONITORX instructions.</p>
<h5 id="platform-20"><a href="#platform-20">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_addr_mask_extension" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#295-297">source</a><h4 class="code-header">pub fn <a href="#method.has_addr_mask_extension" class="fn">has_addr_mask_extension</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Breakpoint Addressing masking extended to bit 31.</p>
<h5 id="platform-21"><a href="#platform-21">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_syscall_sysret" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#303-305">source</a><h4 class="code-header">pub fn <a href="#method.has_syscall_sysret" class="fn">has_syscall_sysret</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Are fast system calls available.</p>
<h5 id="platforms-7"><a href="#platforms-7">Platforms</a></h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_execute_disable" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#311-313">source</a><h4 class="code-header">pub fn <a href="#method.has_execute_disable" class="fn">has_execute_disable</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Is there support for execute disable bit.</p>
<h5 id="platforms-8"><a href="#platforms-8">Platforms</a></h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_mmx_extensions" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#319-321">source</a><h4 class="code-header">pub fn <a href="#method.has_mmx_extensions" class="fn">has_mmx_extensions</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>AMD extensions to MMX instructions.</p>
<h5 id="platform-22"><a href="#platform-22">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_fast_fxsave_fxstor" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#327-329">source</a><h4 class="code-header">pub fn <a href="#method.has_fast_fxsave_fxstor" class="fn">has_fast_fxsave_fxstor</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>FXSAVE and FXRSTOR instruction optimizations.</p>
<h5 id="platform-23"><a href="#platform-23">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_1gib_pages" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#335-337">source</a><h4 class="code-header">pub fn <a href="#method.has_1gib_pages" class="fn">has_1gib_pages</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Is there support for 1GiB pages.</p>
<h5 id="platforms-9"><a href="#platforms-9">Platforms</a></h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_rdtscp" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#343-345">source</a><h4 class="code-header">pub fn <a href="#method.has_rdtscp" class="fn">has_rdtscp</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Check support for rdtscp instruction.</p>
<h5 id="platforms-10"><a href="#platforms-10">Platforms</a></h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_64bit_mode" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#351-353">source</a><h4 class="code-header">pub fn <a href="#method.has_64bit_mode" class="fn">has_64bit_mode</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Check support for 64-bit mode.</p>
<h5 id="platforms-11"><a href="#platforms-11">Platforms</a></h5>
<p>✅ AMD ✅ Intel</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_amd_3dnow_extensions" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#359-361">source</a><h4 class="code-header">pub fn <a href="#method.has_amd_3dnow_extensions" class="fn">has_amd_3dnow_extensions</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>3DNow AMD extensions.</p>
<h5 id="platform-24"><a href="#platform-24">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_3dnow" class="method"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#367-369">source</a><h4 class="code-header">pub fn <a href="#method.has_3dnow" class="fn">has_3dnow</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>3DNow extensions.</p>
<h5 id="platform-25"><a href="#platform-25">Platform</a></h5>
<p>✅ AMD ❌ Intel (will return false)</p>
</div></details></div></details></div><h2 id="trait-implementations" class="small-section-header">Trait Implementations<a href="#trait-implementations" class="anchor">§</a></h2><div id="trait-implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-Debug-for-ExtendedProcessorFeatureIdentifiers" class="impl"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#372-385">source</a><a href="#impl-Debug-for-ExtendedProcessorFeatureIdentifiers" class="anchor">§</a><h3 class="code-header">impl Debug for <a class="struct" href="struct.ExtendedProcessorFeatureIdentifiers.html" title="struct raw_cpuid::ExtendedProcessorFeatureIdentifiers">ExtendedProcessorFeatureIdentifiers</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.fmt" class="method trait-impl"><a class="src rightside" href="../src/raw_cpuid/extended.rs.html#373-384">source</a><a href="#method.fmt" class="anchor">§</a><h4 class="code-header">fn <a class="fn">fmt</a>(&amp;self, f: &amp;mut Formatter&lt;'_&gt;) -&gt; Result</h4></section></summary><div class='docblock'>Formats the value using the given formatter. <a>Read more</a></div></details></div></details></div><h2 id="synthetic-implementations" class="small-section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor">§</a></h2><div id="synthetic-implementations-list"><section id="impl-RefUnwindSafe-for-ExtendedProcessorFeatureIdentifiers" class="impl"><a href="#impl-RefUnwindSafe-for-ExtendedProcessorFeatureIdentifiers" class="anchor">§</a><h3 class="code-header">impl RefUnwindSafe for <a class="struct" href="struct.ExtendedProcessorFeatureIdentifiers.html" title="struct raw_cpuid::ExtendedProcessorFeatureIdentifiers">ExtendedProcessorFeatureIdentifiers</a></h3></section><section id="impl-Send-for-ExtendedProcessorFeatureIdentifiers" class="impl"><a href="#impl-Send-for-ExtendedProcessorFeatureIdentifiers" class="anchor">§</a><h3 class="code-header">impl Send for <a class="struct" href="struct.ExtendedProcessorFeatureIdentifiers.html" title="struct raw_cpuid::ExtendedProcessorFeatureIdentifiers">ExtendedProcessorFeatureIdentifiers</a></h3></section><section id="impl-Sync-for-ExtendedProcessorFeatureIdentifiers" class="impl"><a href="#impl-Sync-for-ExtendedProcessorFeatureIdentifiers" class="anchor">§</a><h3 class="code-header">impl Sync for <a class="struct" href="struct.ExtendedProcessorFeatureIdentifiers.html" title="struct raw_cpuid::ExtendedProcessorFeatureIdentifiers">ExtendedProcessorFeatureIdentifiers</a></h3></section><section id="impl-Unpin-for-ExtendedProcessorFeatureIdentifiers" class="impl"><a href="#impl-Unpin-for-ExtendedProcessorFeatureIdentifiers" class="anchor">§</a><h3 class="code-header">impl Unpin for <a class="struct" href="struct.ExtendedProcessorFeatureIdentifiers.html" title="struct raw_cpuid::ExtendedProcessorFeatureIdentifiers">ExtendedProcessorFeatureIdentifiers</a></h3></section><section id="impl-UnwindSafe-for-ExtendedProcessorFeatureIdentifiers" class="impl"><a href="#impl-UnwindSafe-for-ExtendedProcessorFeatureIdentifiers" class="anchor">§</a><h3 class="code-header">impl UnwindSafe for <a class="struct" href="struct.ExtendedProcessorFeatureIdentifiers.html" title="struct raw_cpuid::ExtendedProcessorFeatureIdentifiers">ExtendedProcessorFeatureIdentifiers</a></h3></section></div><h2 id="blanket-implementations" class="small-section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor">§</a></h2><div id="blanket-implementations-list"><details class="toggle implementors-toggle"><summary><section id="impl-Any-for-T" class="impl"><a href="#impl-Any-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; Any for T<span class="where fmt-newline">where
    T: 'static + ?Sized,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.type_id" class="method trait-impl"><a href="#method.type_id" class="anchor">§</a><h4 class="code-header">fn <a class="fn">type_id</a>(&amp;self) -&gt; TypeId</h4></section></summary><div class='docblock'>Gets the <code>TypeId</code> of <code>self</code>. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Borrow%3CT%3E-for-T" class="impl"><a href="#impl-Borrow%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; Borrow&lt;T&gt; for T<span class="where fmt-newline">where
    T: ?Sized,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow" class="method trait-impl"><a href="#method.borrow" class="anchor">§</a><h4 class="code-header">fn <a class="fn">borrow</a>(&amp;self) -&gt; &amp;T</h4></section></summary><div class='docblock'>Immutably borrows from an owned value. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-BorrowMut%3CT%3E-for-T" class="impl"><a href="#impl-BorrowMut%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; BorrowMut&lt;T&gt; for T<span class="where fmt-newline">where
    T: ?Sized,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow_mut" class="method trait-impl"><a href="#method.borrow_mut" class="anchor">§</a><h4 class="code-header">fn <a class="fn">borrow_mut</a>(&amp;mut self) -&gt; &amp;mut T</h4></section></summary><div class='docblock'>Mutably borrows from an owned value. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-From%3CT%3E-for-T" class="impl"><a href="#impl-From%3CT%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; From&lt;T&gt; for T</h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.from" class="method trait-impl"><a href="#method.from" class="anchor">§</a><h4 class="code-header">fn <a class="fn">from</a>(t: T) -&gt; T</h4></section></summary><div class="docblock"><p>Returns the argument unchanged.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Into%3CU%3E-for-T" class="impl"><a href="#impl-Into%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; Into&lt;U&gt; for T<span class="where fmt-newline">where
    U: From&lt;T&gt;,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.into" class="method trait-impl"><a href="#method.into" class="anchor">§</a><h4 class="code-header">fn <a class="fn">into</a>(self) -&gt; U</h4></section></summary><div class="docblock"><p>Calls <code>U::from(self)</code>.</p>
<p>That is, this conversion is whatever the implementation of
<code>[From]&lt;T&gt; for U</code> chooses to do.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryFrom%3CU%3E-for-T" class="impl"><a href="#impl-TryFrom%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; TryFrom&lt;U&gt; for T<span class="where fmt-newline">where
    U: Into&lt;T&gt;,</span></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error-1" class="associatedtype trait-impl"><a href="#associatedtype.Error-1" class="anchor">§</a><h4 class="code-header">type <a class="associatedtype">Error</a> = Infallible</h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_from" class="method trait-impl"><a href="#method.try_from" class="anchor">§</a><h4 class="code-header">fn <a class="fn">try_from</a>(value: U) -&gt; Result&lt;T, &lt;T as TryFrom&lt;U&gt;&gt;::Error&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryInto%3CU%3E-for-T" class="impl"><a href="#impl-TryInto%3CU%3E-for-T" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; TryInto&lt;U&gt; for T<span class="where fmt-newline">where
    U: TryFrom&lt;T&gt;,</span></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error" class="associatedtype trait-impl"><a href="#associatedtype.Error" class="anchor">§</a><h4 class="code-header">type <a class="associatedtype">Error</a> = &lt;U as TryFrom&lt;T&gt;&gt;::Error</h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_into" class="method trait-impl"><a href="#method.try_into" class="anchor">§</a><h4 class="code-header">fn <a class="fn">try_into</a>(self) -&gt; Result&lt;U, &lt;U as TryFrom&lt;T&gt;&gt;::Error&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details></div></section></div></main></body></html>