
ubuntu-preinstalled/unshare:     file format elf32-littlearm


Disassembly of section .init:

000010d0 <.init>:
    10d0:	push	{r3, lr}
    10d4:	bl	21f8 <mount@plt+0xd68>
    10d8:	pop	{r3, pc}

Disassembly of section .plt:

000010dc <raise@plt-0x14>:
    10dc:	push	{lr}		; (str lr, [sp, #-4]!)
    10e0:	ldr	lr, [pc, #4]	; 10ec <raise@plt-0x4>
    10e4:	add	lr, pc, lr
    10e8:	ldr	pc, [lr, #8]!
    10ec:	andeq	r4, r1, r0, lsr #27

000010f0 <raise@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #20, 20	; 0x14000
    10f8:	ldr	pc, [ip, #3488]!	; 0xda0

000010fc <strcmp@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #20, 20	; 0x14000
    1104:	ldr	pc, [ip, #3480]!	; 0xd98

00001108 <__cxa_finalize@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #20, 20	; 0x14000
    1110:	ldr	pc, [ip, #3472]!	; 0xd90

00001114 <strtol@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #20, 20	; 0x14000
    111c:	ldr	pc, [ip, #3464]!	; 0xd88

00001120 <strcspn@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #20, 20	; 0x14000
    1128:	ldr	pc, [ip, #3456]!	; 0xd80

0000112c <read@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #20, 20	; 0x14000
    1134:	ldr	pc, [ip, #3448]!	; 0xd78

00001138 <free@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #20, 20	; 0x14000
    1140:	ldr	pc, [ip, #3440]!	; 0xd70

00001144 <unshare@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #20, 20	; 0x14000
    114c:	ldr	pc, [ip, #3432]!	; 0xd68

00001150 <nanosleep@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #20, 20	; 0x14000
    1158:	ldr	pc, [ip, #3424]!	; 0xd60

0000115c <ferror@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #20, 20	; 0x14000
    1164:	ldr	pc, [ip, #3416]!	; 0xd58

00001168 <strndup@plt>:
    1168:			; <UNDEFINED> instruction: 0xe7fd4778
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #20, 20	; 0x14000
    1174:	ldr	pc, [ip, #3404]!	; 0xd4c

00001178 <_exit@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #20, 20	; 0x14000
    1180:	ldr	pc, [ip, #3396]!	; 0xd44

00001184 <memcpy@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #20, 20	; 0x14000
    118c:	ldr	pc, [ip, #3388]!	; 0xd3c

00001190 <execvp@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #20, 20	; 0x14000
    1198:	ldr	pc, [ip, #3380]!	; 0xd34

0000119c <__strtoull_internal@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #20, 20	; 0x14000
    11a4:	ldr	pc, [ip, #3372]!	; 0xd2c

000011a8 <dcgettext@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #20, 20	; 0x14000
    11b0:	ldr	pc, [ip, #3364]!	; 0xd24

000011b4 <strdup@plt>:
    11b4:			; <UNDEFINED> instruction: 0xe7fd4778
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #20, 20	; 0x14000
    11c0:	ldr	pc, [ip, #3352]!	; 0xd18

000011c4 <__stack_chk_fail@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #20, 20	; 0x14000
    11cc:	ldr	pc, [ip, #3344]!	; 0xd10

000011d0 <textdomain@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #20, 20	; 0x14000
    11d8:	ldr	pc, [ip, #3336]!	; 0xd08

000011dc <chdir@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #20, 20	; 0x14000
    11e4:	ldr	pc, [ip, #3328]!	; 0xd00

000011e8 <strcasecmp@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #20, 20	; 0x14000
    11f0:	ldr	pc, [ip, #3320]!	; 0xcf8

000011f4 <err@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #20, 20	; 0x14000
    11fc:	ldr	pc, [ip, #3312]!	; 0xcf0

00001200 <geteuid@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #20, 20	; 0x14000
    1208:	ldr	pc, [ip, #3304]!	; 0xce8

0000120c <setgroups@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #20, 20	; 0x14000
    1214:	ldr	pc, [ip, #3296]!	; 0xce0

00001218 <getegid@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #20, 20	; 0x14000
    1220:	ldr	pc, [ip, #3288]!	; 0xcd8

00001224 <waitpid@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #20, 20	; 0x14000
    122c:	ldr	pc, [ip, #3280]!	; 0xcd0

00001230 <strcpy@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #20, 20	; 0x14000
    1238:	ldr	pc, [ip, #3272]!	; 0xcc8

0000123c <chroot@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #20, 20	; 0x14000
    1244:	ldr	pc, [ip, #3264]!	; 0xcc0

00001248 <__fpending@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #20, 20	; 0x14000
    1250:	ldr	pc, [ip, #3256]!	; 0xcb8

00001254 <open64@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #20, 20	; 0x14000
    125c:	ldr	pc, [ip, #3248]!	; 0xcb0

00001260 <getenv@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #20, 20	; 0x14000
    1268:	ldr	pc, [ip, #3240]!	; 0xca8

0000126c <setgid@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #20, 20	; 0x14000
    1274:	ldr	pc, [ip, #3232]!	; 0xca0

00001278 <malloc@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #20, 20	; 0x14000
    1280:	ldr	pc, [ip, #3224]!	; 0xc98

00001284 <__libc_start_main@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #20, 20	; 0x14000
    128c:	ldr	pc, [ip, #3216]!	; 0xc90

00001290 <__gmon_start__@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #20, 20	; 0x14000
    1298:	ldr	pc, [ip, #3208]!	; 0xc88

0000129c <getopt_long@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #20, 20	; 0x14000
    12a4:	ldr	pc, [ip, #3200]!	; 0xc80

000012a8 <kill@plt>:
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #20, 20	; 0x14000
    12b0:	ldr	pc, [ip, #3192]!	; 0xc78

000012b4 <__ctype_b_loc@plt>:
    12b4:	add	ip, pc, #0, 12
    12b8:	add	ip, ip, #20, 20	; 0x14000
    12bc:	ldr	pc, [ip, #3184]!	; 0xc70

000012c0 <getpid@plt>:
    12c0:	add	ip, pc, #0, 12
    12c4:	add	ip, ip, #20, 20	; 0x14000
    12c8:	ldr	pc, [ip, #3176]!	; 0xc68

000012cc <exit@plt>:
    12cc:	add	ip, pc, #0, 12
    12d0:	add	ip, ip, #20, 20	; 0x14000
    12d4:	ldr	pc, [ip, #3168]!	; 0xc60

000012d8 <strtoul@plt>:
    12d8:	add	ip, pc, #0, 12
    12dc:	add	ip, ip, #20, 20	; 0x14000
    12e0:	ldr	pc, [ip, #3160]!	; 0xc58

000012e4 <strlen@plt>:
    12e4:	add	ip, pc, #0, 12
    12e8:	add	ip, ip, #20, 20	; 0x14000
    12ec:	ldr	pc, [ip, #3152]!	; 0xc50

000012f0 <__libc_current_sigrtmax@plt>:
    12f0:	add	ip, pc, #0, 12
    12f4:	add	ip, ip, #20, 20	; 0x14000
    12f8:	ldr	pc, [ip, #3144]!	; 0xc48

000012fc <strchr@plt>:
    12fc:	add	ip, pc, #0, 12
    1300:	add	ip, ip, #20, 20	; 0x14000
    1304:	ldr	pc, [ip, #3136]!	; 0xc40

00001308 <warnx@plt>:
    1308:	add	ip, pc, #0, 12
    130c:	add	ip, ip, #20, 20	; 0x14000
    1310:	ldr	pc, [ip, #3128]!	; 0xc38

00001314 <__errno_location@plt>:
    1314:	add	ip, pc, #0, 12
    1318:	add	ip, ip, #20, 20	; 0x14000
    131c:	ldr	pc, [ip, #3120]!	; 0xc30

00001320 <strncasecmp@plt>:
    1320:	add	ip, pc, #0, 12
    1324:	add	ip, ip, #20, 20	; 0x14000
    1328:	ldr	pc, [ip, #3112]!	; 0xc28

0000132c <__cxa_atexit@plt>:
    132c:			; <UNDEFINED> instruction: 0xe7fd4778
    1330:	add	ip, pc, #0, 12
    1334:	add	ip, ip, #20, 20	; 0x14000
    1338:	ldr	pc, [ip, #3100]!	; 0xc1c

0000133c <__vasprintf_chk@plt>:
    133c:	add	ip, pc, #0, 12
    1340:	add	ip, ip, #20, 20	; 0x14000
    1344:	ldr	pc, [ip, #3092]!	; 0xc14

00001348 <__xpg_basename@plt>:
    1348:	add	ip, pc, #0, 12
    134c:	add	ip, ip, #20, 20	; 0x14000
    1350:	ldr	pc, [ip, #3084]!	; 0xc0c

00001354 <fgetc@plt>:
    1354:	add	ip, pc, #0, 12
    1358:	add	ip, ip, #20, 20	; 0x14000
    135c:	ldr	pc, [ip, #3076]!	; 0xc04

00001360 <__printf_chk@plt>:
    1360:	add	ip, pc, #0, 12
    1364:	add	ip, ip, #20, 20	; 0x14000
    1368:	ldr	pc, [ip, #3068]!	; 0xbfc

0000136c <prctl@plt>:
    136c:	add	ip, pc, #0, 12
    1370:	add	ip, ip, #20, 20	; 0x14000
    1374:	ldr	pc, [ip, #3060]!	; 0xbf4

00001378 <strtod@plt>:
    1378:	add	ip, pc, #0, 12
    137c:	add	ip, ip, #20, 20	; 0x14000
    1380:	ldr	pc, [ip, #3052]!	; 0xbec

00001384 <write@plt>:
    1384:	add	ip, pc, #0, 12
    1388:	add	ip, ip, #20, 20	; 0x14000
    138c:	ldr	pc, [ip, #3044]!	; 0xbe4

00001390 <__fprintf_chk@plt>:
    1390:	add	ip, pc, #0, 12
    1394:	add	ip, ip, #20, 20	; 0x14000
    1398:	ldr	pc, [ip, #3036]!	; 0xbdc

0000139c <fclose@plt>:
    139c:	add	ip, pc, #0, 12
    13a0:	add	ip, ip, #20, 20	; 0x14000
    13a4:	ldr	pc, [ip, #3028]!	; 0xbd4

000013a8 <pipe@plt>:
    13a8:	add	ip, pc, #0, 12
    13ac:	add	ip, ip, #20, 20	; 0x14000
    13b0:	ldr	pc, [ip, #3020]!	; 0xbcc

000013b4 <setlocale@plt>:
    13b4:	add	ip, pc, #0, 12
    13b8:	add	ip, ip, #20, 20	; 0x14000
    13bc:	ldr	pc, [ip, #3012]!	; 0xbc4

000013c0 <fork@plt>:
    13c0:	add	ip, pc, #0, 12
    13c4:	add	ip, ip, #20, 20	; 0x14000
    13c8:	ldr	pc, [ip, #3004]!	; 0xbbc

000013cc <errx@plt>:
    13cc:	add	ip, pc, #0, 12
    13d0:	add	ip, ip, #20, 20	; 0x14000
    13d4:	ldr	pc, [ip, #2996]!	; 0xbb4

000013d8 <execl@plt>:
    13d8:	add	ip, pc, #0, 12
    13dc:	add	ip, ip, #20, 20	; 0x14000
    13e0:	ldr	pc, [ip, #2988]!	; 0xbac

000013e4 <warn@plt>:
    13e4:	add	ip, pc, #0, 12
    13e8:	add	ip, ip, #20, 20	; 0x14000
    13ec:	ldr	pc, [ip, #2980]!	; 0xba4

000013f0 <fputc@plt>:
    13f0:	add	ip, pc, #0, 12
    13f4:	add	ip, ip, #20, 20	; 0x14000
    13f8:	ldr	pc, [ip, #2972]!	; 0xb9c

000013fc <setuid@plt>:
    13fc:	add	ip, pc, #0, 12
    1400:	add	ip, ip, #20, 20	; 0x14000
    1404:	ldr	pc, [ip, #2964]!	; 0xb94

00001408 <localeconv@plt>:
    1408:	add	ip, pc, #0, 12
    140c:	add	ip, ip, #20, 20	; 0x14000
    1410:	ldr	pc, [ip, #2956]!	; 0xb8c

00001414 <__strtoll_internal@plt>:
    1414:	add	ip, pc, #0, 12
    1418:	add	ip, ip, #20, 20	; 0x14000
    141c:	ldr	pc, [ip, #2948]!	; 0xb84

00001420 <bindtextdomain@plt>:
    1420:	add	ip, pc, #0, 12
    1424:	add	ip, ip, #20, 20	; 0x14000
    1428:	ldr	pc, [ip, #2940]!	; 0xb7c

0000142c <__libc_current_sigrtmin@plt>:
    142c:	add	ip, pc, #0, 12
    1430:	add	ip, ip, #20, 20	; 0x14000
    1434:	ldr	pc, [ip, #2932]!	; 0xb74

00001438 <__xstat64@plt>:
    1438:	add	ip, pc, #0, 12
    143c:	add	ip, ip, #20, 20	; 0x14000
    1440:	ldr	pc, [ip, #2924]!	; 0xb6c

00001444 <fputs@plt>:
    1444:	add	ip, pc, #0, 12
    1448:	add	ip, ip, #20, 20	; 0x14000
    144c:	ldr	pc, [ip, #2916]!	; 0xb64

00001450 <strncmp@plt>:
    1450:	add	ip, pc, #0, 12
    1454:	add	ip, ip, #20, 20	; 0x14000
    1458:	ldr	pc, [ip, #2908]!	; 0xb5c

0000145c <abort@plt>:
    145c:	add	ip, pc, #0, 12
    1460:	add	ip, ip, #20, 20	; 0x14000
    1464:	ldr	pc, [ip, #2900]!	; 0xb54

00001468 <close@plt>:
    1468:			; <UNDEFINED> instruction: 0xe7fd4778
    146c:	add	ip, pc, #0, 12
    1470:	add	ip, ip, #20, 20	; 0x14000
    1474:	ldr	pc, [ip, #2888]!	; 0xb48

00001478 <__snprintf_chk@plt>:
    1478:	add	ip, pc, #0, 12
    147c:	add	ip, ip, #20, 20	; 0x14000
    1480:	ldr	pc, [ip, #2880]!	; 0xb40

00001484 <strspn@plt>:
    1484:	add	ip, pc, #0, 12
    1488:	add	ip, ip, #20, 20	; 0x14000
    148c:	ldr	pc, [ip, #2872]!	; 0xb38

00001490 <mount@plt>:
    1490:	add	ip, pc, #0, 12
    1494:	add	ip, ip, #20, 20	; 0x14000
    1498:	ldr	pc, [ip, #2864]!	; 0xb30

Disassembly of section .text:

000014a0 <.text>:
    14a0:	blcs	fe23f824 <mount@plt+0xfe23e394>
    14a4:	blcc	fe23f828 <mount@plt+0xfe23e398>
    14a8:	push	{r1, r3, r4, r5, r6, sl, lr}
    14ac:			; <UNDEFINED> instruction: 0xb0994ff0
    14b0:			; <UNDEFINED> instruction: 0x460f58d3
    14b4:			; <UNDEFINED> instruction: 0xf8df4680
    14b8:	ldmdavs	fp, {r2, r3, r4, r5, r6, r8, r9, fp, lr}
    14bc:			; <UNDEFINED> instruction: 0xf04f9317
    14c0:			; <UNDEFINED> instruction: 0xf7ff0300
    14c4:	ldrbtmi	lr, [ip], #-3742	; 0xfffff162
    14c8:	blge	1b3f84c <mount@plt+0x1b3e3bc>
    14cc:			; <UNDEFINED> instruction: 0xf8df2600
    14d0:	ldrbtmi	r9, [sl], #2924	; 0xb6c
    14d4:			; <UNDEFINED> instruction: 0xf10a4635
    14d8:	ldrbtmi	r0, [r9], #2600	; 0xa28
    14dc:			; <UNDEFINED> instruction: 0xf7ff900f
    14e0:			; <UNDEFINED> instruction: 0xf8dfee9c
    14e4:	ldrbtmi	r1, [r9], #-2908	; 0xfffff4a4
    14e8:	andcs	r4, r6, r3, lsl #12
    14ec:			; <UNDEFINED> instruction: 0xf7ff9310
    14f0:			; <UNDEFINED> instruction: 0xf8dfef62
    14f4:			; <UNDEFINED> instruction: 0x46201b50
    14f8:			; <UNDEFINED> instruction: 0xf7ff4479
    14fc:	qadd8mi	lr, r0, r2
    1500:	mcr	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1504:	bleq	103f888 <mount@plt+0x103e3f8>
    1508:			; <UNDEFINED> instruction: 0xf0024478
    150c:			; <UNDEFINED> instruction: 0xf8dffe2d
    1510:			; <UNDEFINED> instruction: 0x960a3b3c
    1514:	movwls	r4, #50299	; 0xc47b
    1518:	movwls	r3, #45832	; 0xb308
    151c:	orrcs	pc, r8, #1325400064	; 0x4f000000
    1520:	ldrmi	r9, [fp], r9, lsl #12
    1524:			; <UNDEFINED> instruction: 0xf04f9608
    1528:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    152c:	strls	r6, [r3], -r4, lsl #12
    1530:	strvs	lr, [r6], -sp, asr #19
    1534:	movwls	r9, #58882	; 0xe602
    1538:	blcs	53f8bc <mount@plt+0x53e42c>
    153c:	ldrbmi	r2, [r3], -r0, lsl #8
    1540:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    1544:	strls	r4, [r0], #-1600	; 0xfffff9c0
    1548:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    154c:			; <UNDEFINED> instruction: 0xf0001c42
    1550:			; <UNDEFINED> instruction: 0xf1a081ee
    1554:	bcs	1001e68 <mount@plt+0x10009d8>
    1558:	movhi	pc, #0, 4
    155c:			; <UNDEFINED> instruction: 0xf012e8df
    1560:	orrseq	r0, lr, #-2147483612	; 0x80000024
    1564:	orrseq	r0, lr, #2013265922	; 0x78000002
    1568:	orrseq	r0, lr, #-2147483617	; 0x8000001f
    156c:	orrseq	r0, lr, #2013265922	; 0x78000002
    1570:	orrseq	r0, lr, #2013265922	; 0x78000002
    1574:	orrseq	r0, lr, #2013265922	; 0x78000002
    1578:	orrseq	r0, lr, #2013265922	; 0x78000002
    157c:			; <UNDEFINED> instruction: 0x0177039e
    1580:	orrseq	r0, lr, #-1073741800	; 0xc0000018
    1584:	teqeq	r4, sl, asr #2
    1588:	orrseq	r0, lr, #2013265922	; 0x78000002
    158c:	orrseq	r0, lr, #2013265922	; 0x78000002
    1590:	orrseq	r0, lr, #2013265922	; 0x78000002
    1594:	orrseq	r0, lr, #2013265922	; 0x78000002
    1598:	orrseq	r0, lr, #2013265922	; 0x78000002
    159c:	orrseq	r0, lr, #2013265922	; 0x78000002
    15a0:	orrseq	r0, lr, #2013265922	; 0x78000002
    15a4:	umaaleq	r0, pc, lr, r3	; <UNPREDICTABLE>
    15a8:	rsbseq	r0, ip, #2013265922	; 0x78000002
    15ac:	orrseq	r0, lr, #-2147483642	; 0x80000006
    15b0:	orrseq	r0, lr, #2013265922	; 0x78000002
    15b4:	rsceq	r0, r6, r0, lsl #2
    15b8:	smulleq	r0, ip, lr, r3
    15bc:	smulleq	r0, r5, lr, r3
    15c0:	orrseq	r0, lr, #2013265922	; 0x78000002
    15c4:	orrseq	r0, lr, #171	; 0xab
    15c8:	orrseq	r0, lr, #164	; 0xa4
    15cc:	orrseq	r0, lr, #2013265922	; 0x78000002
    15d0:	orrseq	r0, lr, #2013265922	; 0x78000002
    15d4:	orrseq	r0, lr, #2013265922	; 0x78000002
    15d8:	umullseq	r0, r2, lr, r3
    15dc:	subseq	r0, r1, r4, ror r0
    15e0:			; <UNDEFINED> instruction: 0xf8df0041
    15e4:			; <UNDEFINED> instruction: 0xf8593a70
    15e8:	stmdavs	r0!, {r0, r1, lr}
    15ec:			; <UNDEFINED> instruction: 0xf0002800
    15f0:			; <UNDEFINED> instruction: 0xf0028162
    15f4:	vmlsne.f64	d15, d19, d15
    15f8:	vsubw.s8	<illegal reg q12.5>, q0, d6
    15fc:	strcs	r8, [r1, #-1246]	; 0xfffffb22
    1600:			; <UNDEFINED> instruction: 0xf8dfe79a
    1604:			; <UNDEFINED> instruction: 0xf8df3a50
    1608:			; <UNDEFINED> instruction: 0xf8591a50
    160c:	ldrbtmi	r3, [r9], #-3
    1610:			; <UNDEFINED> instruction: 0x4620681c
    1614:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1618:			; <UNDEFINED> instruction: 0xf0002800
    161c:			; <UNDEFINED> instruction: 0xf8df83de
    1620:			; <UNDEFINED> instruction: 0x46201a3c
    1624:			; <UNDEFINED> instruction: 0xf7ff4479
    1628:	stmdacs	r0, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    162c:	bicshi	pc, r4, #0
    1630:	bne	b3f9b4 <mount@plt+0xb3e524>
    1634:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1638:			; <UNDEFINED> instruction: 0xf7ff2000
    163c:			; <UNDEFINED> instruction: 0x4622edb6
    1640:	andcs	r4, r1, r1, lsl #12
    1644:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1648:	bcc	23f9cc <mount@plt+0x23e53c>
    164c:	bleq	3d790 <mount@plt+0x3c300>
    1650:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1654:	subls	pc, r4, sp, asr #17
    1658:			; <UNDEFINED> instruction: 0x462e46b1
    165c:	ldmdavs	ip, {r0, r1, r3, r8, sl, fp, ip, pc}
    1660:	eorseq	pc, fp, r5, asr r8	; <UNPREDICTABLE>
    1664:			; <UNDEFINED> instruction: 0xf7ff4621
    1668:	stmdacs	r0, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    166c:	mvnhi	pc, r0
    1670:	bleq	7daa4 <mount@plt+0x7c614>
    1674:	svceq	0x0004f1bb
    1678:			; <UNDEFINED> instruction: 0xf8dfd1f2
    167c:	andcs	r1, r5, #232, 18	; 0x3a0000
    1680:			; <UNDEFINED> instruction: 0xe7d94479
    1684:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1688:	vst1.8	{d25-d26}, [r2], r2
    168c:	andls	r3, r2, #0, 4
    1690:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1694:	movwls	r6, #14363	; 0x381b
    1698:			; <UNDEFINED> instruction: 0xf47f2b00
    169c:			; <UNDEFINED> instruction: 0xf8dfaf4d
    16a0:	ldrbtmi	r3, [fp], #-2504	; 0xfffff638
    16a4:	strb	r9, [r7, -r3, lsl #6]
    16a8:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    16ac:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    16b0:	movwls	r6, #18459	; 0x481b
    16b4:			; <UNDEFINED> instruction: 0xf8dfe740
    16b8:	bls	8fd30 <mount@plt+0x8e8a0>
    16bc:	addvs	pc, r0, #66	; 0x42
    16c0:			; <UNDEFINED> instruction: 0xf8599202
    16c4:	ldmdavs	r9, {r0, r1, ip, sp}
    16c8:			; <UNDEFINED> instruction: 0xf43f2900
    16cc:			; <UNDEFINED> instruction: 0xf8dfaf35
    16d0:	ldrbtmi	r3, [fp], #-2460	; 0xfffff664
    16d4:	bcs	1b844 <mount@plt+0x1a3b4>
    16d8:	svcge	0x002ef43f
    16dc:			; <UNDEFINED> instruction: 0xf1b2681a
    16e0:			; <UNDEFINED> instruction: 0xf0006f80
    16e4:	movwcc	r8, #49420	; 0xc10c
    16e8:	blls	bb6c0 <mount@plt+0xba230>
    16ec:	orrpl	pc, r0, #67	; 0x43
    16f0:	movwcs	r9, #4866	; 0x1302
    16f4:	ldr	r9, [pc, -r7, lsl #6]
    16f8:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16fc:			; <UNDEFINED> instruction: 0xf0429a02
    1700:	andls	r5, r2, #0, 4
    1704:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1708:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    170c:	svcge	0x0014f43f
    1710:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1714:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1718:			; <UNDEFINED> instruction: 0xf43f2a00
    171c:	ldmdavs	sl, {r0, r2, r3, r8, r9, sl, fp, sp, pc}
    1720:	svcpl	0x0000f1b2
    1724:	sbcshi	pc, fp, r0
    1728:	ldrb	r3, [r4, ip, lsl #6]!
    172c:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1730:			; <UNDEFINED> instruction: 0xf0429a02
    1734:	andls	r4, r2, #128, 4
    1738:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    173c:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    1740:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {1}
    1744:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1748:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    174c:			; <UNDEFINED> instruction: 0xf43f2a00
    1750:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    1754:	svcmi	0x0080f1b2
    1758:	adcshi	pc, r9, r0
    175c:	ldrb	r3, [r4, ip, lsl #6]!
    1760:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1764:	vst1.8	{d25-d26}, [r2], r2
    1768:	andls	r3, r2, #0, 4
    176c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1770:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    1774:	mcrge	4, 7, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    1778:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    177c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1780:			; <UNDEFINED> instruction: 0xf43f2a00
    1784:	ldmdavs	sl, {r0, r3, r4, r6, r7, r9, sl, fp, sp, pc}
    1788:	svccc	0x0000f5b2
    178c:	addshi	pc, r7, r0
    1790:	ldrb	r3, [r4, ip, lsl #6]!
    1794:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1798:			; <UNDEFINED> instruction: 0xf0429a02
    179c:	andls	r6, r2, #0, 4
    17a0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    17a4:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    17a8:	mcrge	4, 6, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    17ac:	stmiacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    17b0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    17b4:			; <UNDEFINED> instruction: 0xf43f2a00
    17b8:	ldmdavs	sl, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}
    17bc:	svcvs	0x0000f1b2
    17c0:	adchi	pc, sp, r0
    17c4:	ldrb	r3, [r4, ip, lsl #6]!
    17c8:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17cc:	andcs	r2, r0, r5, lsl #4
    17d0:			; <UNDEFINED> instruction: 0xf7ff4479
    17d4:			; <UNDEFINED> instruction: 0xf8dfecea
    17d8:			; <UNDEFINED> instruction: 0xf8df28ac
    17dc:			; <UNDEFINED> instruction: 0xf85938ac
    17e0:	ldrbtmi	r2, [fp], #-2
    17e4:			; <UNDEFINED> instruction: 0x46016812
    17e8:			; <UNDEFINED> instruction: 0xf7ff2001
    17ec:			; <UNDEFINED> instruction: 0x2000edba
    17f0:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    17f4:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    17f8:			; <UNDEFINED> instruction: 0xf0429a02
    17fc:	andls	r5, r2, #128, 4
    1800:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1804:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    1808:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {1}
    180c:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1810:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1814:			; <UNDEFINED> instruction: 0xf43f2a00
    1818:	ldmdavs	sl, {r0, r1, r2, r3, r7, r9, sl, fp, sp, pc}
    181c:	svcpl	0x0080f1b2
    1820:	movwcc	sp, #49253	; 0xc065
    1824:			; <UNDEFINED> instruction: 0xf8dfe7f5
    1828:	strcs	r3, [r1], #-2092	; 0xfffff7d4
    182c:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1830:	strls	r2, [r8], #-517	; 0xfffffdfb
    1834:			; <UNDEFINED> instruction: 0xf8592000
    1838:	ldrbtmi	r4, [r9], #-3
    183c:			; <UNDEFINED> instruction: 0xf7ff6824
    1840:			; <UNDEFINED> instruction: 0x4601ecb4
    1844:			; <UNDEFINED> instruction: 0xf0014620
    1848:	andls	pc, sl, pc, asr #25
    184c:			; <UNDEFINED> instruction: 0xf8dfe674
    1850:			; <UNDEFINED> instruction: 0xf8593804
    1854:	ldmdavs	fp, {r0, r1, ip, sp}
    1858:	strbt	r9, [sp], -r5, lsl #6
    185c:	ubfxcc	pc, pc, #17, #21
    1860:			; <UNDEFINED> instruction: 0xf8df2401
    1864:	andcs	r1, r5, #48, 16	; 0x300000
    1868:	andcs	r9, r0, r9, lsl #8
    186c:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1870:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    1874:	ldc	7, cr15, [r8], {255}	; 0xff
    1878:	strtmi	r4, [r0], -r1, lsl #12
    187c:	ldc2	0, cr15, [r4], #4
    1880:	ldrb	r4, [r9], -r6, lsl #12
    1884:			; <UNDEFINED> instruction: 0x37ccf8df
    1888:			; <UNDEFINED> instruction: 0xf0429a02
    188c:	andls	r7, r2, #0, 4
    1890:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1894:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    1898:	mcrge	4, 2, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    189c:	ubfxcc	pc, pc, #17, #25
    18a0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    18a4:			; <UNDEFINED> instruction: 0xf43f2a00
    18a8:	ldmdavs	sl, {r0, r1, r2, r6, r9, sl, fp, sp, pc}
    18ac:	svcvc	0x0000f1b2
    18b0:	movwcc	sp, #49197	; 0xc02d
    18b4:	movwcs	lr, #38901	; 0x97f5
    18b8:	movwls	r2, #25857	; 0x6501
    18bc:			; <UNDEFINED> instruction: 0xf8dfe63c
    18c0:			; <UNDEFINED> instruction: 0x609927dc
    18c4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    18c8:	andsvs	r3, r3, r1, lsl #6
    18cc:			; <UNDEFINED> instruction: 0xf8dfe634
    18d0:			; <UNDEFINED> instruction: 0x609927d0
    18d4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    18d8:	andsvs	r3, r3, r1, lsl #6
    18dc:			; <UNDEFINED> instruction: 0xf8dfe62c
    18e0:	addsvs	r2, r9, r4, asr #15
    18e4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    18e8:	andsvs	r3, r3, r1, lsl #6
    18ec:			; <UNDEFINED> instruction: 0xf8dfe624
    18f0:			; <UNDEFINED> instruction: 0x609927b8
    18f4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    18f8:	andsvs	r3, r3, r1, lsl #6
    18fc:			; <UNDEFINED> instruction: 0xf8dfe61c
    1900:	addsvs	r2, r9, ip, lsr #15
    1904:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1908:	andsvs	r3, r3, r1, lsl #6
    190c:			; <UNDEFINED> instruction: 0xf8dfe614
    1910:	addsvs	r2, r9, r0, lsr #15
    1914:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1918:	andsvs	r3, r3, r1, lsl #6
    191c:			; <UNDEFINED> instruction: 0xf8dfe60c
    1920:	umullsvs	r2, r9, r4, r7
    1924:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1928:	andsvs	r3, r3, r1, lsl #6
    192c:			; <UNDEFINED> instruction: 0xf8dfe604
    1930:	ldrbtmi	r2, [sl], #-1928	; 0xfffff878
    1934:	andls	r6, fp, #1179648	; 0x120000
    1938:	bls	adde8 <mount@plt+0xac958>
    193c:	andcc	pc, r0, #301989888	; 0x12000000
    1940:			; <UNDEFINED> instruction: 0xf040920b
    1944:	stmdals	r2, {r0, r1, r2, r4, r6, r7, r8, pc}
    1948:	bl	fff3f94c <mount@plt+0xfff3e4bc>
    194c:			; <UNDEFINED> instruction: 0xf0003001
    1950:			; <UNDEFINED> instruction: 0xf8df8330
    1954:	ldrbtmi	r3, [fp], #-1896	; 0xfffff898
    1958:	cmplt	fp, fp, lsl r8
    195c:	tstlt	fp, fp, lsl #22
    1960:	orrseq	r9, r8, #2048	; 0x800
    1964:	rsbhi	pc, r8, #0, 2
    1968:	stc	7, cr15, [sl], #1020	; 0x3fc
    196c:	stc2	0, cr15, [r8]
    1970:			; <UNDEFINED> instruction: 0xf0402d00
    1974:	blls	1a2188 <mount@plt+0x1a0cf8>
    1978:			; <UNDEFINED> instruction: 0xf0402b00
    197c:	blls	1e2208 <mount@plt+0x1e0d78>
    1980:			; <UNDEFINED> instruction: 0xf0402b00
    1984:	stmdals	lr, {r0, r1, r5, r7, r8, pc}
    1988:	movwcc	r4, #5635	; 0x1603
    198c:			; <UNDEFINED> instruction: 0xf000d001
    1990:	blls	c101c <mount@plt+0xbfb8c>
    1994:	strle	r0, [r3, #-923]	; 0xfffffc65
    1998:	blcs	1330c <mount@plt+0x11e7c>
    199c:	sbchi	pc, r3, #64	; 0x40
    19a0:	stmdacs	r0, {r0, r2, fp, ip, pc}
    19a4:	bichi	pc, r9, r0
    19a8:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    19ac:			; <UNDEFINED> instruction: 0xf0402800
    19b0:	blls	122538 <mount@plt+0x1210a8>
    19b4:			; <UNDEFINED> instruction: 0xf0002b00
    19b8:	stmdals	r4, {r0, r1, r3, r4, r5, r9, pc}
    19bc:	stc	7, cr15, [lr], {255}	; 0xff
    19c0:			; <UNDEFINED> instruction: 0xf0402800
    19c4:	blls	e2550 <mount@plt+0xe10c0>
    19c8:	blls	16dfdc <mount@plt+0x16cb4c>
    19cc:			; <UNDEFINED> instruction: 0xf0002b00
    19d0:			; <UNDEFINED> instruction: 0xf8df81bc
    19d4:	strcs	r2, [r0], #-1772	; 0xfffff914
    19d8:	movwcs	r9, #59651	; 0xe903
    19dc:	strls	r4, [r0], #-1146	; 0xfffffb86
    19e0:			; <UNDEFINED> instruction: 0xf7ff4610
    19e4:	stmdacs	r0, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    19e8:	adcshi	pc, r3, #64	; 0x40
    19ec:	blcs	28618 <mount@plt+0x27188>
    19f0:	andhi	pc, r6, #64	; 0x40
    19f4:	blcs	2861c <mount@plt+0x2718c>
    19f8:	mvnshi	pc, r0, asr #32
    19fc:			; <UNDEFINED> instruction: 0x36c4f8df
    1a00:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1a04:	strbmi	r6, [r3, #-2083]	; 0xfffff7dd
    1a08:	orrshi	pc, r5, r0, lsl #5
    1a0c:	orreq	lr, r3, r7, lsl #22
    1a10:	eoreq	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    1a14:	bl	fef3fa18 <mount@plt+0xfef3e588>
    1a18:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1a1c:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    1a20:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1a24:	andcs	r6, r0, r3, lsl #16
    1a28:	svclt	0x000c2b02
    1a2c:	ldrbcs	r2, [lr, #-1407]!	; 0xfffffa81
    1a30:	bl	feebfa34 <mount@plt+0xfeebe5a4>
    1a34:			; <UNDEFINED> instruction: 0xf8576823
    1a38:	strmi	r2, [r1], -r3, lsr #32
    1a3c:			; <UNDEFINED> instruction: 0xf7ff4628
    1a40:	blls	33c9b0 <mount@plt+0x33b520>
    1a44:			; <UNDEFINED> instruction: 0x464e4635
    1a48:	ldrdls	pc, [r4], #-141	; 0xffffff73
    1a4c:	bleq	ff2fc660 <mount@plt+0xff2fb1d0>
    1a50:	ldrdcc	pc, [ip], -fp
    1a54:	strb	r4, [pc, #-1691]!	; 13c1 <fork@plt+0x1>
    1a58:			; <UNDEFINED> instruction: 0x3670f8df
    1a5c:			; <UNDEFINED> instruction: 0xf8df2205
    1a60:	andcs	r1, r0, r0, ror r6
    1a64:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1a68:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1a6c:	bl	fe73fa70 <mount@plt+0xfe73e5e0>
    1a70:			; <UNDEFINED> instruction: 0xf7ff4621
    1a74:			; <UNDEFINED> instruction: 0xf8dfece8
    1a78:	andcs	r1, r5, #92, 12	; 0x5c00000
    1a7c:	ldrbtmi	r2, [r9], #-0
    1a80:	bl	fe4bfa84 <mount@plt+0xfe4be5f4>
    1a84:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1a88:			; <UNDEFINED> instruction: 0xf8592101
    1a8c:	ldmdavs	fp, {r0, r1, ip, sp}
    1a90:	strtmi	r4, [r0], -r2, lsl #12
    1a94:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1a98:	andcs	r4, sl, r1, lsr #12
    1a9c:	stc	7, cr15, [r8], #1020	; 0x3fc
    1aa0:			; <UNDEFINED> instruction: 0x1634f8df
    1aa4:	andcs	r2, r0, r5, lsl #4
    1aa8:			; <UNDEFINED> instruction: 0xf7ff4479
    1aac:			; <UNDEFINED> instruction: 0x4621eb7e
    1ab0:	stcl	7, cr15, [r8], {255}	; 0xff
    1ab4:			; <UNDEFINED> instruction: 0x1624f8df
    1ab8:	andcs	r2, r0, r5, lsl #4
    1abc:			; <UNDEFINED> instruction: 0xf7ff4479
    1ac0:			; <UNDEFINED> instruction: 0x4621eb74
    1ac4:	ldc	7, cr15, [lr], #1020	; 0x3fc
    1ac8:			; <UNDEFINED> instruction: 0x1614f8df
    1acc:	andcs	r2, r0, r5, lsl #4
    1ad0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ad4:	strtmi	lr, [r1], -sl, ror #22
    1ad8:	ldc	7, cr15, [r4], #1020	; 0x3fc
    1adc:			; <UNDEFINED> instruction: 0x1604f8df
    1ae0:	andcs	r2, r0, r5, lsl #4
    1ae4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ae8:	strtmi	lr, [r1], -r0, ror #22
    1aec:	stc	7, cr15, [sl], #1020	; 0x3fc
    1af0:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1af4:	andcs	r2, r0, r5, lsl #4
    1af8:			; <UNDEFINED> instruction: 0xf7ff4479
    1afc:			; <UNDEFINED> instruction: 0x4621eb56
    1b00:	stc	7, cr15, [r0], #1020	; 0x3fc
    1b04:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1b08:	andcs	r2, r0, r5, lsl #4
    1b0c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b10:	strtmi	lr, [r1], -ip, asr #22
    1b14:	ldc	7, cr15, [r6], {255}	; 0xff
    1b18:	ldrbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1b1c:	andcs	r2, r0, r5, lsl #4
    1b20:			; <UNDEFINED> instruction: 0xf7ff4479
    1b24:	strtmi	lr, [r1], -r2, asr #22
    1b28:	stc	7, cr15, [ip], {255}	; 0xff
    1b2c:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1b30:	andcs	r2, r0, r5, lsl #4
    1b34:			; <UNDEFINED> instruction: 0xf7ff4479
    1b38:			; <UNDEFINED> instruction: 0x4621eb38
    1b3c:	stc	7, cr15, [r2], {255}	; 0xff
    1b40:	ldrne	pc, [r4, #2271]!	; 0x8df
    1b44:	andcs	r2, r0, r5, lsl #4
    1b48:			; <UNDEFINED> instruction: 0xf7ff4479
    1b4c:	strtmi	lr, [r1], -lr, lsr #22
    1b50:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1b54:	andcs	r4, sl, r1, lsr #12
    1b58:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1b5c:	ldrne	pc, [ip, #2271]	; 0x8df
    1b60:	andcs	r2, r0, r5, lsl #4
    1b64:			; <UNDEFINED> instruction: 0xf7ff4479
    1b68:	strtmi	lr, [r1], -r0, lsr #22
    1b6c:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1b70:	strne	pc, [ip, #2271]	; 0x8df
    1b74:	andcs	r2, r0, r5, lsl #4
    1b78:			; <UNDEFINED> instruction: 0xf7ff4479
    1b7c:			; <UNDEFINED> instruction: 0x4621eb16
    1b80:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1b84:	andcs	r4, sl, r1, lsr #12
    1b88:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    1b8c:	ldrbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1b90:	andcs	r2, r0, r5, lsl #4
    1b94:			; <UNDEFINED> instruction: 0xf7ff4479
    1b98:	strtmi	lr, [r1], -r8, lsl #22
    1b9c:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    1ba0:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1ba4:	andcs	r2, r0, r5, lsl #4
    1ba8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bac:			; <UNDEFINED> instruction: 0x4621eafe
    1bb0:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1bb4:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1bb8:	andcs	r2, r0, r5, lsl #4
    1bbc:			; <UNDEFINED> instruction: 0xf7ff4479
    1bc0:			; <UNDEFINED> instruction: 0x4621eaf4
    1bc4:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    1bc8:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1bcc:	andcs	r2, r0, r5, lsl #4
    1bd0:			; <UNDEFINED> instruction: 0xf7ff4479
    1bd4:	strtmi	lr, [r1], -sl, ror #21
    1bd8:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    1bdc:	andcs	r4, sl, r1, lsr #12
    1be0:	stc	7, cr15, [r6], {255}	; 0xff
    1be4:	strne	pc, [ip, #-2271]!	; 0xfffff721
    1be8:	andcs	r2, r0, r5, lsl #4
    1bec:			; <UNDEFINED> instruction: 0xf7ff4479
    1bf0:			; <UNDEFINED> instruction: 0x4621eadc
    1bf4:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    1bf8:	ldrne	pc, [ip, #-2271]	; 0xfffff721
    1bfc:	andcs	r2, r0, r5, lsl #4
    1c00:			; <UNDEFINED> instruction: 0xf7ff4479
    1c04:			; <UNDEFINED> instruction: 0x4621ead2
    1c08:	ldc	7, cr15, [ip], {255}	; 0xff
    1c0c:	strne	pc, [ip, #-2271]	; 0xfffff721
    1c10:	andcs	r2, r0, r5, lsl #4
    1c14:			; <UNDEFINED> instruction: 0xf7ff4479
    1c18:	strtmi	lr, [r1], -r8, asr #21
    1c1c:	ldc	7, cr15, [r2], {255}	; 0xff
    1c20:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1c24:	andcs	r2, r0, r5, lsl #4
    1c28:			; <UNDEFINED> instruction: 0xf7ff4479
    1c2c:			; <UNDEFINED> instruction: 0x4621eabe
    1c30:	stc	7, cr15, [r8], {255}	; 0xff
    1c34:	andcs	r4, sl, r1, lsr #12
    1c38:	bl	ff6bfc3c <mount@plt+0xff6be7ac>
    1c3c:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1c40:	andcs	r2, r0, r5, lsl #4
    1c44:			; <UNDEFINED> instruction: 0xf7ff4479
    1c48:			; <UNDEFINED> instruction: 0xf8dfeab0
    1c4c:	andcs	r1, r5, #220, 8	; 0xdc000000
    1c50:			; <UNDEFINED> instruction: 0x46034479
    1c54:	movwls	r2, #8192	; 0x2000
    1c58:	b	fe9bfc5c <mount@plt+0xfe9be7cc>
    1c5c:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1c60:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1c64:	tstls	r0, r9, ror r4
    1c68:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1c6c:	blls	92e5c <mount@plt+0x919cc>
    1c70:	andls	r4, r1, r9, ror r4
    1c74:			; <UNDEFINED> instruction: 0xf7ff2001
    1c78:			; <UNDEFINED> instruction: 0xf8dfeb74
    1c7c:	andcs	r1, r5, #188, 8	; 0xbc000000
    1c80:	ldrbtmi	r2, [r9], #-0
    1c84:	b	fe43fc88 <mount@plt+0xfe43e7f8>
    1c88:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1c8c:			; <UNDEFINED> instruction: 0x4601447a
    1c90:			; <UNDEFINED> instruction: 0xf7ff2001
    1c94:	andcs	lr, r0, r6, ror #22
    1c98:	bl	63fc9c <mount@plt+0x63e80c>
    1c9c:	strtcc	pc, [r0], #2271	; 0x8df
    1ca0:			; <UNDEFINED> instruction: 0xf8df2205
    1ca4:	andcs	r1, r0, r0, lsr #9
    1ca8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1cac:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1cb0:	b	1ebfcb4 <mount@plt+0x1ebe824>
    1cb4:	strdcs	r4, [r1, -r3]
    1cb8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1cbc:			; <UNDEFINED> instruction: 0x4602681b
    1cc0:			; <UNDEFINED> instruction: 0xf7ff4620
    1cc4:	andcs	lr, r1, r6, ror #22
    1cc8:	bl	3fccc <mount@plt+0x3e83c>
    1ccc:	blcs	6890c <mount@plt+0x6747c>
    1cd0:	msrhi	SPSR_sc, r0
    1cd4:			; <UNDEFINED> instruction: 0xf0002000
    1cd8:			; <UNDEFINED> instruction: 0xf8dffbfd
    1cdc:	stmdbls	pc, {r2, r3, r5, r6, sl}	; <UNPREDICTABLE>
    1ce0:			; <UNDEFINED> instruction: 0xf0004478
    1ce4:			; <UNDEFINED> instruction: 0xf8dffc73
    1ce8:	ldmdbls	r0, {r2, r5, r6, sl}
    1cec:			; <UNDEFINED> instruction: 0xf0004478
    1cf0:	strb	pc, [lr], -sp, ror #24	; <UNPREDICTABLE>
    1cf4:			; <UNDEFINED> instruction: 0xf7ff900b
    1cf8:	strmi	lr, [r2], r4, ror #21
    1cfc:	blx	103dd06 <mount@plt+0x103c876>
    1d00:	ldmdage	r5, {r2, r3, ip, pc}
    1d04:			; <UNDEFINED> instruction: 0xf7ff910d
    1d08:	blls	2fca50 <mount@plt+0x2fb5c0>
    1d0c:	vsubl.s8	q10, d16, d16
    1d10:	tstls	r1, #1073741850	; 0x4000001a
    1d14:	bl	153fd18 <mount@plt+0x153e888>
    1d18:	andls	r1, fp, r3, asr #24
    1d1c:	cmphi	r8, r0	; <UNPREDICTABLE>
    1d20:	stmdacs	r0, {r0, r4, r8, r9, fp, ip, pc}
    1d24:	adcshi	pc, r5, r0
    1d28:	movwls	r9, #51221	; 0xc815
    1d2c:	bl	fe7bfd30 <mount@plt+0xfe7be8a0>
    1d30:	tstls	r5, #12, 22	; 0x3000
    1d34:			; <UNDEFINED> instruction: 0xf001e607
    1d38:	blls	141cc4 <mount@plt+0x140834>
    1d3c:			; <UNDEFINED> instruction: 0xf47f2b00
    1d40:	blls	ed638 <mount@plt+0xec1a8>
    1d44:			; <UNDEFINED> instruction: 0xf43f2b00
    1d48:			; <UNDEFINED> instruction: 0xf8dfae51
    1d4c:	strcs	r0, [r0], #-1028	; 0xfffffbfc
    1d50:	vst2.8	{d25,d27}, [pc], r3
    1d54:	ldrbtmi	r2, [r8], #-904	; 0xfffffc78
    1d58:	strls	r4, [r0], #-1570	; 0xfffff9de
    1d5c:	bl	fe63fd60 <mount@plt+0xfe63e8d0>
    1d60:			; <UNDEFINED> instruction: 0xf43f2800
    1d64:	ldmibmi	fp!, {r1, r2, r4, r5, r9, sl, fp, sp, pc}^
    1d68:	andcs	r4, r5, #32, 12	; 0x2000000
    1d6c:			; <UNDEFINED> instruction: 0xf7ff4479
    1d70:	bls	fc5e8 <mount@plt+0xfb158>
    1d74:	andcs	r4, r1, r1, lsl #12
    1d78:	b	f3fd7c <mount@plt+0xf3e8ec>
    1d7c:	bl	83fd80 <mount@plt+0x83e8f0>
    1d80:			; <UNDEFINED> instruction: 0xf0001c42
    1d84:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, pc}
    1d88:	cfldrdge	mvd15, [r5, #252]!	; 0xfc
    1d8c:	andcs	sl, r0, #311296	; 0x4c000
    1d90:	b	123fd94 <mount@plt+0x123e904>
    1d94:			; <UNDEFINED> instruction: 0xf0003001
    1d98:	ldmdals	r3, {r0, r6, r8, pc}
    1d9c:	cmneq	pc, #16	; <UNPREDICTABLE>
    1da0:	msrhi	CPSR_fs, r0, asr #32
    1da4:	andcs	pc, r7, r0, asr #7
    1da8:	blmi	fe85495c <mount@plt+0xfe8534cc>
    1dac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1db0:	blls	5dbe20 <mount@plt+0x5da990>
    1db4:			; <UNDEFINED> instruction: 0xf040405a
    1db8:	andslt	r8, r9, pc, lsl r1
    1dbc:	svchi	0x00f0e8bd
    1dc0:	andcs	r4, r1, r9, lsl r6
    1dc4:	b	ff4bfdc8 <mount@plt+0xff4be938>
    1dc8:			; <UNDEFINED> instruction: 0xf6bf2800
    1dcc:	stmibmi	r3!, {r3, r4, r6, r7, r8, sl, fp, sp, pc}^
    1dd0:	ldrbtmi	r2, [r9], #-1
    1dd4:	b	3bfdd8 <mount@plt+0x3be948>
    1dd8:	andls	r2, lr, r1
    1ddc:	bllt	feb3fde0 <mount@plt+0xfeb3e950>
    1de0:			; <UNDEFINED> instruction: 0xf7ff980a
    1de4:	stmdacs	r0, {r2, r3, r8, r9, fp, sp, lr, pc}
    1de8:	mcrge	6, 0, pc, cr8, cr15, {5}	; <UNPREDICTABLE>
    1dec:	andcs	r4, r5, #220, 18	; 0x370000
    1df0:	andcs	r4, r0, r9, ror r4
    1df4:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1df8:	andcs	r4, r1, r1, lsl #12
    1dfc:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e00:	strmi	r2, [r8], -r0, lsl #2
    1e04:	b	bfe08 <mount@plt+0xbe978>
    1e08:	stmdacs	r0, {r2, r9, sl, lr}
    1e0c:	adchi	pc, sp, r0, asr #32
    1e10:			; <UNDEFINED> instruction: 0xf7ff4630
    1e14:	stmdacs	r0, {r2, r3, r5, r9, fp, sp, lr, pc}
    1e18:	stclge	6, cr15, [ip, #764]!	; 0x2fc
    1e1c:			; <UNDEFINED> instruction: 0x462049d1
    1e20:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1e24:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e28:	andcs	r4, r1, r1, lsl #12
    1e2c:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e30:	ldrbtmi	r4, [fp], #-3021	; 0xfffff433
    1e34:	strb	r9, [r0, #772]	; 0x304
    1e38:	cmpeq	fp, sp, lsl #2	; <UNPREDICTABLE>
    1e3c:	ldmdals	r6, {r0, r9, sp}
    1e40:			; <UNDEFINED> instruction: 0xf88d2306
    1e44:			; <UNDEFINED> instruction: 0xf000304b
    1e48:	ldmdals	r6, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    1e4c:	beq	133e288 <mount@plt+0x133cdf8>
    1e50:	bl	33fe54 <mount@plt+0x33e9c4>
    1e54:			; <UNDEFINED> instruction: 0xf04f9c0b
    1e58:	tstls	r6, #-67108861	; 0xfc000003
    1e5c:	ldrbmi	r2, [r1], -r0, lsl #4
    1e60:			; <UNDEFINED> instruction: 0xf7ff4620
    1e64:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr, pc}
    1e68:	blls	4f8a98 <mount@plt+0x4f7608>
    1e6c:			; <UNDEFINED> instruction: 0xf47f0659
    1e70:			; <UNDEFINED> instruction: 0xf413ad7f
    1e74:			; <UNDEFINED> instruction: 0xf3c34f7f
    1e78:			; <UNDEFINED> instruction: 0xf43f2007
    1e7c:			; <UNDEFINED> instruction: 0xe793ad79
    1e80:	b	123fe84 <mount@plt+0x123e9f4>
    1e84:	blcs	11be98 <mount@plt+0x11aa08>
    1e88:	ldmibmi	r8!, {r3, r5, r6, r7, ip, lr, pc}
    1e8c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1e90:	ldmdals	r6, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1e94:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    1e98:			; <UNDEFINED> instruction: 0xf10d9d0b
    1e9c:	movwls	r0, #10315	; 0x284b
    1ea0:	b	ff93fea4 <mount@plt+0xff93ea14>
    1ea4:			; <UNDEFINED> instruction: 0xf6c09b02
    1ea8:			; <UNDEFINED> instruction: 0xf8dd69e6
    1eac:	ldcge	0, cr11, [r3], {84}	; 0x54
    1eb0:	strcs	r4, [r1], -pc, lsr #12
    1eb4:	blls	2e6b14 <mount@plt+0x2e5684>
    1eb8:	subcc	pc, fp, sp, lsl #17
    1ebc:			; <UNDEFINED> instruction: 0x46414632
    1ec0:			; <UNDEFINED> instruction: 0xf7ff4658
    1ec4:	stmdacs	r0, {r2, r4, r5, r8, fp, sp, lr, pc}
    1ec8:	bne	db92e4 <mount@plt+0xdb7e54>
    1ecc:	strmi	r4, [r5], #-1152	; 0xfffffb80
    1ed0:	strcs	sp, [r0, -ip]
    1ed4:	strdle	lr, [r8], -r2
    1ed8:	b	73fedc <mount@plt+0x73ea4c>
    1edc:	blcs	2dbef0 <mount@plt+0x2daa60>
    1ee0:	blcs	135eec <mount@plt+0x134a5c>
    1ee4:	svccs	0x0004d101
    1ee8:	tstlt	sp, r5, lsl sp
    1eec:	andle	r2, r3, r1, lsl #26
    1ef0:	umaalcc	pc, fp, sp, r9	; <UNPREDICTABLE>
    1ef4:	teqle	r1, r6, lsl #22
    1ef8:			; <UNDEFINED> instruction: 0xf0004650
    1efc:	ldmib	sp, {r0, r6, r9, fp, ip, sp, lr, pc}^
    1f00:	addmi	r3, ip, #12, 8	; 0xc000000
    1f04:	addmi	fp, r3, #8, 30
    1f08:	ldrbmi	sp, [r0], -ip, lsr #32
    1f0c:			; <UNDEFINED> instruction: 0xf9d8f000
    1f10:			; <UNDEFINED> instruction: 0xf7ff2000
    1f14:	ldrdcs	lr, [r0, -ip]
    1f18:	strcc	r4, [r1, -r0, lsr #12]
    1f1c:	ldmdbne	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1f20:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f24:	ldmibmi	r2, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1f28:	ldmmi	r2, {sl, sp}
    1f2c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    1f30:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    1f34:	b	feb3ff38 <mount@plt+0xfeb3eaa8>
    1f38:			; <UNDEFINED> instruction: 0xf43f2800
    1f3c:	stmibmi	lr, {r0, r4, r5, r8, sl, fp, sp, pc}
    1f40:	andcs	r4, r5, #32, 12	; 0x2000000
    1f44:			; <UNDEFINED> instruction: 0xf7ff4479
    1f48:			; <UNDEFINED> instruction: 0x4601e930
    1f4c:			; <UNDEFINED> instruction: 0xf7ff2001
    1f50:	stmibmi	sl, {r1, r4, r6, r8, fp, sp, lr, pc}
    1f54:	andcs	r4, r5, #32, 12	; 0x2000000
    1f58:	smlsdx	r8, r9, r4, r4
    1f5c:	andcs	r4, r5, #136, 18	; 0x220000
    1f60:	smlsldx	r4, r6, r9, r4
    1f64:			; <UNDEFINED> instruction: 0xf7ff2001
    1f68:	stmibmi	r6, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    1f6c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1f70:	stmibmi	r5, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    1f74:	andcs	r2, r0, r5, lsl #4
    1f78:			; <UNDEFINED> instruction: 0xf7ff4479
    1f7c:	bls	17c3dc <mount@plt+0x17af4c>
    1f80:	andcs	r4, r1, r1, lsl #12
    1f84:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f88:	andcs	r4, r5, #128, 18	; 0x200000
    1f8c:	ldrbtmi	r2, [r9], #-0
    1f90:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f94:	strmi	r9, [r1], -r4, lsl #20
    1f98:			; <UNDEFINED> instruction: 0xf7ff2001
    1f9c:	ldmdbmi	ip!, {r2, r3, r5, r8, fp, sp, lr, pc}^
    1fa0:	andcs	r2, r0, r5, lsl #4
    1fa4:			; <UNDEFINED> instruction: 0xf7ff4479
    1fa8:	strmi	lr, [r1], -r0, lsl #18
    1fac:			; <UNDEFINED> instruction: 0xf7ff980e
    1fb0:	ldmdbmi	r8!, {r1, r2, r3, r9, fp, sp, lr, pc}^
    1fb4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1fb8:	ldmdbmi	r7!, {r0, r1, r3, r4, r8, r9, sl, sp, lr, pc}^
    1fbc:	andcs	r2, r0, r5, lsl #4
    1fc0:			; <UNDEFINED> instruction: 0xf7ff4479
    1fc4:	stmdavs	r2!, {r1, r4, r5, r6, r7, fp, sp, lr, pc}
    1fc8:	andcs	r4, r1, r1, lsl #12
    1fcc:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fd0:			; <UNDEFINED> instruction: 0x46204972
    1fd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1fd8:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fdc:	andcs	r4, r1, r1, lsl #12
    1fe0:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fe4:	strtmi	r4, [r0], -lr, ror #18
    1fe8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1fec:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ff0:	andcs	r4, r1, r1, lsl #12
    1ff4:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ff8:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ffc:	vcgt.u8	d19, d3, d1
    2000:	blcs	2d20 <mount@plt+0x1890>
    2004:			; <UNDEFINED> instruction: 0xf7ffdd06
    2008:	ldmdbls	r3, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
    200c:	cmneq	pc, r1	; <UNPREDICTABLE>
    2010:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2014:	andcs	r4, r5, #1622016	; 0x18c000
    2018:	uxtab	r4, sl, r9, ror #8
    201c:	andcs	r4, r5, #1605632	; 0x188000
    2020:	uxtab	r4, r6, r9, ror #8
    2024:	andcs	r4, r5, #1589248	; 0x184000
    2028:	uxtab	r4, r2, r9, ror #8
    202c:	andeq	r4, r1, r0, ror #19
    2030:	andeq	r0, r0, ip, asr #2
    2034:	andeq	r2, r0, r2, lsl #27
    2038:	andeq	r4, r1, lr, lsr r6
    203c:	andeq	r4, r1, lr, lsr #19
    2040:	andeq	r2, r0, r2, lsl #30
    2044:	andeq	r2, r0, ip, lsr sp
    2048:	andeq	r1, r0, r1, ror #2
    204c:	strdeq	r4, [r1], -ip
    2050:	andeq	r3, r0, r6, lsl #7
    2054:	andeq	r0, r0, r0, ror r1
    2058:	andeq	r2, r0, r6, asr #24
    205c:	andeq	r2, r0, r8, lsr ip
    2060:	andeq	r2, r0, lr, lsr #24
    2064:	andeq	r2, r0, ip, lsl #24
    2068:	andeq	r2, r0, r6, lsl #23
    206c:	andeq	r4, r1, r2, lsr r9
    2070:	strdeq	r4, [r1], -r0
    2074:			; <UNDEFINED> instruction: 0x000148bc
    2078:	andeq	r4, r1, r8, lsl #17
    207c:	andeq	r4, r1, r4, asr r8
    2080:	strheq	r3, [r0], -r4
    2084:	andeq	r0, r0, r8, ror #2
    2088:	andeq	r3, r0, lr, lsr #1
    208c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    2090:	andeq	r2, r0, sl, lsl #21
    2094:	andeq	r2, r0, r8, ror #20
    2098:	andeq	r4, r1, r4, ror #14
    209c:	andeq	r4, r1, r8, lsr #15
    20a0:	muleq	r1, r8, r7
    20a4:	andeq	r4, r1, r8, lsl #15
    20a8:	andeq	r4, r1, r8, ror r7
    20ac:	andeq	r4, r1, r8, ror #14
    20b0:	andeq	r4, r1, r8, asr r7
    20b4:	andeq	r4, r1, r8, asr #14
    20b8:	andeq	r4, r1, sl, lsr r7
    20bc:	andeq	r4, r1, r6, lsl r7
    20c0:	andeq	r3, r0, ip, rrx
    20c4:	andeq	r0, r0, r0, asr r1
    20c8:	andeq	r3, r0, r2, ror r0
    20cc:	andeq	r0, r0, r0, ror #2
    20d0:	andeq	r2, r0, r4, lsl #17
    20d4:	andeq	r2, r0, sl, ror r8
    20d8:	andeq	r2, r0, ip, ror r8
    20dc:	andeq	r2, r0, r8, lsr #17
    20e0:	andeq	r2, r0, r0, lsr #17
    20e4:	andeq	r2, r0, r4, asr #17
    20e8:	strdeq	r2, [r0], -r4
    20ec:	andeq	r2, r0, ip, lsl r9
    20f0:	andeq	r2, r0, r0, asr #18
    20f4:	andeq	r2, r0, r0, ror #18
    20f8:	andeq	r2, r0, r0, lsl #19
    20fc:	muleq	r0, ip, r9
    2100:	andeq	r2, r0, r4, asr #19
    2104:	strdeq	r2, [r0], -r0
    2108:	andeq	r2, r0, ip, asr sl
    210c:	muleq	r0, r4, sl
    2110:	strdeq	r2, [r0], -r8
    2114:	andeq	r2, r0, ip, lsr #22
    2118:	andeq	r2, r0, r0, ror #22
    211c:	andeq	r2, r0, r4, lsl #23
    2120:	andeq	r2, r0, r8, lsr #23
    2124:	andeq	r2, r0, r4, asr #23
    2128:	andeq	r2, r0, ip, asr #23
    212c:	andeq	r2, r0, r8, ror #23
    2130:	andeq	r2, r0, r0, asr #23
    2134:	andeq	r2, r0, r8, asr #23
    2138:	ldrdeq	r2, [r0], -sl
    213c:	andeq	r2, r0, ip, ror #23
    2140:	andeq	r0, r0, r4, asr r1
    2144:	strdeq	r2, [r0], -r4
    2148:			; <UNDEFINED> instruction: 0x00002cb8
    214c:	andeq	r2, r0, r0, asr #25
    2150:	andeq	r2, r0, sl, ror #24
    2154:	andeq	r2, r0, r8, asr #25
    2158:	ldrdeq	r4, [r1], -ip
    215c:	andeq	r2, r0, lr, ror #22
    2160:	muleq	r0, r4, ip
    2164:	andeq	r2, r0, r2, asr ip
    2168:	strdeq	r2, [r0], -lr
    216c:	andeq	r2, r0, lr, lsl #21
    2170:	andeq	r2, r0, r2, lsl #6
    2174:	andeq	r2, r0, lr, lsl #21
    2178:	andeq	r2, r0, r4, lsl #21
    217c:	strdeq	r2, [r0], -r8
    2180:	muleq	r0, r8, r9
    2184:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2188:	andeq	r2, r0, ip, ror sl
    218c:	andeq	r2, r0, lr, lsl #21
    2190:	andeq	r2, r0, ip, lsr #19
    2194:	andeq	r2, r0, r6, asr r9
    2198:	strdeq	r2, [r0], -r0
    219c:	andeq	r2, r0, r6, lsl r9
    21a0:	strdeq	r2, [r0], -r6
    21a4:	andeq	r2, r0, r4, lsl r9
    21a8:	strdeq	r2, [r0], -ip
    21ac:	andeq	r2, r0, r4, asr #17
    21b0:	bleq	3e2f4 <mount@plt+0x3ce64>
    21b4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    21b8:	strbtmi	fp, [sl], -r2, lsl #24
    21bc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    21c0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    21c4:	ldrmi	sl, [sl], #776	; 0x308
    21c8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    21cc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    21d0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    21d4:			; <UNDEFINED> instruction: 0xf85a4b06
    21d8:	stmdami	r6, {r0, r1, ip, sp}
    21dc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    21e0:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21e4:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21e8:	andeq	r3, r1, r4, lsr #25
    21ec:	andeq	r0, r0, r0, asr #2
    21f0:	andeq	r0, r0, ip, asr r1
    21f4:	andeq	r0, r0, r4, ror #2
    21f8:	ldr	r3, [pc, #20]	; 2214 <mount@plt+0xd84>
    21fc:	ldr	r2, [pc, #20]	; 2218 <mount@plt+0xd88>
    2200:	add	r3, pc, r3
    2204:	ldr	r2, [r3, r2]
    2208:	cmp	r2, #0
    220c:	bxeq	lr
    2210:	b	1290 <__gmon_start__@plt>
    2214:	andeq	r3, r1, r4, lsl #25
    2218:	andeq	r0, r0, r8, asr r1
    221c:	blmi	1d423c <mount@plt+0x1d2dac>
    2220:	bmi	1d3408 <mount@plt+0x1d1f78>
    2224:	addmi	r4, r3, #2063597568	; 0x7b000000
    2228:	andle	r4, r3, sl, ror r4
    222c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2230:	ldrmi	fp, [r8, -r3, lsl #2]
    2234:	svclt	0x00004770
    2238:	andeq	r3, r1, r8, asr #28
    223c:	andeq	r3, r1, r4, asr #28
    2240:	andeq	r3, r1, r0, ror #24
    2244:	andeq	r0, r0, r8, asr #2
    2248:	stmdbmi	r9, {r3, fp, lr}
    224c:	bmi	253434 <mount@plt+0x251fa4>
    2250:	bne	25343c <mount@plt+0x251fac>
    2254:	svceq	0x00cb447a
    2258:			; <UNDEFINED> instruction: 0x01a1eb03
    225c:	andle	r1, r3, r9, asr #32
    2260:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2264:	ldrmi	fp, [r8, -r3, lsl #2]
    2268:	svclt	0x00004770
    226c:	andeq	r3, r1, ip, lsl lr
    2270:	andeq	r3, r1, r8, lsl lr
    2274:	andeq	r3, r1, r4, lsr ip
    2278:	andeq	r0, r0, ip, ror #2
    227c:	blmi	2af6a4 <mount@plt+0x2ae214>
    2280:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2284:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2288:	blmi	27083c <mount@plt+0x26f3ac>
    228c:	ldrdlt	r5, [r3, -r3]!
    2290:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2294:			; <UNDEFINED> instruction: 0xf7fe6818
    2298:			; <UNDEFINED> instruction: 0xf7ffef38
    229c:	blmi	1c21a0 <mount@plt+0x1c0d10>
    22a0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    22a4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    22a8:	andeq	r3, r1, r6, ror #27
    22ac:	andeq	r3, r1, r4, lsl #24
    22b0:	andeq	r0, r0, r4, asr #2
    22b4:	andeq	r3, r1, lr, ror #26
    22b8:	andeq	r3, r1, r6, asr #27
    22bc:	svclt	0x0000e7c4
    22c0:	bmi	a9476c <mount@plt+0xa932dc>
    22c4:	mvnsmi	lr, sp, lsr #18
    22c8:	cfstrsmi	mvf4, [r9], #-484	; 0xfffffe1c
    22cc:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    22d0:	stmpl	sl, {r1, r2, r7, ip, sp, pc}
    22d4:	orrpl	pc, r0, #54525952	; 0x3400000
    22d8:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
    22dc:			; <UNDEFINED> instruction: 0xf04f615a
    22e0:	tstcc	r4, #0, 4
    22e4:	mvnslt	r6, r2, ror #16
    22e8:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
    22ec:	strmi	sl, [r7], -r5, lsl #28
    22f0:	stmiavs	r3!, {r3, r4, r5, r6, r7, sl, lr}
    22f4:	vst4.32	{d27,d29,d31,d33}, [pc :128], r3
    22f8:	strcs	r5, [r0, #-896]	; 0xfffffc80
    22fc:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    2300:	ldrtmi	r7, [r0], -r1, lsl #4
    2304:			; <UNDEFINED> instruction: 0xf8cd2201
    2308:			; <UNDEFINED> instruction: 0xf7ff8000
    230c:	stmiavs	r1!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    2310:	vst1.8	{d20-d22}, [pc :128], sl
    2314:	ldrtmi	r5, [r0], -r0, lsl #7
    2318:			; <UNDEFINED> instruction: 0xf7ff9500
    231c:	stmiblt	r0!, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    2320:	strcc	r6, [ip], #-2338	; 0xfffff6de
    2324:	mvnle	r2, r0, lsl #20
    2328:			; <UNDEFINED> instruction: 0xf50d4913
    232c:	bmi	3d7134 <mount@plt+0x3d5ca4>
    2330:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    2334:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2338:	subsmi	r6, r1, sl, lsl r8
    233c:	andcs	sp, r0, r1, lsl r1
    2340:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    2344:	pop	{r1, r2, ip, sp, pc}
    2348:	stmdbmi	ip, {r4, r5, r6, r7, r8, pc}
    234c:	strtmi	r2, [r8], -r5, lsl #4
    2350:			; <UNDEFINED> instruction: 0xf7fe4479
    2354:	stmiavs	r3!, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    2358:			; <UNDEFINED> instruction: 0x46014632
    235c:			; <UNDEFINED> instruction: 0xf7fe2001
    2360:			; <UNDEFINED> instruction: 0xf7feef4a
    2364:	svclt	0x0000ef30
    2368:	andeq	r3, r1, r0, asr #23
    236c:	andeq	r0, r0, ip, asr #2
    2370:	andeq	r3, r1, ip, lsr #26
    2374:	muleq	r0, r0, lr
    2378:	andeq	r3, r1, r6, asr fp
    237c:	andeq	r1, r0, ip, lsr lr
    2380:			; <UNDEFINED> instruction: 0xf5adb570
    2384:	cdpmi	13, 2, cr5, cr1, cr3, {4}
    2388:			; <UNDEFINED> instruction: 0xf8dfb086
    238c:	ldcge	0, cr14, [sp], {132}	; 0x84
    2390:	bmi	813590 <mount@plt+0x812100>
    2394:			; <UNDEFINED> instruction: 0xf50d9001
    2398:	ldrbtmi	r5, [sl], #-3203	; 0xfffff37d
    239c:			; <UNDEFINED> instruction: 0xf8569200
    23a0:	vst4.8	{d30-d33}, [pc], lr
    23a4:	stcge	3, cr5, [r2, #-512]	; 0xfffffe00
    23a8:	andcs	r4, r1, #26214400	; 0x1900000
    23ac:			; <UNDEFINED> instruction: 0xf8de4620
    23b0:			; <UNDEFINED> instruction: 0xf8cce000
    23b4:			; <UNDEFINED> instruction: 0xf04fe014
    23b8:			; <UNDEFINED> instruction: 0xf10c0e00
    23bc:			; <UNDEFINED> instruction: 0xf7ff0c14
    23c0:			; <UNDEFINED> instruction: 0x4621e85c
    23c4:	andcs	r4, r3, sl, lsr #12
    23c8:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23cc:			; <UNDEFINED> instruction: 0x4c12b980
    23d0:	orrpl	pc, r3, #54525952	; 0x3400000
    23d4:	tstcc	r4, #57344	; 0xe000
    23d8:	ldmib	r5, {r2, r3, r4, r5, r6, sl, lr}^
    23dc:	stmiapl	r2!, {r3, r4, r8}
    23e0:	ldmdavs	sl, {r2, r4, fp, sp, lr}
    23e4:	qaddle	r4, r4, lr
    23e8:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    23ec:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    23f0:	andcs	r4, r5, #163840	; 0x28000
    23f4:	ldrbtmi	r2, [r9], #-0
    23f8:	mrc	7, 6, APSR_nzcv, cr6, cr14, {7}
    23fc:	strmi	r4, [r1], -r2, lsr #12
    2400:			; <UNDEFINED> instruction: 0xf7fe2001
    2404:			; <UNDEFINED> instruction: 0xf7feeef8
    2408:	svclt	0x0000eede
    240c:	strdeq	r3, [r1], -r8
    2410:	andeq	r0, r0, ip, asr #2
    2414:	andeq	r1, r0, sl, lsl #28
    2418:			; <UNDEFINED> instruction: 0x00013ab0
    241c:			; <UNDEFINED> instruction: 0x00001dbe
    2420:	ldrbmi	lr, [r0, sp, lsr #18]!
    2424:	stmdbmi	r8!, {r1, r3, r7, r9, sl, lr}
    2428:	blmi	a2e640 <mount@plt+0xa2d1b0>
    242c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    2430:	movwls	r6, #14363	; 0x381b
    2434:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2438:	strmi	fp, [r6], -r2, lsr #7
    243c:			; <UNDEFINED> instruction: 0xf7fe4614
    2440:	vmax.f32	q15, <illegal reg q5.5>, q13
    2444:			; <UNDEFINED> instruction: 0xf10d2880
    2448:			; <UNDEFINED> instruction: 0xf6c00904
    244c:	strcs	r6, [r0, -r6, ror #17]
    2450:	strtmi	r4, [r2], -r5, lsl #12
    2454:			; <UNDEFINED> instruction: 0x46304651
    2458:			; <UNDEFINED> instruction: 0xf7fe602f
    245c:	mcrne	15, 0, lr, cr3, cr4, {4}
    2460:	bne	ff939898 <mount@plt+0xff938408>
    2464:	andsle	r6, r1, sl, lsr #16
    2468:	ldrmi	r2, [sl], #2571	; 0xa0b
    246c:	strdcs	sp, [r0, -r1]
    2470:	stmib	sp, {r3, r6, r9, sl, lr}^
    2474:			; <UNDEFINED> instruction: 0xf7fe7801
    2478:	strb	lr, [sl, ip, ror #28]!
    247c:	blcs	11c530 <mount@plt+0x11b0a0>
    2480:	blcs	2f20e8 <mount@plt+0x2f0c58>
    2484:	blcs	2f68f4 <mount@plt+0x2f5464>
    2488:	ldrb	sp, [r0, r3, ror #3]!
    248c:	tstle	r9, fp, lsl #20
    2490:	strtmi	sl, [r1], -r1, lsl #16
    2494:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    2498:			; <UNDEFINED> instruction: 0xf6c09401
    249c:	movwls	r6, #9190	; 0x23e6
    24a0:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    24a4:	bmi	28a4ac <mount@plt+0x28901c>
    24a8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    24ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    24b0:	subsmi	r9, sl, r3, lsl #22
    24b4:	andlt	sp, r4, r5, lsl #2
    24b8:			; <UNDEFINED> instruction: 0x87f0e8bd
    24bc:	rscscc	pc, pc, pc, asr #32
    24c0:			; <UNDEFINED> instruction: 0xf7fee7f1
    24c4:	svclt	0x0000ee80
    24c8:	andeq	r3, r1, ip, asr sl
    24cc:	andeq	r0, r0, ip, asr #2
    24d0:	ldrdeq	r3, [r1], -lr
    24d4:	stmdble	r0, {r0, fp, sp}
    24d8:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    24dc:	ldcmi	6, cr4, [fp, #-12]
    24e0:	bmi	6ca8ec <mount@plt+0x6c945c>
    24e4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    24e8:			; <UNDEFINED> instruction: 0xf8524628
    24ec:			; <UNDEFINED> instruction: 0xf7fe6023
    24f0:	mcrne	14, 0, lr, cr4, cr2, {5}
    24f4:			; <UNDEFINED> instruction: 0xf7feda05
    24f8:	stmdavs	r3, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    24fc:	tstle	r9, r2, lsl #22
    2500:			; <UNDEFINED> instruction: 0x4630bd70
    2504:	mcr	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2508:			; <UNDEFINED> instruction: 0x46024631
    250c:			; <UNDEFINED> instruction: 0xf7ff4620
    2510:	stmdblt	r0!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2514:	pop	{r5, r9, sl, lr}
    2518:			; <UNDEFINED> instruction: 0xf7fe4070
    251c:	stmdbmi	sp, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    2520:	andcs	r2, r0, r5, lsl #4
    2524:			; <UNDEFINED> instruction: 0xf7fe4479
    2528:	strtmi	lr, [sl], -r0, asr #28
    252c:	andcs	r4, r1, r1, lsl #12
    2530:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2534:	andcs	r4, r5, #8, 18	; 0x20000
    2538:	ldrbtmi	r2, [r9], #-0
    253c:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    2540:	strmi	r4, [r1], -sl, lsr #12
    2544:			; <UNDEFINED> instruction: 0xf7fe2001
    2548:	svclt	0x0000ee56
    254c:	andeq	r1, r0, r0, ror #25
    2550:	andeq	r3, r1, sl, lsr #12
    2554:	andeq	r1, r0, r8, asr #25
    2558:	andeq	r1, r0, r2, lsr #25
    255c:	tstcs	r1, lr, lsl #8
    2560:	addlt	fp, r2, r0, lsl #10
    2564:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2568:			; <UNDEFINED> instruction: 0xf8dfab04
    256c:	ldrbtmi	ip, [lr], #80	; 0x50
    2570:			; <UNDEFINED> instruction: 0xf85e4a13
    2574:	ldrbtmi	ip, [sl], #-12
    2578:	ldrdgt	pc, [r0], -ip
    257c:	andgt	pc, r4, sp, asr #17
    2580:	stceq	0, cr15, [r0], {79}	; 0x4f
    2584:			; <UNDEFINED> instruction: 0xf7fe9300
    2588:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    258c:	bmi	3791c4 <mount@plt+0x377d34>
    2590:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    2594:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2598:	subsmi	r9, sl, r1, lsl #22
    259c:	andlt	sp, r2, r9, lsl #2
    25a0:	bl	14071c <mount@plt+0x13f28c>
    25a4:	ldrbmi	fp, [r0, -r3]!
    25a8:	andcs	r4, r1, r7, lsl #18
    25ac:			; <UNDEFINED> instruction: 0xf7fe4479
    25b0:			; <UNDEFINED> instruction: 0xf7feee22
    25b4:	svclt	0x0000ee08
    25b8:	andeq	r3, r1, sl, lsl r9
    25bc:	andeq	r0, r0, ip, asr #2
    25c0:	andeq	r1, r0, r6, lsl #25
    25c4:	strdeq	r3, [r1], -r6
    25c8:	andeq	r1, r0, r8, asr ip
    25cc:	blmi	894e58 <mount@plt+0x8939c8>
    25d0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    25d4:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    25d8:	smlabbcs	r1, r4, r0, fp
    25dc:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    25e0:			; <UNDEFINED> instruction: 0xf04f9303
    25e4:			; <UNDEFINED> instruction: 0xf7fe0300
    25e8:	mcrne	14, 0, lr, cr4, cr6, {1}
    25ec:	ldmdbmi	fp, {r0, r5, r8, r9, fp, ip, lr, pc}
    25f0:	strtmi	r2, [fp], -r0, lsl #4
    25f4:	ldrbtmi	sl, [r9], #-2050	; 0xfffff7fe
    25f8:			; <UNDEFINED> instruction: 0xffb0f7ff
    25fc:	strmi	r9, [r8], -r2, lsl #18
    2600:			; <UNDEFINED> instruction: 0xf7fe9101
    2604:	stmdbls	r1, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2608:	strtmi	r4, [r0], -r2, lsl #12
    260c:			; <UNDEFINED> instruction: 0xff08f7ff
    2610:	stmdals	r2, {r5, r6, r7, r8, fp, ip, sp, pc}
    2614:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    2618:			; <UNDEFINED> instruction: 0xf7fe4620
    261c:	bmi	43e2c4 <mount@plt+0x43ce34>
    2620:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    2624:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2628:	subsmi	r9, sl, r3, lsl #22
    262c:	andlt	sp, r4, ip, lsl #2
    2630:	stmdbmi	ip, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    2634:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2638:			; <UNDEFINED> instruction: 0xf7fe2000
    263c:			; <UNDEFINED> instruction: 0x4632edb6
    2640:	andcs	r4, r1, r1, lsl #12
    2644:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    2648:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    264c:	andcs	r4, r5, #98304	; 0x18000
    2650:			; <UNDEFINED> instruction: 0xe7f14479
    2654:			; <UNDEFINED> instruction: 0x000138b8
    2658:	andeq	r0, r0, ip, asr #2
    265c:	andeq	r1, r0, r6, lsl #24
    2660:	andeq	r3, r1, r6, ror #16
    2664:	andeq	r1, r0, r6, lsr #23
    2668:	muleq	r0, ip, fp
    266c:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    2670:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    2674:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2678:			; <UNDEFINED> instruction: 0xf7fe4620
    267c:	strmi	lr, [r7], -r6, ror #27
    2680:			; <UNDEFINED> instruction: 0xf7fe4620
    2684:	strmi	lr, [r6], -ip, ror #26
    2688:			; <UNDEFINED> instruction: 0xf7fe4620
    268c:	strmi	lr, [r4], -r8, lsl #29
    2690:			; <UNDEFINED> instruction: 0xb128bb66
    2694:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    2698:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    269c:	tstle	r7, r9, lsl #22
    26a0:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    26a4:			; <UNDEFINED> instruction: 0x4620681c
    26a8:	stcl	7, cr15, [lr, #1016]	; 0x3f8
    26ac:	strtmi	r4, [r0], -r6, lsl #12
    26b0:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    26b4:	strtmi	r4, [r0], -r5, lsl #12
    26b8:	mrc	7, 3, APSR_nzcv, cr0, cr14, {7}
    26bc:	bllt	f53ed4 <mount@plt+0xf52a44>
    26c0:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    26c4:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    26c8:	blcs	25c6dc <mount@plt+0x25b24c>
    26cc:	ldfltp	f5, [r8, #44]!	; 0x2c
    26d0:	rscle	r2, r5, r0, lsr #22
    26d4:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    26d8:	andcs	r2, r0, r5, lsl #4
    26dc:			; <UNDEFINED> instruction: 0xf7fe4479
    26e0:			; <UNDEFINED> instruction: 0xf7feed64
    26e4:	andcs	lr, r1, r0, lsl #29
    26e8:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    26ec:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    26f0:	stccs	8, cr6, [r0], {3}
    26f4:	blcs	836eac <mount@plt+0x835a1c>
    26f8:	andvs	fp, r4, r8, lsl pc
    26fc:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    2700:	andcs	r2, r0, r5, lsl #4
    2704:			; <UNDEFINED> instruction: 0xf7fe4479
    2708:			; <UNDEFINED> instruction: 0xf7feed50
    270c:			; <UNDEFINED> instruction: 0xe7eaedfe
    2710:	mvnle	r2, r0, lsl #16
    2714:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    2718:	blcs	81c72c <mount@plt+0x81b29c>
    271c:	andvs	fp, r4, r8, lsl pc
    2720:	svclt	0x0000e7e1
    2724:	andeq	r3, r1, r6, lsl r8
    2728:	andeq	r0, r0, r0, ror #2
    272c:	andeq	r0, r0, r4, asr r1
    2730:	andeq	r1, r0, r0, asr #22
    2734:	andeq	r1, r0, r8, lsl fp
    2738:	andvs	r2, fp, r0, lsl #6
    273c:			; <UNDEFINED> instruction: 0xb328b410
    2740:	mulmi	r0, r0, r9
    2744:	tstle	ip, pc, lsr #24
    2748:	mulcc	r1, r0, r9
    274c:	andcc	r4, r1, r4, lsl #12
    2750:	rscsle	r2, r9, pc, lsr #22
    2754:	andvs	r2, fp, r1, lsl #6
    2758:	mulcc	r1, r4, r9
    275c:	svclt	0x00182b2f
    2760:	andle	r2, sl, r0, lsl #22
    2764:			; <UNDEFINED> instruction: 0xf1c04603
    2768:	ldmdane	sl, {r1}
    276c:			; <UNDEFINED> instruction: 0xf913600a
    2770:	bcs	e37c <mount@plt+0xceec>
    2774:	bcs	bf23dc <mount@plt+0xbf0f4c>
    2778:			; <UNDEFINED> instruction: 0x4620d1f7
    277c:	blmi	1408f8 <mount@plt+0x13f468>
    2780:	stccs	7, cr4, [r0], {112}	; 0x70
    2784:			; <UNDEFINED> instruction: 0x4604d0f9
    2788:	strb	r3, [r3, r1]!
    278c:	ldrb	r4, [r4, r4, lsl #12]!
    2790:			; <UNDEFINED> instruction: 0x460eb570
    2794:	mulne	r0, r0, r9
    2798:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    279c:	cmplt	r1, r8, lsl #12
    27a0:			; <UNDEFINED> instruction: 0x4630295c
    27a4:			; <UNDEFINED> instruction: 0xf7fed008
    27a8:	ldmdblt	r8!, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
    27ac:	strpl	r3, [r9, -r1, lsl #8]!
    27b0:	stmdbcs	r0, {r5, r9, sl, lr}
    27b4:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    27b8:			; <UNDEFINED> instruction: 0xf993192b
    27bc:			; <UNDEFINED> instruction: 0xb12b3001
    27c0:	strpl	r3, [r9, -r2, lsl #8]!
    27c4:	stmdbcs	r0, {r5, r9, sl, lr}
    27c8:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    27cc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    27d0:	mvnsmi	lr, sp, lsr #18
    27d4:	bmi	8d4034 <mount@plt+0x8d2ba4>
    27d8:	blmi	8ee9e8 <mount@plt+0x8ed558>
    27dc:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    27e0:	strmi	r4, [r8], r4, lsl #12
    27e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    27e8:			; <UNDEFINED> instruction: 0xf04f9301
    27ec:	strls	r0, [r0, -r0, lsl #6]
    27f0:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    27f4:	tstlt	r4, r7
    27f8:	mulcc	r0, r4, r9
    27fc:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    2800:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    2804:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    2808:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    280c:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    2810:	ldrtmi	r4, [fp], -r5, lsl #12
    2814:			; <UNDEFINED> instruction: 0x46694632
    2818:			; <UNDEFINED> instruction: 0xf7fe4620
    281c:	stmdavs	fp!, {r6, r7, sl, fp, sp, lr, pc}
    2820:	blls	30e74 <mount@plt+0x2f9e4>
    2824:	rscle	r4, sl, r3, lsr #5
    2828:			; <UNDEFINED> instruction: 0xf993b11b
    282c:	blcs	e834 <mount@plt+0xd3a4>
    2830:	bmi	436fcc <mount@plt+0x435b3c>
    2834:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2838:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    283c:	subsmi	r9, sl, r1, lsl #22
    2840:	andlt	sp, r2, sp, lsl #2
    2844:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2848:	blcs	89507c <mount@plt+0x893bec>
    284c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2850:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    2854:	strbmi	r4, [r2], -r3, lsr #12
    2858:			; <UNDEFINED> instruction: 0xf7fe4479
    285c:			; <UNDEFINED> instruction: 0xf7feeccc
    2860:	svclt	0x0000ecb2
    2864:	andeq	r3, r1, sl, lsr #13
    2868:	andeq	r0, r0, ip, asr #2
    286c:	andeq	r3, r1, lr, asr r8
    2870:	muleq	r0, r8, r3
    2874:	andeq	r3, r1, r2, asr r6
    2878:	andeq	r3, r1, r8, lsl r8
    287c:	andeq	r2, r0, r8, asr #6
    2880:	addlt	fp, r3, r0, lsl #10
    2884:	tstls	r0, r7, lsl #24
    2888:			; <UNDEFINED> instruction: 0xf7fe9001
    288c:	ldrbtmi	lr, [ip], #-3396	; 0xfffff2bc
    2890:	ldmib	sp, {r1, r5, r8, sp}^
    2894:	andvs	r2, r1, r0, lsl #6
    2898:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    289c:			; <UNDEFINED> instruction: 0xf7fe4479
    28a0:	svclt	0x0000ecaa
    28a4:	ldrdeq	r3, [r1], -r6
    28a8:	andeq	r2, r0, r4, lsl #6
    28ac:			; <UNDEFINED> instruction: 0x4604b538
    28b0:			; <UNDEFINED> instruction: 0xf7ff460d
    28b4:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    28b8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    28bc:	lfmlt	f5, 1, [r8, #-0]
    28c0:	strtmi	r4, [r0], -r9, lsr #12
    28c4:			; <UNDEFINED> instruction: 0xffdcf7ff
    28c8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    28cc:			; <UNDEFINED> instruction: 0x47706018
    28d0:	muleq	r1, sl, r7
    28d4:	svcmi	0x00f0e92d
    28d8:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    28dc:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    28e0:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    28e4:			; <UNDEFINED> instruction: 0xf8df2500
    28e8:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    28ec:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    28f0:	movwls	r6, #55323	; 0xd81b
    28f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    28f8:	strmi	lr, [r0, #-2505]	; 0xfffff637
    28fc:	strmi	r9, [r5], -r2, lsl #4
    2900:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    2904:	stccs	6, cr4, [r0, #-16]
    2908:	adchi	pc, r9, r0
    290c:	mulvs	r0, r5, r9
    2910:			; <UNDEFINED> instruction: 0xf0002e00
    2914:			; <UNDEFINED> instruction: 0xf7fe80a4
    2918:	strtmi	lr, [sl], -lr, asr #25
    291c:	strmi	r6, [r2], r1, lsl #16
    2920:			; <UNDEFINED> instruction: 0xf912e001
    2924:	rscslt	r6, r3, #1, 30
    2928:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    292c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    2930:	mcrcs	1, 1, sp, cr13, cr7, {7}
    2934:	addshi	pc, r3, r0
    2938:	bleq	c3ed74 <mount@plt+0xc3d8e4>
    293c:	ldrmi	r4, [sl], -r8, lsr #12
    2940:	ldrbmi	r6, [r9], -r3, lsr #32
    2944:			; <UNDEFINED> instruction: 0xf7fe930c
    2948:	cdpls	12, 0, cr14, cr12, cr10, {1}
    294c:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    2950:	smlabteq	r0, sp, r9, lr
    2954:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    2958:			; <UNDEFINED> instruction: 0xf0402d00
    295c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    2960:	tsthi	r6, r0	; <UNPREDICTABLE>
    2964:	mulpl	r0, r6, r9
    2968:			; <UNDEFINED> instruction: 0xf0002d00
    296c:	andcs	r8, r0, #12, 2
    2970:	cdp	3, 0, cr2, cr8, cr0, {0}
    2974:			; <UNDEFINED> instruction: 0x4657ba10
    2978:	andsls	pc, r8, sp, asr #17
    297c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2980:			; <UNDEFINED> instruction: 0x469246b1
    2984:			; <UNDEFINED> instruction: 0xf999469b
    2988:	bcs	1a4a994 <mount@plt+0x1a49504>
    298c:	addhi	pc, sp, r0
    2990:	msreq	CPSR_, r2, lsr #32
    2994:			; <UNDEFINED> instruction: 0xf0402942
    2998:			; <UNDEFINED> instruction: 0xf99980e9
    299c:	bcs	a9ac <mount@plt+0x951c>
    29a0:	bicshi	pc, r3, r0
    29a4:	ldc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    29a8:	subsle	r2, r8, r0, lsl #16
    29ac:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    29b0:			; <UNDEFINED> instruction: 0x4630d055
    29b4:	ldc	7, cr15, [r6], {254}	; 0xfe
    29b8:	movweq	lr, #47706	; 0xba5a
    29bc:	cmple	lr, r5, lsl #12
    29c0:	mulne	r0, r9, r9
    29c4:	suble	r2, sl, r0, lsl #18
    29c8:			; <UNDEFINED> instruction: 0x462a4630
    29cc:			; <UNDEFINED> instruction: 0xf7fe4649
    29d0:	stmdacs	r0, {r6, r8, sl, fp, sp, lr, pc}
    29d4:			; <UNDEFINED> instruction: 0xf919d143
    29d8:	strbmi	ip, [sp], #-5
    29dc:	svceq	0x0030f1bc
    29e0:			; <UNDEFINED> instruction: 0xf108d10a
    29e4:	bl	fea049f0 <mount@plt+0xfea03560>
    29e8:	bl	143604 <mount@plt+0x142174>
    29ec:			; <UNDEFINED> instruction: 0xf9150803
    29f0:			; <UNDEFINED> instruction: 0xf1bccf01
    29f4:	rscsle	r0, r8, r0, lsr pc
    29f8:			; <UNDEFINED> instruction: 0xf833683b
    29fc:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2a00:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    2a04:	ldrle	r4, [lr, #1705]!	; 0x6a9
    2a08:	strtmi	r2, [r8], -r0, lsl #6
    2a0c:	bne	43e274 <mount@plt+0x43cde4>
    2a10:	eorvs	r4, r3, sl, lsl r6
    2a14:			; <UNDEFINED> instruction: 0xf7fe930c
    2a18:			; <UNDEFINED> instruction: 0xf8ddebc2
    2a1c:	strmi	r9, [r9, #48]!	; 0x30
    2a20:	strmi	r6, [r2], r5, lsr #16
    2a24:			; <UNDEFINED> instruction: 0xf000468b
    2a28:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    2a2c:	adchi	pc, r6, r0
    2a30:	mvnscc	pc, #16, 2
    2a34:			; <UNDEFINED> instruction: 0xf1419304
    2a38:	movwls	r3, #21503	; 0x53ff
    2a3c:	ldrdeq	lr, [r4, -sp]
    2a40:	mvnscc	pc, #79	; 0x4f
    2a44:	andeq	pc, r2, #111	; 0x6f
    2a48:	svclt	0x0008428b
    2a4c:			; <UNDEFINED> instruction: 0xd3274282
    2a50:	svceq	0x0000f1b9
    2a54:			; <UNDEFINED> instruction: 0xf999d003
    2a58:	bcs	aa60 <mount@plt+0x95d0>
    2a5c:	tstcs	r6, #-1073741788	; 0xc0000024
    2a60:	ldreq	pc, [r5, #-111]	; 0xffffff91
    2a64:	bmi	ff49aaf8 <mount@plt+0xff499668>
    2a68:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    2a6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a70:	subsmi	r9, sl, sp, lsl #22
    2a74:	orrshi	pc, r6, r0, asr #32
    2a78:	andlt	r4, pc, r8, lsr #12
    2a7c:	blhi	bdd78 <mount@plt+0xbc8e8>
    2a80:	svchi	0x00f0e8bd
    2a84:			; <UNDEFINED> instruction: 0xf1109b01
    2a88:			; <UNDEFINED> instruction: 0xf04f37ff
    2a8c:			; <UNDEFINED> instruction: 0xf06f31ff
    2a90:			; <UNDEFINED> instruction: 0xf1430002
    2a94:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    2a98:	adcsmi	fp, r8, #8, 30
    2a9c:	svcge	0x005ff4bf
    2aa0:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    2aa4:	rsbmi	sp, fp, #913408	; 0xdf000
    2aa8:			; <UNDEFINED> instruction: 0xf999e7dc
    2aac:			; <UNDEFINED> instruction: 0xf0222002
    2ab0:	bcs	1083338 <mount@plt+0x1081ea8>
    2ab4:	svcge	0x0076f47f
    2ab8:	mulcs	r3, r9, r9
    2abc:			; <UNDEFINED> instruction: 0xf47f2a00
    2ac0:			; <UNDEFINED> instruction: 0x464eaf71
    2ac4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2ac8:			; <UNDEFINED> instruction: 0x9018f8dd
    2acc:	blge	13d208 <mount@plt+0x13bd78>
    2ad0:	ldcmi	3, cr9, [r8, #24]!
    2ad4:	mulne	r0, r6, r9
    2ad8:			; <UNDEFINED> instruction: 0x4628447d
    2adc:			; <UNDEFINED> instruction: 0xf7fe9109
    2ae0:	stmdbls	r9, {r1, r2, r3, sl, fp, sp, lr, pc}
    2ae4:			; <UNDEFINED> instruction: 0xf0002800
    2ae8:	blne	10e2fd4 <mount@plt+0x10e1b44>
    2aec:			; <UNDEFINED> instruction: 0xf1039309
    2af0:			; <UNDEFINED> instruction: 0xf1be0e01
    2af4:			; <UNDEFINED> instruction: 0xf0000f00
    2af8:	blls	1a3028 <mount@plt+0x1a1b98>
    2afc:	mrscs	r2, (UNDEF: 0)
    2b00:	blvc	ff8fd444 <mount@plt+0xff8fbfb4>
    2b04:	blls	54574 <mount@plt+0x530e4>
    2b08:			; <UNDEFINED> instruction: 0xf0402b00
    2b0c:	b	1422fd4 <mount@plt+0x1421b44>
    2b10:	cmple	r7, r1, lsl #6
    2b14:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2b18:	rdfnee	f0, f5, f0
    2b1c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2b20:	and	r4, r4, ip, lsr #13
    2b24:	movweq	lr, #23124	; 0x5a54
    2b28:	ldfccp	f7, [pc], #48	; 2b60 <mount@plt+0x16d0>
    2b2c:	blx	3700e <mount@plt+0x35b7e>
    2b30:			; <UNDEFINED> instruction: 0xf1bcf20b
    2b34:	blx	292b3a <mount@plt+0x2916aa>
    2b38:	blx	fe80b346 <mount@plt+0xfe809eb6>
    2b3c:	strmi	r0, [sl], #-266	; 0xfffffef6
    2b40:			; <UNDEFINED> instruction: 0xf0004611
    2b44:	strcs	r8, [r0], #-252	; 0xffffff04
    2b48:	bcs	bf50 <mount@plt+0xaac0>
    2b4c:	blx	fe836efe <mount@plt+0xfe835a6e>
    2b50:			; <UNDEFINED> instruction: 0xf04f670a
    2b54:	blx	fea8635e <mount@plt+0xfea84ece>
    2b58:	ldrtmi	r2, [lr], -r2, lsl #6
    2b5c:	bl	10c91bc <mount@plt+0x10c7d2c>
    2b60:	blcs	37a0 <mount@plt+0x2310>
    2b64:	strcs	sp, [r1], #-222	; 0xffffff22
    2b68:	ldrb	r2, [fp, r0, lsl #10]
    2b6c:			; <UNDEFINED> instruction: 0xf47f2a00
    2b70:			; <UNDEFINED> instruction: 0xe7a6af19
    2b74:			; <UNDEFINED> instruction: 0xf43f2d00
    2b78:			; <UNDEFINED> instruction: 0xe791af72
    2b7c:	movweq	lr, #47706	; 0xba5a
    2b80:	svcge	0x0066f47f
    2b84:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    2b88:	stmib	r9, {sl, ip, sp}^
    2b8c:	strb	r3, [sl, -r0, lsl #8]!
    2b90:	strcc	lr, [r0], #-2525	; 0xfffff623
    2b94:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    2b98:	strb	r3, [r4, -r0, lsl #8]!
    2b9c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    2ba0:	smlabteq	r0, sp, r9, lr
    2ba4:	streq	pc, [r1, #-111]!	; 0xffffff91
    2ba8:	tstlt	r3, r2, lsl #22
    2bac:			; <UNDEFINED> instruction: 0xf8c39b02
    2bb0:	ldmib	sp, {sp, lr, pc}^
    2bb4:	strmi	r1, [fp], -r4, lsl #4
    2bb8:	svclt	0x00144313
    2bbc:	movwcs	r2, #769	; 0x301
    2bc0:	svceq	0x0000f1be
    2bc4:	movwcs	fp, #3848	; 0xf08
    2bc8:			; <UNDEFINED> instruction: 0xf0002b00
    2bcc:	blls	262ea0 <mount@plt+0x261a10>
    2bd0:			; <UNDEFINED> instruction: 0xf8cd2001
    2bd4:	tstcs	r0, r4, lsr #32
    2bd8:	ldfccp	f7, [pc], #12	; 2bec <mount@plt+0x175c>
    2bdc:	strtmi	r9, [r8], r6, lsl #22
    2be0:	b	13e7bf0 <mount@plt+0x13e6760>
    2be4:	ldrmi	r7, [sl], r3, ror #23
    2be8:	b	153ac00 <mount@plt+0x1539770>
    2bec:			; <UNDEFINED> instruction: 0xf10c0305
    2bf0:			; <UNDEFINED> instruction: 0xd11d3cff
    2bf4:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2bf8:	svccc	0x00fff1bc
    2bfc:	andcs	pc, r1, #10240	; 0x2800
    2c00:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    2c04:	ldrmi	r4, [r1], -sl, lsl #8
    2c08:	strcs	sp, [r0], #-18	; 0xffffffee
    2c0c:	bcs	c014 <mount@plt+0xab84>
    2c10:	blx	fe836fc6 <mount@plt+0xfe835b36>
    2c14:			; <UNDEFINED> instruction: 0xf04f670a
    2c18:	blx	fea86422 <mount@plt+0xfea84f92>
    2c1c:	ldrtmi	r2, [lr], -r2, lsl #6
    2c20:	bl	10c9280 <mount@plt+0x10c7df0>
    2c24:	blcs	3864 <mount@plt+0x23d4>
    2c28:	strcs	sp, [r1], #-223	; 0xffffff21
    2c2c:	ldrb	r2, [ip, r0, lsl #10]
    2c30:	smlabteq	r6, sp, r9, lr
    2c34:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2c38:			; <UNDEFINED> instruction: 0xf04f0104
    2c3c:			; <UNDEFINED> instruction: 0x9c020a0a
    2c40:	bleq	3ed84 <mount@plt+0x3d8f4>
    2c44:			; <UNDEFINED> instruction: 0xf8dd2900
    2c48:	svclt	0x00088024
    2c4c:	tstle	r1, #720896	; 0xb0000
    2c50:	movweq	lr, #43802	; 0xab1a
    2c54:	andeq	lr, fp, #76800	; 0x12c00
    2c58:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2c5c:	movweq	lr, #43795	; 0xab13
    2c60:	andeq	lr, fp, #67584	; 0x10800
    2c64:	beq	fd8b8 <mount@plt+0xfc428>
    2c68:	bleq	bd978 <mount@plt+0xbc4e8>
    2c6c:	svclt	0x0008458b
    2c70:	mvnle	r4, #545259520	; 0x20800000
    2c74:	svceq	0x0000f1b8
    2c78:	tstcs	r0, r2, lsl r0
    2c7c:	movweq	lr, #43802	; 0xab1a
    2c80:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    2c84:	andeq	lr, fp, #76800	; 0x12c00
    2c88:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2c8c:	movweq	lr, #43795	; 0xab13
    2c90:	andeq	lr, fp, #67584	; 0x10800
    2c94:	beq	fd8e8 <mount@plt+0xfc458>
    2c98:	bleq	bd9a8 <mount@plt+0xbc518>
    2c9c:	mvnle	r4, r8, lsl #11
    2ca0:	strcs	r2, [r0, -r1, lsl #12]
    2ca4:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2ca8:	strmi	lr, [r4, #-2525]	; 0xfffff623
    2cac:	andsls	pc, r0, sp, asr #17
    2cb0:	strtmi	r4, [r9], -r0, lsr #12
    2cb4:	movwcs	r2, #522	; 0x20a
    2cb8:			; <UNDEFINED> instruction: 0xf988f001
    2cbc:	strtmi	r4, [r9], -r0, lsr #12
    2cc0:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2cc4:			; <UNDEFINED> instruction: 0x46994690
    2cc8:	movwcs	r2, #522	; 0x20a
    2ccc:			; <UNDEFINED> instruction: 0xf97ef001
    2cd0:	bl	11c93a4 <mount@plt+0x11c7f14>
    2cd4:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2cd8:			; <UNDEFINED> instruction: 0x0c0ceb4c
    2cdc:	bl	1309350 <mount@plt+0x1307ec0>
    2ce0:	ldrtmi	r0, [r2], -r7, lsl #24
    2ce4:			; <UNDEFINED> instruction: 0x463b18de
    2ce8:	streq	lr, [ip, -ip, asr #22]
    2cec:	strmi	r4, [sp], -r4, lsl #12
    2cf0:	svceq	0x0000f1b8
    2cf4:			; <UNDEFINED> instruction: 0x4650d014
    2cf8:			; <UNDEFINED> instruction: 0xf0014659
    2cfc:	strbmi	pc, [r2], -r7, ror #18	; <UNPREDICTABLE>
    2d00:			; <UNDEFINED> instruction: 0xf001464b
    2d04:	strmi	pc, [fp], -r3, ror #18
    2d08:	ldmib	sp, {r1, r9, sl, lr}^
    2d0c:			; <UNDEFINED> instruction: 0xf0010106
    2d10:	blls	4128c <mount@plt+0x3fdfc>
    2d14:	movwls	r1, #2075	; 0x81b
    2d18:	bl	1069924 <mount@plt+0x1068494>
    2d1c:	movwls	r0, #4867	; 0x1303
    2d20:	movwcs	lr, #10717	; 0x29dd
    2d24:	svclt	0x00082b00
    2d28:	sbcle	r2, r1, #40960	; 0xa000
    2d2c:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2d30:			; <UNDEFINED> instruction: 0x9010f8dd
    2d34:	movwcs	lr, #2525	; 0x9dd
    2d38:	movwcs	lr, #2505	; 0x9c9
    2d3c:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2d40:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    2d44:	smlabteq	r0, sp, r9, lr
    2d48:	strbmi	lr, [lr], -lr, lsr #14
    2d4c:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2d50:			; <UNDEFINED> instruction: 0x9018f8dd
    2d54:	blge	13d490 <mount@plt+0x13c000>
    2d58:	ldrt	r9, [sl], r6, lsl #6
    2d5c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2d60:			; <UNDEFINED> instruction: 0xf7fe4628
    2d64:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    2d68:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2d6c:	blls	3c750 <mount@plt+0x3b2c0>
    2d70:	stcls	7, cr2, [r6, #-0]
    2d74:	blx	fe8945e6 <mount@plt+0xfe893156>
    2d78:	ldrmi	r2, [lr], -r5, lsl #6
    2d7c:	blx	ff8e998a <mount@plt+0xff8e84fa>
    2d80:	svccs	0x00006705
    2d84:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2d88:	tstcs	r0, r1
    2d8c:	blls	bc890 <mount@plt+0xbb400>
    2d90:	blcs	1476c <mount@plt+0x132dc>
    2d94:	svcge	0x000af47f
    2d98:	strcc	lr, [r0], #-2525	; 0xfffff623
    2d9c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2da0:	strbt	r3, [r0], -r0, lsl #8
    2da4:	b	3c0da4 <mount@plt+0x3bf914>
    2da8:	muleq	r1, lr, r5
    2dac:	andeq	r0, r0, ip, asr #2
    2db0:	andeq	r3, r1, lr, lsl r4
    2db4:	ldrdeq	r2, [r0], -r4
    2db8:	andeq	r1, r0, sl, asr lr
    2dbc:			; <UNDEFINED> instruction: 0xf7ff2200
    2dc0:	svclt	0x0000bd89
    2dc4:	mvnsmi	lr, sp, lsr #18
    2dc8:	strmi	r4, [r7], -r8, lsl #13
    2dcc:			; <UNDEFINED> instruction: 0x4605b1d8
    2dd0:			; <UNDEFINED> instruction: 0xf7fee007
    2dd4:	rsclt	lr, r4, #112, 20	; 0x70000
    2dd8:			; <UNDEFINED> instruction: 0xf8336803
    2ddc:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2de0:	strtmi	sp, [lr], -r4, lsl #10
    2de4:	blmi	81240 <mount@plt+0x7fdb0>
    2de8:	mvnsle	r2, r0, lsl #24
    2dec:	svceq	0x0000f1b8
    2df0:			; <UNDEFINED> instruction: 0xf8c8d001
    2df4:	adcsmi	r6, lr, #0
    2df8:			; <UNDEFINED> instruction: 0xf996d908
    2dfc:	andcs	r3, r1, r0
    2e00:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2e04:	strdlt	r8, [r9, -r0]
    2e08:	andeq	pc, r0, r8, asr #17
    2e0c:	ldmfd	sp!, {sp}
    2e10:	svclt	0x000081f0
    2e14:	mvnsmi	lr, sp, lsr #18
    2e18:	strmi	r4, [r7], -r8, lsl #13
    2e1c:			; <UNDEFINED> instruction: 0x4605b1d8
    2e20:			; <UNDEFINED> instruction: 0xf7fee007
    2e24:	rsclt	lr, r4, #72, 20	; 0x48000
    2e28:			; <UNDEFINED> instruction: 0xf8336803
    2e2c:	ldrbeq	r3, [fp], #20
    2e30:	strtmi	sp, [lr], -r4, lsl #10
    2e34:	blmi	81290 <mount@plt+0x7fe00>
    2e38:	mvnsle	r2, r0, lsl #24
    2e3c:	svceq	0x0000f1b8
    2e40:			; <UNDEFINED> instruction: 0xf8c8d001
    2e44:	adcsmi	r6, lr, #0
    2e48:			; <UNDEFINED> instruction: 0xf996d908
    2e4c:	andcs	r3, r1, r0
    2e50:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2e54:	strdlt	r8, [r9, -r0]
    2e58:	andeq	pc, r0, r8, asr #17
    2e5c:	ldmfd	sp!, {sp}
    2e60:	svclt	0x000081f0
    2e64:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2e68:	strdlt	fp, [r2], r0
    2e6c:	bmi	76da90 <mount@plt+0x76c600>
    2e70:	cfstrsge	mvf4, [sl], {121}	; 0x79
    2e74:	blvc	140fc8 <mount@plt+0x13fb38>
    2e78:	stmpl	sl, {r1, r2, r9, sl, lr}
    2e7c:	andls	r6, r1, #1179648	; 0x120000
    2e80:	andeq	pc, r0, #79	; 0x4f
    2e84:	and	r9, r5, r0, lsl #6
    2e88:	ldrtmi	r4, [r0], -r9, lsr #12
    2e8c:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e90:	cmnlt	r0, r8, lsl #8
    2e94:	stcne	8, cr15, [r8], {84}	; 0x54
    2e98:			; <UNDEFINED> instruction: 0xf854b1b1
    2e9c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2ea0:			; <UNDEFINED> instruction: 0x4630b195
    2ea4:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ea8:	mvnle	r2, r0, lsl #16
    2eac:	bmi	38aeb8 <mount@plt+0x389a28>
    2eb0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2eb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2eb8:	subsmi	r9, sl, r1, lsl #22
    2ebc:	andlt	sp, r2, sp, lsl #2
    2ec0:	ldrhtmi	lr, [r0], #141	; 0x8d
    2ec4:	ldrbmi	fp, [r0, -r3]!
    2ec8:	ldrtmi	r4, [r3], -r8, lsl #16
    2ecc:	ldrtmi	r4, [sl], -r8, lsl #18
    2ed0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2ed4:			; <UNDEFINED> instruction: 0xf7fe6800
    2ed8:			; <UNDEFINED> instruction: 0xf7feea7a
    2edc:	svclt	0x0000e974
    2ee0:	andeq	r3, r1, r8, lsl r0
    2ee4:	andeq	r0, r0, ip, asr #2
    2ee8:	ldrdeq	r2, [r1], -r6
    2eec:	muleq	r1, r4, r1
    2ef0:	andeq	r1, r0, lr, asr #25
    2ef4:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2ef8:	subslt	r4, r4, #16777216	; 0x1000000
    2efc:	and	r4, r3, r3, lsl #12
    2f00:	mulle	r8, r4, r2
    2f04:	andle	r4, r5, fp, lsl #5
    2f08:	mulcs	r0, r3, r9
    2f0c:	movwcc	r4, #5656	; 0x1618
    2f10:	mvnsle	r2, r0, lsl #20
    2f14:			; <UNDEFINED> instruction: 0xf85d2000
    2f18:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2f1c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2f20:	andcs	fp, sl, #56, 10	; 0xe000000
    2f24:	strmi	r4, [sp], -r4, lsl #12
    2f28:	stc2l	7, cr15, [r0], {255}	; 0xff
    2f2c:	svccc	0x0080f5b0
    2f30:	addlt	sp, r0, #268435456	; 0x10000000
    2f34:			; <UNDEFINED> instruction: 0x4629bd38
    2f38:			; <UNDEFINED> instruction: 0xf7ff4620
    2f3c:	svclt	0x0000fca1
    2f40:	andscs	fp, r0, #56, 10	; 0xe000000
    2f44:	strmi	r4, [sp], -r4, lsl #12
    2f48:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2f4c:	svccc	0x0080f5b0
    2f50:	addlt	sp, r0, #268435456	; 0x10000000
    2f54:			; <UNDEFINED> instruction: 0x4629bd38
    2f58:			; <UNDEFINED> instruction: 0xf7ff4620
    2f5c:	svclt	0x0000fc91
    2f60:	strt	r2, [r3], #522	; 0x20a
    2f64:	strt	r2, [r1], #528	; 0x210
    2f68:	blmi	8d57f8 <mount@plt+0x8d4368>
    2f6c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2f70:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2f74:	strmi	r2, [r4], -r0, lsl #12
    2f78:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2f7c:			; <UNDEFINED> instruction: 0xf04f9301
    2f80:	strls	r0, [r0], -r0, lsl #6
    2f84:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f88:	tstlt	r4, r6
    2f8c:	mulcc	r0, r4, r9
    2f90:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2f94:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2f98:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2f9c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2fa0:	b	540fa0 <mount@plt+0x53fb10>
    2fa4:	ldrtmi	r4, [r3], -r5, lsl #12
    2fa8:	strbtmi	r2, [r9], -sl, lsl #4
    2fac:			; <UNDEFINED> instruction: 0xf7fe4620
    2fb0:	stmdavs	fp!, {r1, r4, r5, r9, fp, sp, lr, pc}
    2fb4:	blls	315e8 <mount@plt+0x30158>
    2fb8:	rscle	r4, sl, r3, lsr #5
    2fbc:			; <UNDEFINED> instruction: 0xf993b11b
    2fc0:	blcs	efc8 <mount@plt+0xdb38>
    2fc4:	bmi	3f7760 <mount@plt+0x3f62d0>
    2fc8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2fcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2fd0:	subsmi	r9, sl, r1, lsl #22
    2fd4:	andlt	sp, r3, ip, lsl #2
    2fd8:	bmi	2f27a0 <mount@plt+0x2f1310>
    2fdc:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2fe0:	bicsle	r6, r6, r0, lsl r8
    2fe4:	strtmi	r4, [r3], -r9, lsl #18
    2fe8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2fec:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ff0:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ff4:	andeq	r2, r1, ip, lsl pc
    2ff8:	andeq	r0, r0, ip, asr #2
    2ffc:	andeq	r3, r1, sl, asr #1
    3000:	andeq	r1, r0, r4, lsl #24
    3004:			; <UNDEFINED> instruction: 0x00012ebe
    3008:	andeq	r3, r1, r6, lsl #1
    300c:			; <UNDEFINED> instruction: 0x00001bb6
    3010:			; <UNDEFINED> instruction: 0x4606b5f8
    3014:			; <UNDEFINED> instruction: 0xf7ff460f
    3018:			; <UNDEFINED> instruction: 0xf110ffa7
    301c:			; <UNDEFINED> instruction: 0xf1414400
    3020:	cfstr32cs	mvfx0, [r1, #-0]
    3024:	stccs	15, cr11, [r0], {8}
    3028:	lfmlt	f5, 3, [r8]
    302c:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3030:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    3034:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    3038:	andvs	r4, r4, sl, lsr r6
    303c:	stmdbmi	r3, {r3, fp, sp, lr}
    3040:			; <UNDEFINED> instruction: 0xf7fe4479
    3044:	svclt	0x0000e8d8
    3048:	andeq	r3, r1, lr, lsr #32
    304c:	andeq	r1, r0, r0, ror #22
    3050:			; <UNDEFINED> instruction: 0x4605b538
    3054:			; <UNDEFINED> instruction: 0xf7ff460c
    3058:			; <UNDEFINED> instruction: 0xf500ffdb
    305c:			; <UNDEFINED> instruction: 0xf5b34300
    3060:	andle	r3, r1, #128, 30	; 0x200
    3064:	lfmlt	f3, 1, [r8, #-0]
    3068:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    306c:	strtmi	r4, [r2], -r5, lsl #18
    3070:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    3074:	andvs	r4, r4, fp, lsr #12
    3078:	stmdbmi	r3, {r3, fp, sp, lr}
    307c:			; <UNDEFINED> instruction: 0xf7fe4479
    3080:	svclt	0x0000e8ba
    3084:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    3088:	andeq	r1, r0, r4, lsr #22
    308c:			; <UNDEFINED> instruction: 0xf7ff220a
    3090:	svclt	0x0000bb9f
    3094:			; <UNDEFINED> instruction: 0xf7ff2210
    3098:	svclt	0x0000bb9b
    309c:	blmi	895928 <mount@plt+0x894498>
    30a0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    30a4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    30a8:	strmi	r2, [r4], -r0, lsl #12
    30ac:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    30b0:			; <UNDEFINED> instruction: 0xf04f9301
    30b4:	strls	r0, [r0], -r0, lsl #6
    30b8:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30bc:	tstlt	r4, r6
    30c0:	mulcc	r0, r4, r9
    30c4:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    30c8:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    30cc:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    30d0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    30d4:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30d8:	strbtmi	r4, [r9], -r5, lsl #12
    30dc:			; <UNDEFINED> instruction: 0xf7fe4620
    30e0:	stmdavs	fp!, {r2, r3, r6, r8, fp, sp, lr, pc}
    30e4:	blls	31718 <mount@plt+0x30288>
    30e8:	rscle	r4, ip, r3, lsr #5
    30ec:			; <UNDEFINED> instruction: 0xf993b11b
    30f0:	blcs	f0f8 <mount@plt+0xdc68>
    30f4:	bmi	3f7898 <mount@plt+0x3f6408>
    30f8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    30fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3100:	subsmi	r9, sl, r1, lsl #22
    3104:	andlt	sp, r3, ip, lsl #2
    3108:	bmi	2f28d0 <mount@plt+0x2f1440>
    310c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3110:	bicsle	r6, r8, r0, lsl r8
    3114:	strtmi	r4, [r3], -r9, lsl #18
    3118:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    311c:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3120:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3124:	andeq	r2, r1, r8, ror #27
    3128:	andeq	r0, r0, ip, asr #2
    312c:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    3130:	ldrdeq	r1, [r0], -r0
    3134:	andeq	r2, r1, lr, lsl #27
    3138:	andeq	r2, r1, r6, asr pc
    313c:	andeq	r1, r0, r6, lsl #21
    3140:	blmi	8d59d0 <mount@plt+0x8d4540>
    3144:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3148:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    314c:	strmi	r2, [r4], -r0, lsl #12
    3150:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3154:			; <UNDEFINED> instruction: 0xf04f9301
    3158:	strls	r0, [r0], -r0, lsl #6
    315c:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3160:	tstlt	r4, r6
    3164:	mulcc	r0, r4, r9
    3168:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    316c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3170:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3174:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3178:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    317c:	andcs	r4, sl, #5242880	; 0x500000
    3180:	strtmi	r4, [r0], -r9, ror #12
    3184:	svc	0x00c6f7fd
    3188:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    318c:	adcmi	r9, r3, #0, 22
    3190:	tstlt	fp, fp, ror #1
    3194:	mulcc	r0, r3, r9
    3198:	mvnle	r2, r0, lsl #22
    319c:	blmi	3159e0 <mount@plt+0x314550>
    31a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    31a4:	blls	5d214 <mount@plt+0x5bd84>
    31a8:	qaddle	r4, sl, ip
    31ac:	ldcllt	0, cr11, [r0, #12]!
    31b0:	blcs	8959e4 <mount@plt+0x894554>
    31b4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    31b8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    31bc:	ldrtmi	r4, [sl], -r3, lsr #12
    31c0:			; <UNDEFINED> instruction: 0xf7fe4479
    31c4:			; <UNDEFINED> instruction: 0xf7fde818
    31c8:	svclt	0x0000effe
    31cc:	andeq	r2, r1, r4, asr #26
    31d0:	andeq	r0, r0, ip, asr #2
    31d4:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    31d8:	andeq	r1, r0, ip, lsr #20
    31dc:	andeq	r2, r1, r8, ror #25
    31e0:			; <UNDEFINED> instruction: 0x00012eb0
    31e4:	andeq	r1, r0, r0, ror #19
    31e8:	blmi	8d5a78 <mount@plt+0x8d45e8>
    31ec:	ldrblt	r4, [r0, #1146]!	; 0x47a
    31f0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    31f4:	strmi	r2, [r4], -r0, lsl #12
    31f8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    31fc:			; <UNDEFINED> instruction: 0xf04f9301
    3200:	strls	r0, [r0], -r0, lsl #6
    3204:	stm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3208:	tstlt	r4, r6
    320c:	mulcc	r0, r4, r9
    3210:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3214:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3218:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    321c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3220:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3224:	andcs	r4, sl, #5242880	; 0x500000
    3228:	strtmi	r4, [r0], -r9, ror #12
    322c:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3230:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    3234:	adcmi	r9, r3, #0, 22
    3238:	tstlt	fp, fp, ror #1
    323c:	mulcc	r0, r3, r9
    3240:	mvnle	r2, r0, lsl #22
    3244:	blmi	315a88 <mount@plt+0x3145f8>
    3248:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    324c:	blls	5d2bc <mount@plt+0x5be2c>
    3250:	qaddle	r4, sl, ip
    3254:	ldcllt	0, cr11, [r0, #12]!
    3258:	blcs	895a8c <mount@plt+0x8945fc>
    325c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3260:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    3264:	ldrtmi	r4, [sl], -r3, lsr #12
    3268:			; <UNDEFINED> instruction: 0xf7fd4479
    326c:			; <UNDEFINED> instruction: 0xf7fdefc4
    3270:	svclt	0x0000efaa
    3274:	muleq	r1, ip, ip
    3278:	andeq	r0, r0, ip, asr #2
    327c:	andeq	r2, r1, sl, asr #28
    3280:	andeq	r1, r0, r4, lsl #19
    3284:	andeq	r2, r1, r0, asr #24
    3288:	andeq	r2, r1, r8, lsl #28
    328c:	andeq	r1, r0, r8, lsr r9
    3290:	blmi	655af8 <mount@plt+0x654668>
    3294:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3298:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    329c:	strbtmi	r4, [r9], -ip, lsl #12
    32a0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    32a4:			; <UNDEFINED> instruction: 0xf04f9303
    32a8:			; <UNDEFINED> instruction: 0xf7ff0300
    32ac:	orrslt	pc, r0, r7, lsl #27
    32b0:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32b4:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    32b8:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    32bc:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    32c0:	strtmi	r4, [r2], -fp, lsr #12
    32c4:			; <UNDEFINED> instruction: 0xf7fd4479
    32c8:	stmdbmi	lr, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    32cc:	strtmi	r4, [r2], -fp, lsr #12
    32d0:			; <UNDEFINED> instruction: 0xf7fe4479
    32d4:	bmi	33d4cc <mount@plt+0x33c03c>
    32d8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    32dc:	ldrdeq	lr, [r0, -sp]
    32e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    32e4:	subsmi	r9, sl, r3, lsl #22
    32e8:	andlt	sp, r5, r1, lsl #2
    32ec:			; <UNDEFINED> instruction: 0xf7fdbd30
    32f0:	svclt	0x0000ef6a
    32f4:	strdeq	r2, [r1], -r4
    32f8:	andeq	r0, r0, ip, asr #2
    32fc:	andeq	r2, r1, lr, lsr #27
    3300:	ldrdeq	r1, [r0], -ip
    3304:	ldrdeq	r1, [r0], -r0
    3308:	andeq	r2, r1, lr, lsr #23
    330c:			; <UNDEFINED> instruction: 0x460cb510
    3310:			; <UNDEFINED> instruction: 0xf7ff4611
    3314:	ldc	14, cr15, [pc, #780]	; 3628 <mount@plt+0x2198>
    3318:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    331c:	vcvt.f64.s32	d7, s0
    3320:	vstr	d21, [r4, #924]	; 0x39c
    3324:	vadd.f32	s14, s0, s0
    3328:	vnmul.f64	d0, d0, d5
    332c:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    3330:	vstr	d0, [r4, #768]	; 0x300
    3334:	vldrlt	s0, [r0, #-4]
    3338:	andeq	r0, r0, r0
    333c:	smlawbmi	lr, r0, r4, r8
    3340:	rsbsmi	pc, r0, #0, 8
    3344:			; <UNDEFINED> instruction: 0xf5b24603
    3348:			; <UNDEFINED> instruction: 0xf1014f80
    334c:	push	{r2, sl, fp}
    3350:	svclt	0x00044ff0
    3354:			; <UNDEFINED> instruction: 0xf04f460a
    3358:			; <UNDEFINED> instruction: 0xf1010a64
    335c:			; <UNDEFINED> instruction: 0xf1010901
    3360:			; <UNDEFINED> instruction: 0xf1010802
    3364:			; <UNDEFINED> instruction: 0xf1010e03
    3368:			; <UNDEFINED> instruction: 0xf1010705
    336c:			; <UNDEFINED> instruction: 0xf1010606
    3370:			; <UNDEFINED> instruction: 0xf1010507
    3374:			; <UNDEFINED> instruction: 0xf1010408
    3378:	svclt	0x00080009
    337c:	blge	2c138c <mount@plt+0x2bfefc>
    3380:			; <UNDEFINED> instruction: 0xf5b2d03f
    3384:	svclt	0x00024f20
    3388:			; <UNDEFINED> instruction: 0xf04f460a
    338c:			; <UNDEFINED> instruction: 0xf8020a6c
    3390:	eorsle	sl, r6, sl, lsl #22
    3394:	svcpl	0x0000f5b2
    3398:	strmi	fp, [sl], -r2, lsl #30
    339c:	beq	18ff4e0 <mount@plt+0x18fe050>
    33a0:	blge	2c13b0 <mount@plt+0x2bff20>
    33a4:			; <UNDEFINED> instruction: 0xf5b2d02d
    33a8:	svclt	0x00024fc0
    33ac:			; <UNDEFINED> instruction: 0xf04f460a
    33b0:			; <UNDEFINED> instruction: 0xf8020a62
    33b4:	eorle	sl, r4, sl, lsl #22
    33b8:	svcmi	0x0040f5b2
    33bc:	strmi	fp, [sl], -r2, lsl #30
    33c0:	beq	1cff504 <mount@plt+0x1cfe074>
    33c4:	blge	2c13d4 <mount@plt+0x2bff44>
    33c8:			; <UNDEFINED> instruction: 0xf5b2d01b
    33cc:	svclt	0x00025f80
    33d0:			; <UNDEFINED> instruction: 0xf04f460a
    33d4:			; <UNDEFINED> instruction: 0xf8020a70
    33d8:	andsle	sl, r2, sl, lsl #22
    33dc:	svcmi	0x0000f5b2
    33e0:	strmi	fp, [sl], -r2, lsl #30
    33e4:	beq	b7f528 <mount@plt+0xb7e098>
    33e8:	blge	2c13f8 <mount@plt+0x2bff68>
    33ec:	strmi	sp, [r2], -r9
    33f0:	strtmi	r4, [ip], -r0, lsr #12
    33f4:			; <UNDEFINED> instruction: 0x463e4635
    33f8:	ldrbtmi	r4, [r4], r7, ror #12
    33fc:	strbmi	r4, [r8], r6, asr #13
    3400:			; <UNDEFINED> instruction: 0xf4134689
    3404:			; <UNDEFINED> instruction: 0xf0037f80
    3408:	svclt	0x00140a40
    340c:	bleq	1cbf550 <mount@plt+0x1cbe0c0>
    3410:	bleq	b7f554 <mount@plt+0xb7e0c4>
    3414:	svceq	0x0080f013
    3418:	andlt	pc, r0, r9, lsl #17
    341c:			; <UNDEFINED> instruction: 0xf04fbf14
    3420:			; <UNDEFINED> instruction: 0xf04f0977
    3424:			; <UNDEFINED> instruction: 0xf413092d
    3428:			; <UNDEFINED> instruction: 0xf8886f00
    342c:	eorsle	r9, pc, r0
    3430:	svceq	0x0000f1ba
    3434:			; <UNDEFINED> instruction: 0xf04fbf14
    3438:			; <UNDEFINED> instruction: 0xf04f0873
    343c:			; <UNDEFINED> instruction: 0xf0130853
    3440:			; <UNDEFINED> instruction: 0xf88e0f20
    3444:	svclt	0x00148000
    3448:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    344c:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    3450:	svceq	0x0010f013
    3454:	and	pc, r0, ip, lsl #17
    3458:	stceq	0, cr15, [r8], {3}
    345c:			; <UNDEFINED> instruction: 0xf04fbf14
    3460:			; <UNDEFINED> instruction: 0xf04f0e77
    3464:			; <UNDEFINED> instruction: 0xf4130e2d
    3468:			; <UNDEFINED> instruction: 0xf8876f80
    346c:	eorsle	lr, r1, r0
    3470:	svceq	0x0000f1bc
    3474:			; <UNDEFINED> instruction: 0x2773bf14
    3478:			; <UNDEFINED> instruction: 0xf0132753
    347c:	eorsvc	r0, r7, r4, lsl #30
    3480:	uhadd16cs	fp, r2, r4
    3484:			; <UNDEFINED> instruction: 0xf013262d
    3488:	eorvc	r0, lr, r2, lsl #30
    348c:	streq	pc, [r1, #-3]
    3490:	uhadd16cs	fp, r7, r4
    3494:	eorvc	r2, r6, sp, lsr #12
    3498:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    349c:	svclt	0x00142d00
    34a0:	cmpcs	r4, #116, 6	; 0xd0000001
    34a4:	movwcs	r7, #3
    34a8:	andsvc	r4, r3, r8, lsl #12
    34ac:	svchi	0x00f0e8bd
    34b0:	svceq	0x0000f1ba
    34b4:			; <UNDEFINED> instruction: 0xf04fbf14
    34b8:			; <UNDEFINED> instruction: 0xf04f0878
    34bc:	ldr	r0, [lr, sp, lsr #16]!
    34c0:	svclt	0x00142d00
    34c4:			; <UNDEFINED> instruction: 0x232d2378
    34c8:	movwcs	r7, #3
    34cc:	andsvc	r4, r3, r8, lsl #12
    34d0:	svchi	0x00f0e8bd
    34d4:	svceq	0x0000f1bc
    34d8:			; <UNDEFINED> instruction: 0x2778bf14
    34dc:	strb	r2, [ip, sp, lsr #14]
    34e0:	svcmi	0x00f0e92d
    34e4:			; <UNDEFINED> instruction: 0xf04fb097
    34e8:	stmib	sp, {r0, sl, fp}^
    34ec:	bmi	1f8c114 <mount@plt+0x1f8ac84>
    34f0:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    34f4:			; <UNDEFINED> instruction: 0x078258d3
    34f8:			; <UNDEFINED> instruction: 0xf10dbf54
    34fc:			; <UNDEFINED> instruction: 0xf10d082c
    3500:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    3504:			; <UNDEFINED> instruction: 0xf04f9315
    3508:	svclt	0x00450300
    350c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3510:	strbmi	r2, [r6], r0, lsr #6
    3514:	eorcc	pc, ip, sp, lsl #17
    3518:			; <UNDEFINED> instruction: 0xf1a3230a
    351c:			; <UNDEFINED> instruction: 0xf1c30120
    3520:	blx	b03da8 <mount@plt+0xb02918>
    3524:	blx	33fd34 <mount@plt+0x33e8a4>
    3528:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    352c:	andne	lr, r8, #3620864	; 0x374000
    3530:	vst1.8	{d15-d16}, [r3], ip
    3534:	svclt	0x000842aa
    3538:			; <UNDEFINED> instruction: 0xf0c042a1
    353c:	movwcc	r8, #41099	; 0xa08b
    3540:	mvnle	r2, r6, asr #22
    3544:			; <UNDEFINED> instruction: 0xf64c223c
    3548:			; <UNDEFINED> instruction: 0xf6cc45cd
    354c:			; <UNDEFINED> instruction: 0xf04f45cc
    3550:			; <UNDEFINED> instruction: 0xf1a231ff
    3554:	blx	fe9459de <mount@plt+0xfe94454e>
    3558:	blx	5c968 <mount@plt+0x5b4d8>
    355c:	blx	8256c <mount@plt+0x810dc>
    3560:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    3564:			; <UNDEFINED> instruction: 0x0c09ea4c
    3568:			; <UNDEFINED> instruction: 0xf1c24c61
    356c:	svcls	0x00090920
    3570:			; <UNDEFINED> instruction: 0xf909fa21
    3574:	b	131476c <mount@plt+0x13132dc>
    3578:	stmiaeq	sp!, {r0, r3, sl, fp}^
    357c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    3580:	blx	1937cc <mount@plt+0x19233c>
    3584:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    3588:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    358c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    3590:	streq	lr, [r1], #-2598	; 0xfffff5da
    3594:			; <UNDEFINED> instruction: 0xf1ba40d6
    3598:	svclt	0x000c0f42
    359c:			; <UNDEFINED> instruction: 0xf0002100
    35a0:	bcc	8039ac <mount@plt+0x80251c>
    35a4:	streq	lr, [r9], -r6, asr #20
    35a8:	vpmax.s8	d15, d2, d23
    35ac:	andge	pc, r0, lr, lsl #17
    35b0:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    35b4:	addhi	pc, r4, r0
    35b8:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    35bc:			; <UNDEFINED> instruction: 0xf88e2269
    35c0:	subcs	r2, r2, #1
    35c4:	andcs	pc, r2, lr, lsl #17
    35c8:	andvc	r2, sl, r0, lsl #4
    35cc:	andeq	lr, r5, #84, 20	; 0x54000
    35d0:			; <UNDEFINED> instruction: 0xf1a3d04a
    35d4:			; <UNDEFINED> instruction: 0xf1c30114
    35d8:	blx	9052b0 <mount@plt+0x903e20>
    35dc:	blx	17fde8 <mount@plt+0x17e958>
    35e0:	blcc	d41204 <mount@plt+0xd3fd74>
    35e4:	blx	9542d4 <mount@plt+0x952e44>
    35e8:	blx	9801fc <mount@plt+0x97ed6c>
    35ec:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    35f0:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    35f4:			; <UNDEFINED> instruction: 0xf04f1d50
    35f8:			; <UNDEFINED> instruction: 0xf1410300
    35fc:	andcs	r0, sl, #0, 2
    3600:	stc2l	0, cr15, [r4]
    3604:	movwcs	r2, #522	; 0x20a
    3608:	strmi	r4, [fp], r2, lsl #13
    360c:	ldc2l	0, cr15, [lr], {0}
    3610:	subsle	r4, r8, r3, lsl r3
    3614:	movweq	lr, #47706	; 0xba5a
    3618:			; <UNDEFINED> instruction: 0xf7fdd026
    361c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3620:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    3624:	subsle	r2, r7, r0, lsl #20
    3628:	mulcc	r0, r2, r9
    362c:	bmi	c71a60 <mount@plt+0xc705d0>
    3630:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    3634:			; <UNDEFINED> instruction: 0x23204d30
    3638:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    363c:	ldrmi	r4, [r9], -r0, lsr #12
    3640:			; <UNDEFINED> instruction: 0xf8cd2201
    3644:	stmib	sp, {r3, r4, pc}^
    3648:	strls	sl, [r1], -r4, lsl #22
    364c:			; <UNDEFINED> instruction: 0xf7fd9500
    3650:	ands	lr, r5, r4, lsl pc
    3654:	andeq	pc, sl, #-1073741780	; 0xc000002c
    3658:	svcge	0x0075f47f
    365c:	movtcs	r9, #11784	; 0x2e08
    3660:	andcs	pc, r1, lr, lsl #17
    3664:	andcc	pc, r0, lr, lsl #17
    3668:			; <UNDEFINED> instruction: 0xac0d4a24
    366c:	stmib	sp, {r5, r8, r9, sp}^
    3670:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    3674:	andls	r4, r0, #32, 12	; 0x2000000
    3678:	andcs	r4, r1, #26214400	; 0x1900000
    367c:	mrc	7, 7, APSR_nzcv, cr12, cr13, {7}
    3680:			; <UNDEFINED> instruction: 0xf7fd4620
    3684:	bmi	7becf4 <mount@plt+0x7bd864>
    3688:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    368c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3690:	subsmi	r9, sl, r5, lsl fp
    3694:	andslt	sp, r7, r6, lsr #2
    3698:	svchi	0x00f0e8bd
    369c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    36a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    36a4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    36a8:			; <UNDEFINED> instruction: 0xf0002264
    36ac:	stmdbcs	r0, {r0, r1, r2, r3, r7, sl, fp, ip, sp, lr, pc}
    36b0:	svclt	0x00084682
    36b4:	strmi	r2, [fp], sl, lsl #16
    36b8:	strcc	fp, [r1], -r8, lsl #30
    36bc:	ldrb	sp, [r3, sl, lsr #3]
    36c0:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    36c4:	ldrbmi	lr, [r0], -r0, lsl #15
    36c8:	andcs	r4, sl, #93323264	; 0x5900000
    36cc:			; <UNDEFINED> instruction: 0xf0002300
    36d0:	sxtab16mi	pc, r2, sp, ror #24	; <UNPREDICTABLE>
    36d4:	ldr	r4, [sp, fp, lsl #13]
    36d8:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    36dc:	bmi	2bd588 <mount@plt+0x2bc0f8>
    36e0:			; <UNDEFINED> instruction: 0xe7a6447a
    36e4:	stcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    36e8:	muleq	r1, r6, r9
    36ec:	andeq	r0, r0, ip, asr #2
    36f0:	andeq	r1, r0, r4, asr r6
    36f4:	muleq	r0, r4, r5
    36f8:	muleq	r0, r6, r5
    36fc:	andeq	r1, r0, sl, ror #10
    3700:	strdeq	r2, [r1], -lr
    3704:	andeq	r1, r0, sl, ror #9
    3708:	andeq	r1, r0, r4, ror #9
    370c:	suble	r2, r5, r0, lsl #16
    3710:	mvnsmi	lr, #737280	; 0xb4000
    3714:			; <UNDEFINED> instruction: 0xf9904698
    3718:	orrlt	r3, r3, #0
    371c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    3720:	ldrmi	r4, [r7], -r9, lsl #13
    3724:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    3728:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    372c:	svceq	0x0000f1b8
    3730:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    3734:			; <UNDEFINED> instruction: 0x4605bb1c
    3738:	strtmi	r2, [lr], -ip, lsr #22
    373c:	svccs	0x0001f915
    3740:	bllt	b77a8 <mount@plt+0xb6318>
    3744:	adcsmi	r4, r0, #48234496	; 0x2e00000
    3748:	bne	c77fb4 <mount@plt+0xc76b24>
    374c:	mcrrne	7, 12, r4, r3, cr0
    3750:			; <UNDEFINED> instruction: 0xf849d015
    3754:	strcc	r0, [r1], #-36	; 0xffffffdc
    3758:	mulcc	r0, r6, r9
    375c:			; <UNDEFINED> instruction: 0xf995b1bb
    3760:			; <UNDEFINED> instruction: 0xb1a33000
    3764:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    3768:	strtmi	r2, [r8], -ip, lsr #22
    376c:			; <UNDEFINED> instruction: 0xf915462e
    3770:	mvnle	r2, r1, lsl #30
    3774:	svclt	0x00082a00
    3778:	adcsmi	r4, r0, #48234496	; 0x2e00000
    377c:			; <UNDEFINED> instruction: 0xf04fd3e5
    3780:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3784:	adcmi	r8, r7, #248, 6	; 0xe0000003
    3788:	ldrmi	sp, [r3], -r4, lsl #18
    378c:			; <UNDEFINED> instruction: 0x4620e7d4
    3790:	mvnshi	lr, #12386304	; 0xbd0000
    3794:	andeq	pc, r1, pc, rrx
    3798:	mvnshi	lr, #12386304	; 0xbd0000
    379c:	rscscc	pc, pc, pc, asr #32
    37a0:	svclt	0x00004770
    37a4:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    37a8:			; <UNDEFINED> instruction: 0xf990461c
    37ac:	blx	fed577b4 <mount@plt+0xfed56324>
    37b0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    37b4:	svclt	0x00082c00
    37b8:	ldmiblt	r3, {r0, r8, r9, sp}
    37bc:	addsmi	r6, r6, #2490368	; 0x260000
    37c0:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    37c4:	eorvs	fp, r3, r1, lsl pc
    37c8:	bl	4f7d4 <mount@plt+0x4e344>
    37cc:	blne	fe483dec <mount@plt+0xfe48295c>
    37d0:			; <UNDEFINED> instruction: 0xf7ff9b04
    37d4:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    37d8:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    37dc:	eorvs	r4, r3, r3, lsl #8
    37e0:			; <UNDEFINED> instruction: 0xf04fbd70
    37e4:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    37e8:	rscscc	pc, pc, pc, asr #32
    37ec:	svclt	0x00004770
    37f0:	mvnsmi	lr, #737280	; 0xb4000
    37f4:			; <UNDEFINED> instruction: 0xf381fab1
    37f8:	bcs	5d6c <mount@plt+0x48dc>
    37fc:	movwcs	fp, #7944	; 0x1f08
    3800:	svclt	0x00082800
    3804:	blcs	c410 <mount@plt+0xaf80>
    3808:			; <UNDEFINED> instruction: 0xf990d13d
    380c:	strmi	r3, [r0], r0
    3810:	pkhbtmi	r4, r9, r6, lsl #12
    3814:	strcs	r4, [r1, -r4, lsl #12]
    3818:			; <UNDEFINED> instruction: 0x4625b31b
    381c:			; <UNDEFINED> instruction: 0xf1042b2c
    3820:	strbmi	r0, [r0], -r1, lsl #8
    3824:	mulcs	r0, r4, r9
    3828:	eorle	r4, r1, r0, lsr #13
    382c:	strtmi	fp, [r5], -r2, ror #19
    3830:	bl	fe9542d8 <mount@plt+0xfe952e48>
    3834:	eorle	r0, r2, #0, 2
    3838:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    383c:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    3840:	rsceq	lr, r0, #323584	; 0x4f000
    3844:	vpmax.u8	d15, d3, d7
    3848:			; <UNDEFINED> instruction: 0xf819db0c
    384c:	movwmi	r1, #45058	; 0xb002
    3850:	andcc	pc, r2, r9, lsl #16
    3854:	mulcc	r0, r5, r9
    3858:			; <UNDEFINED> instruction: 0xf994b11b
    385c:	blcs	f864 <mount@plt+0xe3d4>
    3860:	ldrdcs	sp, [r0], -fp
    3864:	mvnshi	lr, #12386304	; 0xbd0000
    3868:	ldrmi	r1, [r3], -ip, ror #24
    386c:	ldrb	r4, [r4, r0, lsl #13]
    3870:	svclt	0x00082a00
    3874:	adcmi	r4, r8, #38797312	; 0x2500000
    3878:	smlatbeq	r0, r5, fp, lr
    387c:			; <UNDEFINED> instruction: 0xf04fd3dc
    3880:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3884:			; <UNDEFINED> instruction: 0xf06f83f8
    3888:			; <UNDEFINED> instruction: 0xe7eb0015
    388c:			; <UNDEFINED> instruction: 0xf381fab1
    3890:	bcs	5e04 <mount@plt+0x4974>
    3894:	movwcs	fp, #7944	; 0x1f08
    3898:	svclt	0x00082800
    389c:	bllt	ff0cc4a8 <mount@plt+0xff0cb018>
    38a0:	mvnsmi	lr, sp, lsr #18
    38a4:			; <UNDEFINED> instruction: 0xf9904606
    38a8:	ldrmi	r3, [r7], -r0
    38ac:	strmi	r4, [r4], -r8, lsl #13
    38b0:	strtmi	fp, [r5], -fp, ror #3
    38b4:			; <UNDEFINED> instruction: 0xf1042b2c
    38b8:	ldrtmi	r0, [r0], -r1, lsl #8
    38bc:	mulcs	r0, r4, r9
    38c0:	andsle	r4, fp, r6, lsr #12
    38c4:			; <UNDEFINED> instruction: 0x4625b9b2
    38c8:	bl	fe954370 <mount@plt+0xfe952ee0>
    38cc:	andsle	r0, ip, #0, 2
    38d0:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    38d4:			; <UNDEFINED> instruction: 0xf8d8db0c
    38d8:	tstmi	r8, #0
    38dc:	andeq	pc, r0, r8, asr #17
    38e0:	mulcc	r0, r5, r9
    38e4:			; <UNDEFINED> instruction: 0xf994b11b
    38e8:	blcs	f8f0 <mount@plt+0xe460>
    38ec:	andcs	sp, r0, r1, ror #3
    38f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    38f4:	ldrmi	r1, [r3], -ip, ror #24
    38f8:	ldrb	r4, [sl, r6, lsl #12]
    38fc:	svclt	0x00082a00
    3900:	adcmi	r4, r8, #38797312	; 0x2500000
    3904:	smlatbeq	r0, r5, fp, lr
    3908:			; <UNDEFINED> instruction: 0xf04fd3e2
    390c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3910:			; <UNDEFINED> instruction: 0xf06f81f0
    3914:			; <UNDEFINED> instruction: 0x47700015
    3918:	mvnsmi	lr, #737280	; 0xb4000
    391c:	bmi	f55178 <mount@plt+0xf53ce8>
    3920:	blmi	f551a0 <mount@plt+0xf53d10>
    3924:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    3928:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    392c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3930:			; <UNDEFINED> instruction: 0xf04f9303
    3934:			; <UNDEFINED> instruction: 0xf8cd0300
    3938:	tstlt	r8, #8
    393c:	strmi	r6, [r4], -lr
    3940:	strmi	r6, [r8], lr, lsr #32
    3944:	stcl	7, cr15, [r6], #1012	; 0x3f4
    3948:	andls	pc, r0, r0, asr #17
    394c:			; <UNDEFINED> instruction: 0xf9944607
    3950:	blcs	e8f958 <mount@plt+0xe8e4c8>
    3954:	stmdbge	r2, {r1, r5, ip, lr, pc}
    3958:	strtmi	r2, [r0], -sl, lsl #4
    395c:			; <UNDEFINED> instruction: 0xf7fd9101
    3960:			; <UNDEFINED> instruction: 0xf8c8ebda
    3964:	eorvs	r0, r8, r0
    3968:	bllt	1a1da50 <mount@plt+0x1a1c5c0>
    396c:	blcs	2a57c <mount@plt+0x290ec>
    3970:	adcmi	fp, r3, #24, 30	; 0x60
    3974:			; <UNDEFINED> instruction: 0xf993d028
    3978:	stmdbls	r1, {sp}
    397c:	eorle	r2, r6, sl, lsr sl
    3980:	eorle	r2, r9, sp, lsr #20
    3984:	bmi	94b98c <mount@plt+0x94a4fc>
    3988:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    398c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3990:	subsmi	r9, sl, r3, lsl #22
    3994:	andlt	sp, r5, fp, lsr r1
    3998:	mvnshi	lr, #12386304	; 0xbd0000
    399c:	stmdbge	r2, {r0, sl, ip, sp}
    39a0:	strtmi	r2, [r0], -sl, lsl #4
    39a4:	bl	fedc19a0 <mount@plt+0xfedc0510>
    39a8:	ldmdavs	fp!, {r3, r5, sp, lr}
    39ac:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    39b0:			; <UNDEFINED> instruction: 0xf990b150
    39b4:	blne	f9bc <mount@plt+0xe52c>
    39b8:			; <UNDEFINED> instruction: 0xf080fab0
    39bc:	blcs	5ec4 <mount@plt+0x4a34>
    39c0:	andcs	fp, r1, r8, lsl pc
    39c4:	sbcsle	r2, sp, r0, lsl #16
    39c8:	rscscc	pc, pc, pc, asr #32
    39cc:			; <UNDEFINED> instruction: 0xf993e7db
    39d0:	stmdblt	sl, {r0, sp}
    39d4:	ldrb	r6, [r6, lr, lsr #32]
    39d8:	andcs	r1, sl, #92, 24	; 0x5c00
    39dc:	eorsvs	r2, fp, r0, lsl #6
    39e0:	movwls	r4, #9760	; 0x2620
    39e4:	bl	fe5c19e0 <mount@plt+0xfe5c0550>
    39e8:	ldmdavs	fp!, {r3, r5, sp, lr}
    39ec:	mvnle	r2, r0, lsl #22
    39f0:	blcs	2a600 <mount@plt+0x29170>
    39f4:			; <UNDEFINED> instruction: 0xf993d0e8
    39f8:	blne	6cba00 <mount@plt+0x6ca570>
    39fc:			; <UNDEFINED> instruction: 0xf383fab3
    3a00:	bcs	5f74 <mount@plt+0x4ae4>
    3a04:	movwcs	fp, #7960	; 0x1f18
    3a08:	adcsle	r2, fp, r0, lsl #22
    3a0c:			; <UNDEFINED> instruction: 0xf7fde7dc
    3a10:	svclt	0x0000ebda
    3a14:	andeq	r2, r1, r2, ror #10
    3a18:	andeq	r0, r0, ip, asr #2
    3a1c:	strdeq	r2, [r1], -lr
    3a20:	mvnsmi	lr, #737280	; 0xb4000
    3a24:	stcmi	14, cr1, [sl], #-12
    3a28:	bmi	aafc44 <mount@plt+0xaae7b4>
    3a2c:	movwcs	fp, #7960	; 0x1f18
    3a30:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    3a34:	movwcs	fp, #3848	; 0xf08
    3a38:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    3a3c:			; <UNDEFINED> instruction: 0xf04f9203
    3a40:	blcs	4248 <mount@plt+0x2db8>
    3a44:	svcge	0x0001d03f
    3a48:	strmi	sl, [sp], -r2, lsl #28
    3a4c:	blx	fed7baa0 <mount@plt+0xfed7a610>
    3a50:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    3a54:	svclt	0x00082c00
    3a58:	strbmi	r2, [r1, #769]	; 0x301
    3a5c:			; <UNDEFINED> instruction: 0xf043bf18
    3a60:	bllt	8c466c <mount@plt+0x8c31dc>
    3a64:	strtmi	r4, [r9], -sl, asr #12
    3a68:			; <UNDEFINED> instruction: 0xf7fd4620
    3a6c:	ldmiblt	r0!, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    3a70:	andeq	lr, r9, r4, lsl #22
    3a74:	ldrtmi	r4, [r9], -r5, asr #8
    3a78:	mrc2	7, 2, pc, cr14, cr14, {7}
    3a7c:			; <UNDEFINED> instruction: 0x46044631
    3a80:			; <UNDEFINED> instruction: 0xf7fe4628
    3a84:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    3a88:	bl	669a94 <mount@plt+0x668604>
    3a8c:	strmi	r0, [r5], -r8, lsl #6
    3a90:	blcs	77ac4 <mount@plt+0x76634>
    3a94:			; <UNDEFINED> instruction: 0xb11cd1db
    3a98:	mulcc	r0, r4, r9
    3a9c:	andle	r2, r4, pc, lsr #22
    3aa0:			; <UNDEFINED> instruction: 0xf995b12d
    3aa4:	blcs	bcfaac <mount@plt+0xbce61c>
    3aa8:	ldrdcs	sp, [r1], -r1
    3aac:	andcs	lr, r0, r0
    3ab0:	blmi	2162dc <mount@plt+0x214e4c>
    3ab4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3ab8:	blls	ddb28 <mount@plt+0xdc698>
    3abc:	qaddle	r4, sl, r4
    3ac0:	pop	{r0, r2, ip, sp, pc}
    3ac4:			; <UNDEFINED> instruction: 0x461883f0
    3ac8:			; <UNDEFINED> instruction: 0xf7fde7f2
    3acc:	svclt	0x0000eb7c
    3ad0:	andeq	r2, r1, r8, asr r4
    3ad4:	andeq	r0, r0, ip, asr #2
    3ad8:	ldrdeq	r2, [r1], -r4
    3adc:	mvnsmi	lr, #737280	; 0xb4000
    3ae0:	movweq	lr, #6736	; 0x1a50
    3ae4:	strmi	sp, [ip], -r5, lsr #32
    3ae8:			; <UNDEFINED> instruction: 0x46054616
    3aec:	cmnlt	r1, #56, 6	; 0xe0000000
    3af0:	bl	ffe41aec <mount@plt+0xffe4065c>
    3af4:	addsmi	r4, lr, #201326595	; 0xc000003
    3af8:	svclt	0x00884607
    3afc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3b00:	bl	1b9b58 <mount@plt+0x1b86c8>
    3b04:			; <UNDEFINED> instruction: 0xf1090900
    3b08:			; <UNDEFINED> instruction: 0xf7fd0001
    3b0c:			; <UNDEFINED> instruction: 0x4680ebb6
    3b10:	strtmi	fp, [r9], -r0, ror #2
    3b14:			; <UNDEFINED> instruction: 0xf7fd463a
    3b18:	bl	23e7f8 <mount@plt+0x23d368>
    3b1c:	ldrtmi	r0, [r2], -r7
    3b20:			; <UNDEFINED> instruction: 0xf7fd4621
    3b24:	movwcs	lr, #2864	; 0xb30
    3b28:	andcc	pc, r9, r8, lsl #16
    3b2c:	pop	{r6, r9, sl, lr}
    3b30:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    3b34:	mvnsmi	lr, #12386304	; 0xbd0000
    3b38:			; <UNDEFINED> instruction: 0xf7fd4478
    3b3c:			; <UNDEFINED> instruction: 0x4620bb3b
    3b40:	pop	{r0, r4, r9, sl, lr}
    3b44:			; <UNDEFINED> instruction: 0xf7fd43f8
    3b48:	pop	{r0, r1, r2, r3, r8, r9, fp, ip, sp, pc}
    3b4c:			; <UNDEFINED> instruction: 0xf7fd43f8
    3b50:	svclt	0x0000bb31
    3b54:			; <UNDEFINED> instruction: 0x000008b0
    3b58:			; <UNDEFINED> instruction: 0x460ab538
    3b5c:	strmi	r4, [ip], -r5, lsl #12
    3b60:			; <UNDEFINED> instruction: 0x4608b119
    3b64:	bl	fefc1b60 <mount@plt+0xfefc06d0>
    3b68:	strtmi	r4, [r1], -r2, lsl #12
    3b6c:	pop	{r3, r5, r9, sl, lr}
    3b70:			; <UNDEFINED> instruction: 0xf7ff4038
    3b74:	svclt	0x0000bfb3
    3b78:	tstcs	r1, lr, lsl #8
    3b7c:	addlt	fp, r5, r0, lsl r5
    3b80:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3b84:			; <UNDEFINED> instruction: 0xf8dfab07
    3b88:	strmi	ip, [r4], -r0, rrx
    3b8c:			; <UNDEFINED> instruction: 0xf85344fe
    3b90:	stmdage	r2, {r2, r8, r9, fp, sp}
    3b94:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3b98:	ldrdgt	pc, [r0], -ip
    3b9c:	andgt	pc, ip, sp, asr #17
    3ba0:	stceq	0, cr15, [r0], {79}	; 0x4f
    3ba4:			; <UNDEFINED> instruction: 0xf7fd9301
    3ba8:	vmlsne.f64	d14, d18, d10
    3bac:	strcs	fp, [r0], #-4024	; 0xfffff048
    3bb0:	strtmi	sp, [r0], -r7, lsl #22
    3bb4:			; <UNDEFINED> instruction: 0xf7ff9902
    3bb8:			; <UNDEFINED> instruction: 0x4604ff91
    3bbc:			; <UNDEFINED> instruction: 0xf7fd9802
    3bc0:	bmi	2be6b8 <mount@plt+0x2bd228>
    3bc4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3bc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3bcc:	subsmi	r9, sl, r3, lsl #22
    3bd0:	strtmi	sp, [r0], -r5, lsl #2
    3bd4:	pop	{r0, r2, ip, sp, pc}
    3bd8:	andlt	r4, r3, r0, lsl r0
    3bdc:			; <UNDEFINED> instruction: 0xf7fd4770
    3be0:	svclt	0x0000eaf2
    3be4:	strdeq	r2, [r1], -ip
    3be8:	andeq	r0, r0, ip, asr #2
    3bec:	andeq	r2, r1, r2, asr #5
    3bf0:	mvnsmi	lr, #737280	; 0xb4000
    3bf4:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3bf8:	bmi	d55664 <mount@plt+0xd541d4>
    3bfc:	blmi	d6fe10 <mount@plt+0xd6e980>
    3c00:			; <UNDEFINED> instruction: 0xf996447a
    3c04:	ldmpl	r3, {lr}^
    3c08:	movwls	r6, #6171	; 0x181b
    3c0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3c10:	eorsle	r2, r4, r0, lsl #24
    3c14:	strmi	r4, [r8], r5, lsl #12
    3c18:			; <UNDEFINED> instruction: 0x46394630
    3c1c:	ldc	7, cr15, [r2], #-1012	; 0xfffffc0c
    3c20:			; <UNDEFINED> instruction: 0x56361834
    3c24:	suble	r2, ip, r0, lsl #28
    3c28:	svceq	0x0000f1b9
    3c2c:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3c30:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3c34:	bl	18c1c30 <mount@plt+0x18c07a0>
    3c38:	eorsle	r2, r5, r0, lsl #16
    3c3c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3c40:	movwcs	r4, #1641	; 0x669
    3c44:	andvs	pc, r0, sp, lsl #17
    3c48:			; <UNDEFINED> instruction: 0xf88d4648
    3c4c:			; <UNDEFINED> instruction: 0xf7fe3001
    3c50:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    3c54:	andeq	pc, r0, r8, asr #17
    3c58:	mulcc	r1, r3, r9
    3c5c:	svclt	0x00181af6
    3c60:	blcs	d46c <mount@plt+0xbfdc>
    3c64:	strcs	fp, [r1], -r8, lsl #30
    3c68:	andcc	fp, r2, lr, asr fp
    3c6c:	strtpl	r1, [r1], -r6, lsr #16
    3c70:			; <UNDEFINED> instruction: 0x4638b119
    3c74:	bl	10c1c70 <mount@plt+0x10c07e0>
    3c78:			; <UNDEFINED> instruction: 0x464cb318
    3c7c:	bmi	5dbd3c <mount@plt+0x5da8ac>
    3c80:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3c84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c88:	subsmi	r9, sl, r1, lsl #22
    3c8c:			; <UNDEFINED> instruction: 0x4620d11e
    3c90:	pop	{r0, r1, ip, sp, pc}
    3c94:			; <UNDEFINED> instruction: 0x463983f0
    3c98:			; <UNDEFINED> instruction: 0xf7fd4620
    3c9c:			; <UNDEFINED> instruction: 0xf8c8ea42
    3ca0:	strtmi	r0, [r0], #-0
    3ca4:	strb	r6, [sl, r8, lsr #32]!
    3ca8:			; <UNDEFINED> instruction: 0x46204639
    3cac:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3cb0:	andeq	pc, r0, r8, asr #17
    3cb4:	strtpl	r1, [r1], -r6, lsr #16
    3cb8:			; <UNDEFINED> instruction: 0x4638b131
    3cbc:	bl	7c1cb8 <mount@plt+0x7c0828>
    3cc0:	eorvs	fp, ip, r0, lsl r9
    3cc4:	ldrb	r2, [sl, r0, lsl #8]
    3cc8:	ldrb	r6, [r8, lr, lsr #32]
    3ccc:	b	1ec1cc8 <mount@plt+0x1ec0838>
    3cd0:	andeq	r2, r1, r8, lsl #5
    3cd4:	andeq	r0, r0, ip, asr #2
    3cd8:			; <UNDEFINED> instruction: 0x00000fb2
    3cdc:	andeq	r2, r1, r6, lsl #4
    3ce0:			; <UNDEFINED> instruction: 0x4604b510
    3ce4:	stmdacs	sl, {r0, sp, lr, pc}
    3ce8:	strtmi	sp, [r0], -r6
    3cec:	bl	cc1ce8 <mount@plt+0xcc0858>
    3cf0:	mvnsle	r1, r3, asr #24
    3cf4:	ldclt	0, cr2, [r0, #-4]
    3cf8:	ldclt	0, cr2, [r0, #-0]
    3cfc:	strlt	r4, [r0, #-2080]	; 0xfffff7e0
    3d00:	addlt	r4, r3, r8, ror r4
    3d04:	b	feb41d00 <mount@plt+0xfeb40870>
    3d08:	cmplt	r8, #4, 12	; 0x400000
    3d0c:			; <UNDEFINED> instruction: 0xf7fd4620
    3d10:	orrlt	lr, r0, #84, 20	; 0x54000
    3d14:	bl	641d10 <mount@plt+0x640880>
    3d18:			; <UNDEFINED> instruction: 0xf7fd9001
    3d1c:	vstmiane	r6, {s28-s255}
    3d20:			; <UNDEFINED> instruction: 0xf7fd4630
    3d24:	stmdbls	r1, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    3d28:	mvnslt	r4, r5, lsl #12
    3d2c:			; <UNDEFINED> instruction: 0xf800232d
    3d30:			; <UNDEFINED> instruction: 0xf7fd3b01
    3d34:			; <UNDEFINED> instruction: 0x4629ea7e
    3d38:	strtmi	r2, [r0], -r0, lsl #4
    3d3c:	bl	1341d38 <mount@plt+0x13408a8>
    3d40:	b	ffa41d3c <mount@plt+0xffa408ac>
    3d44:	andcs	r4, r5, #245760	; 0x3c000
    3d48:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
    3d4c:	blcs	8bd54 <mount@plt+0x8a8c4>
    3d50:	ldrbcs	fp, [pc, #-3852]!	; 2e4c <mount@plt+0x19bc>
    3d54:			; <UNDEFINED> instruction: 0xf7fd257e
    3d58:	strtmi	lr, [r2], -r8, lsr #20
    3d5c:	strtmi	r4, [r8], -r1, lsl #12
    3d60:	b	1241d5c <mount@plt+0x12408cc>
    3d64:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    3d68:	stmdbmi	r8, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3d6c:	andcs	r4, r1, r2, lsr r6
    3d70:			; <UNDEFINED> instruction: 0xf7fd4479
    3d74:	stmdbmi	r6, {r6, r9, fp, sp, lr, pc}
    3d78:	ldrbtmi	r2, [r9], #-1
    3d7c:	b	ec1d78 <mount@plt+0xec08e8>
    3d80:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3d84:	andeq	r0, r0, ip, asr #26
    3d88:	andeq	r0, r0, r2, lsl #29
    3d8c:	andeq	r0, r0, r0, lsr #29
    3d90:	andeq	r0, r0, lr, ror lr
    3d94:	andcs	fp, r3, #240, 10	; 0x3c000000
    3d98:	addlt	r4, r3, r0, asr #24
    3d9c:	strmi	r4, [r5], -r0, asr #22
    3da0:	stmdbmi	r0, {r2, r3, r4, r5, r6, sl, lr}^
    3da4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3da8:	movwls	r6, #6171	; 0x181b
    3dac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3db0:	b	fedc1dac <mount@plt+0xfedc091c>
    3db4:	strcc	fp, [r3, #-2304]	; 0xfffff700
    3db8:	andcs	r4, r2, #966656	; 0xec000
    3dbc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3dc0:	b	febc1dbc <mount@plt+0xfebc092c>
    3dc4:	mvnslt	r4, r4, lsl #12
    3dc8:	strcs	r4, [r0], #-2104	; 0xfffff7c8
    3dcc:	ldrbtmi	r4, [r8], #-3640	; 0xfffff1c8
    3dd0:	and	r4, r4, lr, ror r4
    3dd4:	cfstrscs	mvf3, [r2], #-4
    3dd8:			; <UNDEFINED> instruction: 0xf856d055
    3ddc:			; <UNDEFINED> instruction: 0x46290034
    3de0:	b	c1ddc <mount@plt+0xc094c>
    3de4:	mvnsle	r2, r0, lsl #16
    3de8:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    3dec:	strbeq	lr, [r4], #2819	; 0xb03
    3df0:	bmi	c5df88 <mount@plt+0xc5caf8>
    3df4:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    3df8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3dfc:	subsmi	r9, sl, r1, lsl #22
    3e00:	strtmi	sp, [r0], -sl, asr #2
    3e04:	ldcllt	0, cr11, [r0, #12]!
    3e08:			; <UNDEFINED> instruction: 0x1cae492c
    3e0c:	strls	r2, [r0], #-516	; 0xfffffdfc
    3e10:			; <UNDEFINED> instruction: 0x46304479
    3e14:	b	fe141e10 <mount@plt+0xfe140980>
    3e18:			; <UNDEFINED> instruction: 0xb3b84607
    3e1c:	andcs	r4, r4, #40, 18	; 0xa0000
    3e20:			; <UNDEFINED> instruction: 0x46274630
    3e24:			; <UNDEFINED> instruction: 0xf7fd4479
    3e28:	stmdblt	r8, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    3e2c:	strcs	r1, [r1, -lr, lsr #27]
    3e30:	b	1041e2c <mount@plt+0x104099c>
    3e34:	mulcs	r0, r6, r9
    3e38:			; <UNDEFINED> instruction: 0xf8336803
    3e3c:	ldreq	r3, [fp, #-18]	; 0xffffffee
    3e40:			; <UNDEFINED> instruction: 0xf7fdd521
    3e44:	movwcs	lr, #2664	; 0xa68
    3e48:	strbtmi	r2, [r9], -sl, lsl #4
    3e4c:	strmi	r6, [r5], -r3
    3e50:			; <UNDEFINED> instruction: 0xf7fd4630
    3e54:	blls	3e3dc <mount@plt+0x3cf4c>
    3e58:	svclt	0x0018429e
    3e5c:	strmi	r2, [r4], -r0, lsl #22
    3e60:	stmdavs	sl!, {r0, r4, ip, lr, pc}
    3e64:	bcs	7d78 <mount@plt+0x68e8>
    3e68:	movwcs	fp, #7960	; 0x1f18
    3e6c:	cmnlt	pc, fp, asr r9	; <UNPREDICTABLE>
    3e70:	b	fc1e6c <mount@plt+0xfc09dc>
    3e74:			; <UNDEFINED> instruction: 0xf7fd1b04
    3e78:	adcmi	lr, r0, #892928	; 0xda000
    3e7c:			; <UNDEFINED> instruction: 0xf7fddc03
    3e80:	addmi	lr, r4, #56, 20	; 0x38000
    3e84:			; <UNDEFINED> instruction: 0xf04fddb5
    3e88:			; <UNDEFINED> instruction: 0xe7b234ff
    3e8c:	strb	r1, [pc, lr, lsr #27]
    3e90:	b	ff341e8c <mount@plt+0xff3409fc>
    3e94:	strb	r4, [lr, r4, lsl #8]!
    3e98:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e9c:	andeq	r2, r1, r8, ror #1
    3ea0:	andeq	r0, r0, ip, asr #2
    3ea4:	andeq	r0, r0, sl, lsl #29
    3ea8:	andeq	r0, r0, r6, ror lr
    3eac:	andeq	r0, r0, lr, asr lr
    3eb0:	andeq	r1, r1, r8, lsr #29
    3eb4:	andeq	r1, r1, lr, lsl #29
    3eb8:	muleq	r1, r2, r0
    3ebc:	andeq	r0, r0, r8, lsr #28
    3ec0:	andeq	r0, r0, ip, lsl lr
    3ec4:	andcs	r4, r1, #147456	; 0x24000
    3ec8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    3ecc:	movwcc	lr, #4101	; 0x1005
    3ed0:	bl	4eb60 <mount@plt+0x4d6d0>
    3ed4:	andle	r0, r7, r3, asr #5
    3ed8:	addmi	r6, r2, #5373952	; 0x520000
    3edc:	bmi	1386c0 <mount@plt+0x137230>
    3ee0:			; <UNDEFINED> instruction: 0xf852447a
    3ee4:			; <UNDEFINED> instruction: 0x47700033
    3ee8:	ldrbmi	r2, [r0, -r0]!
    3eec:	andeq	r1, r1, lr, lsr #27
    3ef0:	muleq	r1, r8, sp
    3ef4:	strmi	r2, [r3], -r1, lsr #16
    3ef8:			; <UNDEFINED> instruction: 0xb121d810
    3efc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    3f00:	eorseq	pc, r3, r0, asr r8	; <UNPREDICTABLE>
    3f04:	teqlt	sl, r8
    3f08:	andcs	r4, r0, r7, lsl #18
    3f0c:	bl	550f8 <mount@plt+0x53c68>
    3f10:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    3f14:			; <UNDEFINED> instruction: 0x47706013
    3f18:			; <UNDEFINED> instruction: 0x47704610
    3f1c:	rscscc	pc, pc, pc, asr #32
    3f20:	svclt	0x00004770
    3f24:	andeq	r1, r1, sl, ror sp
    3f28:	andeq	r1, r1, ip, ror #26
    3f2c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3f30:	svclt	0x00be2900
    3f34:			; <UNDEFINED> instruction: 0xf04f2000
    3f38:	and	r4, r6, r0, lsl #2
    3f3c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3f40:			; <UNDEFINED> instruction: 0xf06fbf1c
    3f44:			; <UNDEFINED> instruction: 0xf04f4100
    3f48:			; <UNDEFINED> instruction: 0xf00030ff
    3f4c:			; <UNDEFINED> instruction: 0xf1adb857
    3f50:	stmdb	sp!, {r3, sl, fp}^
    3f54:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3f58:	blcs	3ab84 <mount@plt+0x396f4>
    3f5c:			; <UNDEFINED> instruction: 0xf000db1a
    3f60:			; <UNDEFINED> instruction: 0xf8ddf853
    3f64:	ldmib	sp, {r2, sp, lr, pc}^
    3f68:	andlt	r2, r4, r2, lsl #6
    3f6c:	submi	r4, r0, #112, 14	; 0x1c00000
    3f70:	cmpeq	r1, r1, ror #22
    3f74:	blle	6ceb7c <mount@plt+0x6cd6ec>
    3f78:			; <UNDEFINED> instruction: 0xf846f000
    3f7c:	ldrd	pc, [r4], -sp
    3f80:	movwcs	lr, #10717	; 0x29dd
    3f84:	submi	fp, r0, #4
    3f88:	cmpeq	r1, r1, ror #22
    3f8c:	bl	18d48dc <mount@plt+0x18d344c>
    3f90:	ldrbmi	r0, [r0, -r3, asr #6]!
    3f94:	bl	18d48e4 <mount@plt+0x18d3454>
    3f98:			; <UNDEFINED> instruction: 0xf0000343
    3f9c:			; <UNDEFINED> instruction: 0xf8ddf835
    3fa0:	ldmib	sp, {r2, sp, lr, pc}^
    3fa4:	andlt	r2, r4, r2, lsl #6
    3fa8:	bl	18548b0 <mount@plt+0x1853420>
    3fac:	ldrbmi	r0, [r0, -r1, asr #2]!
    3fb0:	bl	18d4900 <mount@plt+0x18d3470>
    3fb4:			; <UNDEFINED> instruction: 0xf0000343
    3fb8:			; <UNDEFINED> instruction: 0xf8ddf827
    3fbc:	ldmib	sp, {r2, sp, lr, pc}^
    3fc0:	andlt	r2, r4, r2, lsl #6
    3fc4:	bl	18d4914 <mount@plt+0x18d3484>
    3fc8:	ldrbmi	r0, [r0, -r3, asr #6]!
    3fcc:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3fd0:	svclt	0x00082900
    3fd4:	svclt	0x001c2800
    3fd8:	mvnscc	pc, pc, asr #32
    3fdc:	rscscc	pc, pc, pc, asr #32
    3fe0:	stmdalt	ip, {ip, sp, lr, pc}
    3fe4:	stfeqd	f7, [r8], {173}	; 0xad
    3fe8:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3fec:			; <UNDEFINED> instruction: 0xf80cf000
    3ff0:	ldrd	pc, [r4], -sp
    3ff4:	movwcs	lr, #10717	; 0x29dd
    3ff8:	ldrbmi	fp, [r0, -r4]!
    3ffc:			; <UNDEFINED> instruction: 0xf04fb502
    4000:			; <UNDEFINED> instruction: 0xf7fd0008
    4004:	stclt	8, cr14, [r2, #-472]	; 0xfffffe28
    4008:	svclt	0x00084299
    400c:	push	{r4, r7, r9, lr}
    4010:			; <UNDEFINED> instruction: 0x46044ff0
    4014:	andcs	fp, r0, r8, lsr pc
    4018:			; <UNDEFINED> instruction: 0xf8dd460d
    401c:	svclt	0x0038c024
    4020:	cmnle	fp, #1048576	; 0x100000
    4024:			; <UNDEFINED> instruction: 0x46994690
    4028:			; <UNDEFINED> instruction: 0xf283fab3
    402c:	rsbsle	r2, r0, r0, lsl #22
    4030:			; <UNDEFINED> instruction: 0xf385fab5
    4034:	rsble	r2, r8, r0, lsl #26
    4038:			; <UNDEFINED> instruction: 0xf1a21ad2
    403c:	blx	2478c4 <mount@plt+0x246434>
    4040:	blx	242c50 <mount@plt+0x2417c0>
    4044:			; <UNDEFINED> instruction: 0xf1c2f30e
    4048:	b	12c5cd0 <mount@plt+0x12c4840>
    404c:	blx	a06c60 <mount@plt+0xa057d0>
    4050:	b	1300c74 <mount@plt+0x12ff7e4>
    4054:	blx	206c68 <mount@plt+0x2057d8>
    4058:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    405c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    4060:	andcs	fp, r0, ip, lsr pc
    4064:	movwle	r4, #42497	; 0xa601
    4068:	bl	fed0c074 <mount@plt+0xfed0abe4>
    406c:	blx	509c <mount@plt+0x3c0c>
    4070:	blx	8404b0 <mount@plt+0x83f020>
    4074:	bl	1980c98 <mount@plt+0x197f808>
    4078:	tstmi	r9, #46137344	; 0x2c00000
    407c:	bcs	142c4 <mount@plt+0x12e34>
    4080:	b	13f8178 <mount@plt+0x13f6ce8>
    4084:	b	13c61f4 <mount@plt+0x13c4d64>
    4088:	b	12065fc <mount@plt+0x120516c>
    408c:	ldrmi	r7, [r6], -fp, asr #17
    4090:	bl	fed3c0c4 <mount@plt+0xfed3ac34>
    4094:	bl	1944cbc <mount@plt+0x194382c>
    4098:	ldmne	fp, {r0, r3, r9, fp}^
    409c:	beq	2bedcc <mount@plt+0x2bd93c>
    40a0:			; <UNDEFINED> instruction: 0xf14a1c5c
    40a4:	cfsh32cc	mvfx0, mvfx1, #0
    40a8:	strbmi	sp, [sp, #-7]
    40ac:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    40b0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    40b4:	adfccsz	f4, f1, #5.0
    40b8:	blx	17889c <mount@plt+0x17740c>
    40bc:	blx	941ce0 <mount@plt+0x940850>
    40c0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    40c4:	vseleq.f32	s30, s28, s11
    40c8:	blx	94a4d0 <mount@plt+0x949040>
    40cc:	b	11020dc <mount@plt+0x1100c4c>
    40d0:			; <UNDEFINED> instruction: 0xf1a2040e
    40d4:			; <UNDEFINED> instruction: 0xf1c20720
    40d8:	blx	205960 <mount@plt+0x2044d0>
    40dc:	blx	140cec <mount@plt+0x13f85c>
    40e0:	blx	141d04 <mount@plt+0x140874>
    40e4:	b	11008f4 <mount@plt+0x10ff464>
    40e8:	blx	904d0c <mount@plt+0x90387c>
    40ec:	bl	118190c <mount@plt+0x118047c>
    40f0:	teqmi	r3, #1073741824	; 0x40000000
    40f4:	strbmi	r1, [r5], -r0, lsl #21
    40f8:	tsteq	r3, r1, ror #22
    40fc:	svceq	0x0000f1bc
    4100:	stmib	ip, {r0, ip, lr, pc}^
    4104:	pop	{r8, sl, lr}
    4108:	blx	fed280d0 <mount@plt+0xfed26c40>
    410c:	msrcc	CPSR_, #132, 6	; 0x10000002
    4110:	blx	fee3df60 <mount@plt+0xfee3cad0>
    4114:	blx	fed80b3c <mount@plt+0xfed7f6ac>
    4118:	eorcc	pc, r0, #335544322	; 0x14000002
    411c:	orrle	r2, fp, r0, lsl #26
    4120:	svclt	0x0000e7f3
    4124:	mvnsmi	lr, #737280	; 0xb4000
    4128:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    412c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    4130:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4134:	svc	0x00ccf7fc
    4138:	blne	1d95334 <mount@plt+0x1d93ea4>
    413c:	strhle	r1, [sl], -r6
    4140:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4144:	svccc	0x0004f855
    4148:	strbmi	r3, [sl], -r1, lsl #8
    414c:	ldrtmi	r4, [r8], -r1, asr #12
    4150:	adcmi	r4, r6, #152, 14	; 0x2600000
    4154:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4158:	svclt	0x000083f8
    415c:	ldrdeq	r1, [r1], -sl
    4160:	ldrdeq	r1, [r1], -r0
    4164:	svclt	0x00004770
    4168:	tstcs	r0, r2, lsl #22
    416c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4170:	ldmlt	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4174:	muleq	r1, r4, lr

Disassembly of section .fini:

00004178 <.fini>:
    4178:	push	{r3, lr}
    417c:	pop	{r3, pc}
