=========================================================================================================
Auto created by the td v5.0.25878
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Thu Apr  8 17:52:47 2021
=========================================================================================================


Top Model:                subleqTopLevel                                                  
Device:                   eagle_s20                                                       
Timing Constraint File:   sdc.sdc                                                         
STA Level:                Detail                                                          
Process parameter::       TT  1.10v  85C                                                  

=========================================================================================================
Timing constraint:        clock: clk                                                      
Clock = clk, period 42ns, rising at 0ns, falling at 21ns

640 endpoints analyzed totally, and 354526 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 18.549ns
---------------------------------------------------------------------------------------------------------

Paths for end point _al_u491|reg0_b2 (7619 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     23.451 ns                                                       
 Start Point:             ram_subleqArea_ram0_32768x16_sub_022528_000.clka (rising edge triggered by clock clk)
 End Point:               _al_u491|reg0_b2.a[0] (rising edge triggered by clock clk)      
 Clock group:             clk                                                             
 Data Path Delay:         18.305ns  (logic 8.949ns, net 9.356ns, 48% logic)               
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_022528_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.951
---------------------------------------------------------------------------------------------------------
 ram_subleqArea_ram0_32768x16_sub_022528_000.doa[1]          clk2q                   3.245 r     7.196
 _al_u300|_al_u427.a[0] (ram_subleqArea_ram0_doa_i22_001)    net  (fanout = 1)       0.594 r     7.790                    
 _al_u300|_al_u427.f[0]                                      cell                    0.424 r     8.214
 _al_u346|_al_u428.c[0] (_al_u427_o)                         net  (fanout = 1)       1.024 r     9.238                    
 _al_u346|_al_u428.f[0]                                      cell                    0.251 r     9.489
 _al_u347|_al_u431.a[0] (ram_subleqArea_ram0_doa_mux_b1/B1_5_lutinv) net  (fanout = 1)       0.468 r     9.957                    
 _al_u347|_al_u431.f[0]                                      cell                    0.424 r    10.381
 _al_u327|_al_u432.c[0] (_al_u431_o)                         net  (fanout = 1)       0.861 r    11.242                    
 _al_u327|_al_u432.f[0]                                      cell                    0.251 r    11.493
 reg6_b1|reg6_b3.d[1] (_al_u432_o)                           net  (fanout = 1)       0.603 r    12.096                    
 reg6_b1|reg6_b3.f[1]                                        cell                    0.262 r    12.358
 sub0/ucin_al_u718.a[1] (zz_7[1])                            net  (fanout = 5)       1.462 r    13.820      ../rtl/subleqTopLevel.vhd(1133)
 sub0/ucin_al_u718.fco                                       cell (ADDER)            0.881 r    14.701
 sub0/u3_al_u719.fci (sub0/c3)                               net  (fanout = 1)       0.000 f    14.701      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u3_al_u719.fco                                         cell (ADDER)            0.132 r    14.833
 sub0/u7_al_u720.fci (sub0/c7)                               net  (fanout = 1)       0.000 f    14.833      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u7_al_u720.fco                                         cell (ADDER)            0.132 r    14.965
 sub0/u11_al_u721.fci (sub0/c11)                             net  (fanout = 1)       0.000 f    14.965      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u11_al_u721.f[1]                                       cell                    0.264 r    15.229
 lt0_14|lt0_13.a[0] (n0[13])                                 net  (fanout = 2)       0.757 r    15.986                    
 lt0_14|lt0_13.fco                                           cell (ADDER)            0.706 r    16.692
 lt0_cout|lt0_15.fci (lt0_c15)                               net  (fanout = 1)       0.000 f    16.692                    
 lt0_cout|lt0_15.f[1]                                        cell                    0.355 r    17.047
 reg7_b6|reg7_b7.d[1] (zz_11)                                net  (fanout = 2)       0.594 r    17.641      ../rtl/subleqTopLevel.vhd(1143)
 reg7_b6|reg7_b7.f[1]                                        cell                    0.205 r    17.846
 _al_u628.d[0] (_al_u627_o)                                  net  (fanout = 2)       0.757 r    18.603                    
 _al_u628.f[0]                                               cell                    0.205 r    18.808
 _al_u667|reg0_b3.d[1] (_al_u628_o)                          net  (fanout = 16)      0.912 r    19.720                    
 _al_u667|reg0_b3.f[1]                                       cell                    0.262 r    19.982
 _al_u669|reg0_b4.a[1] (_al_u667_o)                          net  (fanout = 1)       0.662 r    20.644                    
 _al_u669|reg0_b4.f[1]                                       cell                    0.424 r    21.068
 _al_u491|reg0_b2.a[0] (_al_u669_o)                          net  (fanout = 1)       0.662 r    21.730      ../rtl/subleqTopLevel.vhd(1161)
 _al_u491|reg0_b2                                            path2reg0               0.526      22.256
 Arrival time                                                                       22.256                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 _al_u491|reg0_b2.clk (io_clk_pad)                           net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                 42.000      45.605
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      45.489
 clock uncertainty                                                                  -0.000      45.489
 clock recovergence pessimism                                                        0.218      45.707
 Required time                                                                      45.707            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              23.451ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     23.479 ns                                                       
 Start Point:             ram_subleqArea_ram0_32768x16_sub_022528_000.clka (rising edge triggered by clock clk)
 End Point:               _al_u491|reg0_b2.a[0] (rising edge triggered by clock clk)      
 Clock group:             clk                                                             
 Data Path Delay:         18.277ns  (logic 9.087ns, net 9.190ns, 49% logic)               
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_022528_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.951
---------------------------------------------------------------------------------------------------------
 ram_subleqArea_ram0_32768x16_sub_022528_000.doa[1]          clk2q                   3.245 r     7.196
 _al_u300|_al_u427.a[0] (ram_subleqArea_ram0_doa_i22_001)    net  (fanout = 1)       0.594 r     7.790                    
 _al_u300|_al_u427.f[0]                                      cell                    0.424 r     8.214
 _al_u346|_al_u428.c[0] (_al_u427_o)                         net  (fanout = 1)       1.024 r     9.238                    
 _al_u346|_al_u428.f[0]                                      cell                    0.251 r     9.489
 _al_u347|_al_u431.a[0] (ram_subleqArea_ram0_doa_mux_b1/B1_5_lutinv) net  (fanout = 1)       0.468 r     9.957                    
 _al_u347|_al_u431.f[0]                                      cell                    0.424 r    10.381
 _al_u327|_al_u432.c[0] (_al_u431_o)                         net  (fanout = 1)       0.861 r    11.242                    
 _al_u327|_al_u432.f[0]                                      cell                    0.251 r    11.493
 reg6_b1|reg6_b3.d[1] (_al_u432_o)                           net  (fanout = 1)       0.603 r    12.096                    
 reg6_b1|reg6_b3.f[1]                                        cell                    0.262 r    12.358
 sub0/ucin_al_u718.a[1] (zz_7[1])                            net  (fanout = 5)       1.462 r    13.820      ../rtl/subleqTopLevel.vhd(1133)
 sub0/ucin_al_u718.fco                                       cell (ADDER)            0.881 r    14.701
 sub0/u3_al_u719.fci (sub0/c3)                               net  (fanout = 1)       0.000 f    14.701      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u3_al_u719.fx[1]                                       cell                    0.453 r    15.154
 lt0_6|lt0_5.a[1] (n0[6])                                    net  (fanout = 2)       0.591 r    15.745                    
 lt0_6|lt0_5.fco                                             cell (ADDER)            0.627 r    16.372
 lt0_8|lt0_7.fci (lt0_c7)                                    net  (fanout = 1)       0.000 f    16.372                    
 lt0_8|lt0_7.fco                                             cell (ADDER)            0.073 r    16.445
 lt0_10|lt0_9.fci (lt0_c9)                                   net  (fanout = 1)       0.000 f    16.445                    
 lt0_10|lt0_9.fco                                            cell (ADDER)            0.073 r    16.518
 lt0_12|lt0_11.fci (lt0_c11)                                 net  (fanout = 1)       0.000 f    16.518                    
 lt0_12|lt0_11.fco                                           cell (ADDER)            0.073 r    16.591
 lt0_14|lt0_13.fci (lt0_c13)                                 net  (fanout = 1)       0.000 f    16.591                    
 lt0_14|lt0_13.fco                                           cell (ADDER)            0.073 r    16.664
 lt0_cout|lt0_15.fci (lt0_c15)                               net  (fanout = 1)       0.000 f    16.664                    
 lt0_cout|lt0_15.f[1]                                        cell                    0.355 r    17.019
 reg7_b6|reg7_b7.d[1] (zz_11)                                net  (fanout = 2)       0.594 r    17.613      ../rtl/subleqTopLevel.vhd(1143)
 reg7_b6|reg7_b7.f[1]                                        cell                    0.205 r    17.818
 _al_u628.d[0] (_al_u627_o)                                  net  (fanout = 2)       0.757 r    18.575                    
 _al_u628.f[0]                                               cell                    0.205 r    18.780
 _al_u667|reg0_b3.d[1] (_al_u628_o)                          net  (fanout = 16)      0.912 r    19.692                    
 _al_u667|reg0_b3.f[1]                                       cell                    0.262 r    19.954
 _al_u669|reg0_b4.a[1] (_al_u667_o)                          net  (fanout = 1)       0.662 r    20.616                    
 _al_u669|reg0_b4.f[1]                                       cell                    0.424 r    21.040
 _al_u491|reg0_b2.a[0] (_al_u669_o)                          net  (fanout = 1)       0.662 r    21.702      ../rtl/subleqTopLevel.vhd(1161)
 _al_u491|reg0_b2                                            path2reg0               0.526      22.228
 Arrival time                                                                       22.228                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 _al_u491|reg0_b2.clk (io_clk_pad)                           net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                 42.000      45.605
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      45.489
 clock uncertainty                                                                  -0.000      45.489
 clock recovergence pessimism                                                        0.218      45.707
 Required time                                                                      45.707            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              23.479ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     23.512 ns                                                       
 Start Point:             ram_subleqArea_ram0_32768x16_sub_019456_000.clka (rising edge triggered by clock clk)
 End Point:               _al_u491|reg0_b2.a[0] (rising edge triggered by clock clk)      
 Clock group:             clk                                                             
 Data Path Delay:         18.244ns  (logic 8.963ns, net 9.281ns, 49% logic)               
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_019456_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.951
---------------------------------------------------------------------------------------------------------
 ram_subleqArea_ram0_32768x16_sub_019456_000.doa[1]          clk2q                   3.245 r     7.196
 _al_u343|_al_u429.b[0] (ram_subleqArea_ram0_doa_i19_001)    net  (fanout = 1)       0.662 r     7.858                    
 _al_u343|_al_u429.f[0]                                      cell                    0.431 r     8.289
 _al_u303|_al_u430.c[0] (_al_u429_o)                         net  (fanout = 1)       0.673 r     8.962                    
 _al_u303|_al_u430.f[0]                                      cell                    0.251 r     9.213
 _al_u347|_al_u431.b[0] (ram_subleqArea_ram0_doa_mux_b1/B1_4_lutinv) net  (fanout = 1)       0.676 r     9.889                    
 _al_u347|_al_u431.f[0]                                      cell                    0.431 r    10.320
 _al_u327|_al_u432.c[0] (_al_u431_o)                         net  (fanout = 1)       0.861 r    11.181                    
 _al_u327|_al_u432.f[0]                                      cell                    0.251 r    11.432
 reg6_b1|reg6_b3.d[1] (_al_u432_o)                           net  (fanout = 1)       0.603 r    12.035                    
 reg6_b1|reg6_b3.f[1]                                        cell                    0.262 r    12.297
 sub0/ucin_al_u718.a[1] (zz_7[1])                            net  (fanout = 5)       1.462 r    13.759      ../rtl/subleqTopLevel.vhd(1133)
 sub0/ucin_al_u718.fco                                       cell (ADDER)            0.881 r    14.640
 sub0/u3_al_u719.fci (sub0/c3)                               net  (fanout = 1)       0.000 f    14.640      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u3_al_u719.fco                                         cell (ADDER)            0.132 r    14.772
 sub0/u7_al_u720.fci (sub0/c7)                               net  (fanout = 1)       0.000 f    14.772      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u7_al_u720.fco                                         cell (ADDER)            0.132 r    14.904
 sub0/u11_al_u721.fci (sub0/c11)                             net  (fanout = 1)       0.000 f    14.904      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u11_al_u721.f[1]                                       cell                    0.264 r    15.168
 lt0_14|lt0_13.a[0] (n0[13])                                 net  (fanout = 2)       0.757 r    15.925                    
 lt0_14|lt0_13.fco                                           cell (ADDER)            0.706 r    16.631
 lt0_cout|lt0_15.fci (lt0_c15)                               net  (fanout = 1)       0.000 f    16.631                    
 lt0_cout|lt0_15.f[1]                                        cell                    0.355 r    16.986
 reg7_b6|reg7_b7.d[1] (zz_11)                                net  (fanout = 2)       0.594 r    17.580      ../rtl/subleqTopLevel.vhd(1143)
 reg7_b6|reg7_b7.f[1]                                        cell                    0.205 r    17.785
 _al_u628.d[0] (_al_u627_o)                                  net  (fanout = 2)       0.757 r    18.542                    
 _al_u628.f[0]                                               cell                    0.205 r    18.747
 _al_u667|reg0_b3.d[1] (_al_u628_o)                          net  (fanout = 16)      0.912 r    19.659                    
 _al_u667|reg0_b3.f[1]                                       cell                    0.262 r    19.921
 _al_u669|reg0_b4.a[1] (_al_u667_o)                          net  (fanout = 1)       0.662 r    20.583                    
 _al_u669|reg0_b4.f[1]                                       cell                    0.424 r    21.007
 _al_u491|reg0_b2.a[0] (_al_u669_o)                          net  (fanout = 1)       0.662 r    21.669      ../rtl/subleqTopLevel.vhd(1161)
 _al_u491|reg0_b2                                            path2reg0               0.526      22.195
 Arrival time                                                                       22.195                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 _al_u491|reg0_b2.clk (io_clk_pad)                           net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                 42.000      45.605
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      45.489
 clock uncertainty                                                                  -0.000      45.489
 clock recovergence pessimism                                                        0.218      45.707
 Required time                                                                      45.707            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              23.512ns          

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u667|reg0_b3 (7623 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     23.763 ns                                                       
 Start Point:             ram_subleqArea_ram0_32768x16_sub_022528_000.clka (rising edge triggered by clock clk)
 End Point:               _al_u667|reg0_b3.a[0] (rising edge triggered by clock clk)      
 Clock group:             clk                                                             
 Data Path Delay:         17.993ns  (logic 8.949ns, net 9.044ns, 49% logic)               
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_022528_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.951
---------------------------------------------------------------------------------------------------------
 ram_subleqArea_ram0_32768x16_sub_022528_000.doa[1]          clk2q                   3.245 r     7.196
 _al_u300|_al_u427.a[0] (ram_subleqArea_ram0_doa_i22_001)    net  (fanout = 1)       0.594 r     7.790                    
 _al_u300|_al_u427.f[0]                                      cell                    0.424 r     8.214
 _al_u346|_al_u428.c[0] (_al_u427_o)                         net  (fanout = 1)       1.024 r     9.238                    
 _al_u346|_al_u428.f[0]                                      cell                    0.251 r     9.489
 _al_u347|_al_u431.a[0] (ram_subleqArea_ram0_doa_mux_b1/B1_5_lutinv) net  (fanout = 1)       0.468 r     9.957                    
 _al_u347|_al_u431.f[0]                                      cell                    0.424 r    10.381
 _al_u327|_al_u432.c[0] (_al_u431_o)                         net  (fanout = 1)       0.861 r    11.242                    
 _al_u327|_al_u432.f[0]                                      cell                    0.251 r    11.493
 reg6_b1|reg6_b3.d[1] (_al_u432_o)                           net  (fanout = 1)       0.603 r    12.096                    
 reg6_b1|reg6_b3.f[1]                                        cell                    0.262 r    12.358
 sub0/ucin_al_u718.a[1] (zz_7[1])                            net  (fanout = 5)       1.462 r    13.820      ../rtl/subleqTopLevel.vhd(1133)
 sub0/ucin_al_u718.fco                                       cell (ADDER)            0.881 r    14.701
 sub0/u3_al_u719.fci (sub0/c3)                               net  (fanout = 1)       0.000 f    14.701      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u3_al_u719.fco                                         cell (ADDER)            0.132 r    14.833
 sub0/u7_al_u720.fci (sub0/c7)                               net  (fanout = 1)       0.000 f    14.833      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u7_al_u720.fco                                         cell (ADDER)            0.132 r    14.965
 sub0/u11_al_u721.fci (sub0/c11)                             net  (fanout = 1)       0.000 f    14.965      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u11_al_u721.f[1]                                       cell                    0.264 r    15.229
 lt0_14|lt0_13.a[0] (n0[13])                                 net  (fanout = 2)       0.757 r    15.986                    
 lt0_14|lt0_13.fco                                           cell (ADDER)            0.706 r    16.692
 lt0_cout|lt0_15.fci (lt0_c15)                               net  (fanout = 1)       0.000 f    16.692                    
 lt0_cout|lt0_15.f[1]                                        cell                    0.355 r    17.047
 reg7_b6|reg7_b7.d[1] (zz_11)                                net  (fanout = 2)       0.594 r    17.641      ../rtl/subleqTopLevel.vhd(1143)
 reg7_b6|reg7_b7.f[1]                                        cell                    0.205 r    17.846
 _al_u628.d[0] (_al_u627_o)                                  net  (fanout = 2)       0.757 r    18.603                    
 _al_u628.f[0]                                               cell                    0.205 r    18.808
 _al_u662|_al_u701.d[1] (_al_u628_o)                         net  (fanout = 16)      0.798 r    19.606                    
 _al_u662|_al_u701.f[1]                                      cell                    0.262 r    19.868
 _al_u664|_al_u674.a[1] (_al_u662_o)                         net  (fanout = 1)       0.459 r    20.327                    
 _al_u664|_al_u674.f[1]                                      cell                    0.408 r    20.735
 _al_u667|reg0_b3.a[0] (_al_u664_o)                          net  (fanout = 1)       0.667 r    21.402      ../rtl/subleqTopLevel.vhd(1161)
 _al_u667|reg0_b3                                            path2reg0               0.542      21.944
 Arrival time                                                                       21.944                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 _al_u667|reg0_b3.clk (io_clk_pad)                           net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                 42.000      45.605
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      45.489
 clock uncertainty                                                                  -0.000      45.489
 clock recovergence pessimism                                                        0.218      45.707
 Required time                                                                      45.707            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              23.763ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     23.791 ns                                                       
 Start Point:             ram_subleqArea_ram0_32768x16_sub_022528_000.clka (rising edge triggered by clock clk)
 End Point:               _al_u667|reg0_b3.a[0] (rising edge triggered by clock clk)      
 Clock group:             clk                                                             
 Data Path Delay:         17.965ns  (logic 9.087ns, net 8.878ns, 50% logic)               
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_022528_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.951
---------------------------------------------------------------------------------------------------------
 ram_subleqArea_ram0_32768x16_sub_022528_000.doa[1]          clk2q                   3.245 r     7.196
 _al_u300|_al_u427.a[0] (ram_subleqArea_ram0_doa_i22_001)    net  (fanout = 1)       0.594 r     7.790                    
 _al_u300|_al_u427.f[0]                                      cell                    0.424 r     8.214
 _al_u346|_al_u428.c[0] (_al_u427_o)                         net  (fanout = 1)       1.024 r     9.238                    
 _al_u346|_al_u428.f[0]                                      cell                    0.251 r     9.489
 _al_u347|_al_u431.a[0] (ram_subleqArea_ram0_doa_mux_b1/B1_5_lutinv) net  (fanout = 1)       0.468 r     9.957                    
 _al_u347|_al_u431.f[0]                                      cell                    0.424 r    10.381
 _al_u327|_al_u432.c[0] (_al_u431_o)                         net  (fanout = 1)       0.861 r    11.242                    
 _al_u327|_al_u432.f[0]                                      cell                    0.251 r    11.493
 reg6_b1|reg6_b3.d[1] (_al_u432_o)                           net  (fanout = 1)       0.603 r    12.096                    
 reg6_b1|reg6_b3.f[1]                                        cell                    0.262 r    12.358
 sub0/ucin_al_u718.a[1] (zz_7[1])                            net  (fanout = 5)       1.462 r    13.820      ../rtl/subleqTopLevel.vhd(1133)
 sub0/ucin_al_u718.fco                                       cell (ADDER)            0.881 r    14.701
 sub0/u3_al_u719.fci (sub0/c3)                               net  (fanout = 1)       0.000 f    14.701      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u3_al_u719.fx[1]                                       cell                    0.453 r    15.154
 lt0_6|lt0_5.a[1] (n0[6])                                    net  (fanout = 2)       0.591 r    15.745                    
 lt0_6|lt0_5.fco                                             cell (ADDER)            0.627 r    16.372
 lt0_8|lt0_7.fci (lt0_c7)                                    net  (fanout = 1)       0.000 f    16.372                    
 lt0_8|lt0_7.fco                                             cell (ADDER)            0.073 r    16.445
 lt0_10|lt0_9.fci (lt0_c9)                                   net  (fanout = 1)       0.000 f    16.445                    
 lt0_10|lt0_9.fco                                            cell (ADDER)            0.073 r    16.518
 lt0_12|lt0_11.fci (lt0_c11)                                 net  (fanout = 1)       0.000 f    16.518                    
 lt0_12|lt0_11.fco                                           cell (ADDER)            0.073 r    16.591
 lt0_14|lt0_13.fci (lt0_c13)                                 net  (fanout = 1)       0.000 f    16.591                    
 lt0_14|lt0_13.fco                                           cell (ADDER)            0.073 r    16.664
 lt0_cout|lt0_15.fci (lt0_c15)                               net  (fanout = 1)       0.000 f    16.664                    
 lt0_cout|lt0_15.f[1]                                        cell                    0.355 r    17.019
 reg7_b6|reg7_b7.d[1] (zz_11)                                net  (fanout = 2)       0.594 r    17.613      ../rtl/subleqTopLevel.vhd(1143)
 reg7_b6|reg7_b7.f[1]                                        cell                    0.205 r    17.818
 _al_u628.d[0] (_al_u627_o)                                  net  (fanout = 2)       0.757 r    18.575                    
 _al_u628.f[0]                                               cell                    0.205 r    18.780
 _al_u662|_al_u701.d[1] (_al_u628_o)                         net  (fanout = 16)      0.798 r    19.578                    
 _al_u662|_al_u701.f[1]                                      cell                    0.262 r    19.840
 _al_u664|_al_u674.a[1] (_al_u662_o)                         net  (fanout = 1)       0.459 r    20.299                    
 _al_u664|_al_u674.f[1]                                      cell                    0.408 r    20.707
 _al_u667|reg0_b3.a[0] (_al_u664_o)                          net  (fanout = 1)       0.667 r    21.374      ../rtl/subleqTopLevel.vhd(1161)
 _al_u667|reg0_b3                                            path2reg0               0.542      21.916
 Arrival time                                                                       21.916                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 _al_u667|reg0_b3.clk (io_clk_pad)                           net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                 42.000      45.605
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      45.489
 clock uncertainty                                                                  -0.000      45.489
 clock recovergence pessimism                                                        0.218      45.707
 Required time                                                                      45.707            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              23.791ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     23.824 ns                                                       
 Start Point:             ram_subleqArea_ram0_32768x16_sub_019456_000.clka (rising edge triggered by clock clk)
 End Point:               _al_u667|reg0_b3.a[0] (rising edge triggered by clock clk)      
 Clock group:             clk                                                             
 Data Path Delay:         17.932ns  (logic 8.963ns, net 8.969ns, 49% logic)               
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_019456_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.951
---------------------------------------------------------------------------------------------------------
 ram_subleqArea_ram0_32768x16_sub_019456_000.doa[1]          clk2q                   3.245 r     7.196
 _al_u343|_al_u429.b[0] (ram_subleqArea_ram0_doa_i19_001)    net  (fanout = 1)       0.662 r     7.858                    
 _al_u343|_al_u429.f[0]                                      cell                    0.431 r     8.289
 _al_u303|_al_u430.c[0] (_al_u429_o)                         net  (fanout = 1)       0.673 r     8.962                    
 _al_u303|_al_u430.f[0]                                      cell                    0.251 r     9.213
 _al_u347|_al_u431.b[0] (ram_subleqArea_ram0_doa_mux_b1/B1_4_lutinv) net  (fanout = 1)       0.676 r     9.889                    
 _al_u347|_al_u431.f[0]                                      cell                    0.431 r    10.320
 _al_u327|_al_u432.c[0] (_al_u431_o)                         net  (fanout = 1)       0.861 r    11.181                    
 _al_u327|_al_u432.f[0]                                      cell                    0.251 r    11.432
 reg6_b1|reg6_b3.d[1] (_al_u432_o)                           net  (fanout = 1)       0.603 r    12.035                    
 reg6_b1|reg6_b3.f[1]                                        cell                    0.262 r    12.297
 sub0/ucin_al_u718.a[1] (zz_7[1])                            net  (fanout = 5)       1.462 r    13.759      ../rtl/subleqTopLevel.vhd(1133)
 sub0/ucin_al_u718.fco                                       cell (ADDER)            0.881 r    14.640
 sub0/u3_al_u719.fci (sub0/c3)                               net  (fanout = 1)       0.000 f    14.640      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u3_al_u719.fco                                         cell (ADDER)            0.132 r    14.772
 sub0/u7_al_u720.fci (sub0/c7)                               net  (fanout = 1)       0.000 f    14.772      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u7_al_u720.fco                                         cell (ADDER)            0.132 r    14.904
 sub0/u11_al_u721.fci (sub0/c11)                             net  (fanout = 1)       0.000 f    14.904      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u11_al_u721.f[1]                                       cell                    0.264 r    15.168
 lt0_14|lt0_13.a[0] (n0[13])                                 net  (fanout = 2)       0.757 r    15.925                    
 lt0_14|lt0_13.fco                                           cell (ADDER)            0.706 r    16.631
 lt0_cout|lt0_15.fci (lt0_c15)                               net  (fanout = 1)       0.000 f    16.631                    
 lt0_cout|lt0_15.f[1]                                        cell                    0.355 r    16.986
 reg7_b6|reg7_b7.d[1] (zz_11)                                net  (fanout = 2)       0.594 r    17.580      ../rtl/subleqTopLevel.vhd(1143)
 reg7_b6|reg7_b7.f[1]                                        cell                    0.205 r    17.785
 _al_u628.d[0] (_al_u627_o)                                  net  (fanout = 2)       0.757 r    18.542                    
 _al_u628.f[0]                                               cell                    0.205 r    18.747
 _al_u662|_al_u701.d[1] (_al_u628_o)                         net  (fanout = 16)      0.798 r    19.545                    
 _al_u662|_al_u701.f[1]                                      cell                    0.262 r    19.807
 _al_u664|_al_u674.a[1] (_al_u662_o)                         net  (fanout = 1)       0.459 r    20.266                    
 _al_u664|_al_u674.f[1]                                      cell                    0.408 r    20.674
 _al_u667|reg0_b3.a[0] (_al_u664_o)                          net  (fanout = 1)       0.667 r    21.341      ../rtl/subleqTopLevel.vhd(1161)
 _al_u667|reg0_b3                                            path2reg0               0.542      21.883
 Arrival time                                                                       21.883                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 _al_u667|reg0_b3.clk (io_clk_pad)                           net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                 42.000      45.605
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      45.489
 clock uncertainty                                                                  -0.000      45.489
 clock recovergence pessimism                                                        0.218      45.707
 Required time                                                                      45.707            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              23.824ns          

---------------------------------------------------------------------------------------------------------

Paths for end point reg0_b0|reg0_b6 (7615 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     24.124 ns                                                       
 Start Point:             ram_subleqArea_ram0_32768x16_sub_022528_000.clka (rising edge triggered by clock clk)
 End Point:               reg0_b0|reg0_b6.a[1] (rising edge triggered by clock clk)       
 Clock group:             clk                                                             
 Data Path Delay:         17.632ns  (logic 8.949ns, net 8.683ns, 50% logic)               
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_022528_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.951
---------------------------------------------------------------------------------------------------------
 ram_subleqArea_ram0_32768x16_sub_022528_000.doa[1]          clk2q                   3.245 r     7.196
 _al_u300|_al_u427.a[0] (ram_subleqArea_ram0_doa_i22_001)    net  (fanout = 1)       0.594 r     7.790                    
 _al_u300|_al_u427.f[0]                                      cell                    0.424 r     8.214
 _al_u346|_al_u428.c[0] (_al_u427_o)                         net  (fanout = 1)       1.024 r     9.238                    
 _al_u346|_al_u428.f[0]                                      cell                    0.251 r     9.489
 _al_u347|_al_u431.a[0] (ram_subleqArea_ram0_doa_mux_b1/B1_5_lutinv) net  (fanout = 1)       0.468 r     9.957                    
 _al_u347|_al_u431.f[0]                                      cell                    0.424 r    10.381
 _al_u327|_al_u432.c[0] (_al_u431_o)                         net  (fanout = 1)       0.861 r    11.242                    
 _al_u327|_al_u432.f[0]                                      cell                    0.251 r    11.493
 reg6_b1|reg6_b3.d[1] (_al_u432_o)                           net  (fanout = 1)       0.603 r    12.096                    
 reg6_b1|reg6_b3.f[1]                                        cell                    0.262 r    12.358
 sub0/ucin_al_u718.a[1] (zz_7[1])                            net  (fanout = 5)       1.462 r    13.820      ../rtl/subleqTopLevel.vhd(1133)
 sub0/ucin_al_u718.fco                                       cell (ADDER)            0.881 r    14.701
 sub0/u3_al_u719.fci (sub0/c3)                               net  (fanout = 1)       0.000 f    14.701      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u3_al_u719.fco                                         cell (ADDER)            0.132 r    14.833
 sub0/u7_al_u720.fci (sub0/c7)                               net  (fanout = 1)       0.000 f    14.833      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u7_al_u720.fco                                         cell (ADDER)            0.132 r    14.965
 sub0/u11_al_u721.fci (sub0/c11)                             net  (fanout = 1)       0.000 f    14.965      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u11_al_u721.f[1]                                       cell                    0.264 r    15.229
 lt0_14|lt0_13.a[0] (n0[13])                                 net  (fanout = 2)       0.757 r    15.986                    
 lt0_14|lt0_13.fco                                           cell (ADDER)            0.706 r    16.692
 lt0_cout|lt0_15.fci (lt0_c15)                               net  (fanout = 1)       0.000 f    16.692                    
 lt0_cout|lt0_15.f[1]                                        cell                    0.355 r    17.047
 reg7_b6|reg7_b7.d[1] (zz_11)                                net  (fanout = 2)       0.594 r    17.641      ../rtl/subleqTopLevel.vhd(1143)
 reg7_b6|reg7_b7.f[1]                                        cell                    0.205 r    17.846
 _al_u628.d[0] (_al_u627_o)                                  net  (fanout = 2)       0.757 r    18.603                    
 _al_u628.f[0]                                               cell                    0.205 r    18.808
 _al_u662|_al_u701.d[0] (_al_u628_o)                         net  (fanout = 16)      0.798 r    19.606                    
 _al_u662|_al_u701.f[0]                                      cell                    0.262 r    19.868
 _al_u648|_al_u703.a[0] (_al_u701_o)                         net  (fanout = 1)       0.309 r    20.177                    
 _al_u648|_al_u703.f[0]                                      cell                    0.424 r    20.601
 reg0_b0|reg0_b6.a[1] (_al_u703_o)                           net  (fanout = 1)       0.456 r    21.057      ../rtl/subleqTopLevel.vhd(1161)
 reg0_b0|reg0_b6                                             path2reg1               0.526      21.583
 Arrival time                                                                       21.583                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg0_b0|reg0_b6.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                 42.000      45.605
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      45.489
 clock uncertainty                                                                  -0.000      45.489
 clock recovergence pessimism                                                        0.218      45.707
 Required time                                                                      45.707            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              24.124ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     24.152 ns                                                       
 Start Point:             ram_subleqArea_ram0_32768x16_sub_022528_000.clka (rising edge triggered by clock clk)
 End Point:               reg0_b0|reg0_b6.a[1] (rising edge triggered by clock clk)       
 Clock group:             clk                                                             
 Data Path Delay:         17.604ns  (logic 9.087ns, net 8.517ns, 51% logic)               
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_022528_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.951
---------------------------------------------------------------------------------------------------------
 ram_subleqArea_ram0_32768x16_sub_022528_000.doa[1]          clk2q                   3.245 r     7.196
 _al_u300|_al_u427.a[0] (ram_subleqArea_ram0_doa_i22_001)    net  (fanout = 1)       0.594 r     7.790                    
 _al_u300|_al_u427.f[0]                                      cell                    0.424 r     8.214
 _al_u346|_al_u428.c[0] (_al_u427_o)                         net  (fanout = 1)       1.024 r     9.238                    
 _al_u346|_al_u428.f[0]                                      cell                    0.251 r     9.489
 _al_u347|_al_u431.a[0] (ram_subleqArea_ram0_doa_mux_b1/B1_5_lutinv) net  (fanout = 1)       0.468 r     9.957                    
 _al_u347|_al_u431.f[0]                                      cell                    0.424 r    10.381
 _al_u327|_al_u432.c[0] (_al_u431_o)                         net  (fanout = 1)       0.861 r    11.242                    
 _al_u327|_al_u432.f[0]                                      cell                    0.251 r    11.493
 reg6_b1|reg6_b3.d[1] (_al_u432_o)                           net  (fanout = 1)       0.603 r    12.096                    
 reg6_b1|reg6_b3.f[1]                                        cell                    0.262 r    12.358
 sub0/ucin_al_u718.a[1] (zz_7[1])                            net  (fanout = 5)       1.462 r    13.820      ../rtl/subleqTopLevel.vhd(1133)
 sub0/ucin_al_u718.fco                                       cell (ADDER)            0.881 r    14.701
 sub0/u3_al_u719.fci (sub0/c3)                               net  (fanout = 1)       0.000 f    14.701      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u3_al_u719.fx[1]                                       cell                    0.453 r    15.154
 lt0_6|lt0_5.a[1] (n0[6])                                    net  (fanout = 2)       0.591 r    15.745                    
 lt0_6|lt0_5.fco                                             cell (ADDER)            0.627 r    16.372
 lt0_8|lt0_7.fci (lt0_c7)                                    net  (fanout = 1)       0.000 f    16.372                    
 lt0_8|lt0_7.fco                                             cell (ADDER)            0.073 r    16.445
 lt0_10|lt0_9.fci (lt0_c9)                                   net  (fanout = 1)       0.000 f    16.445                    
 lt0_10|lt0_9.fco                                            cell (ADDER)            0.073 r    16.518
 lt0_12|lt0_11.fci (lt0_c11)                                 net  (fanout = 1)       0.000 f    16.518                    
 lt0_12|lt0_11.fco                                           cell (ADDER)            0.073 r    16.591
 lt0_14|lt0_13.fci (lt0_c13)                                 net  (fanout = 1)       0.000 f    16.591                    
 lt0_14|lt0_13.fco                                           cell (ADDER)            0.073 r    16.664
 lt0_cout|lt0_15.fci (lt0_c15)                               net  (fanout = 1)       0.000 f    16.664                    
 lt0_cout|lt0_15.f[1]                                        cell                    0.355 r    17.019
 reg7_b6|reg7_b7.d[1] (zz_11)                                net  (fanout = 2)       0.594 r    17.613      ../rtl/subleqTopLevel.vhd(1143)
 reg7_b6|reg7_b7.f[1]                                        cell                    0.205 r    17.818
 _al_u628.d[0] (_al_u627_o)                                  net  (fanout = 2)       0.757 r    18.575                    
 _al_u628.f[0]                                               cell                    0.205 r    18.780
 _al_u662|_al_u701.d[0] (_al_u628_o)                         net  (fanout = 16)      0.798 r    19.578                    
 _al_u662|_al_u701.f[0]                                      cell                    0.262 r    19.840
 _al_u648|_al_u703.a[0] (_al_u701_o)                         net  (fanout = 1)       0.309 r    20.149                    
 _al_u648|_al_u703.f[0]                                      cell                    0.424 r    20.573
 reg0_b0|reg0_b6.a[1] (_al_u703_o)                           net  (fanout = 1)       0.456 r    21.029      ../rtl/subleqTopLevel.vhd(1161)
 reg0_b0|reg0_b6                                             path2reg1               0.526      21.555
 Arrival time                                                                       21.555                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg0_b0|reg0_b6.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                 42.000      45.605
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      45.489
 clock uncertainty                                                                  -0.000      45.489
 clock recovergence pessimism                                                        0.218      45.707
 Required time                                                                      45.707            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              24.152ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     24.185 ns                                                       
 Start Point:             ram_subleqArea_ram0_32768x16_sub_019456_000.clka (rising edge triggered by clock clk)
 End Point:               reg0_b0|reg0_b6.a[1] (rising edge triggered by clock clk)       
 Clock group:             clk                                                             
 Data Path Delay:         17.571ns  (logic 8.963ns, net 8.608ns, 51% logic)               
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_019456_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.951
---------------------------------------------------------------------------------------------------------
 ram_subleqArea_ram0_32768x16_sub_019456_000.doa[1]          clk2q                   3.245 r     7.196
 _al_u343|_al_u429.b[0] (ram_subleqArea_ram0_doa_i19_001)    net  (fanout = 1)       0.662 r     7.858                    
 _al_u343|_al_u429.f[0]                                      cell                    0.431 r     8.289
 _al_u303|_al_u430.c[0] (_al_u429_o)                         net  (fanout = 1)       0.673 r     8.962                    
 _al_u303|_al_u430.f[0]                                      cell                    0.251 r     9.213
 _al_u347|_al_u431.b[0] (ram_subleqArea_ram0_doa_mux_b1/B1_4_lutinv) net  (fanout = 1)       0.676 r     9.889                    
 _al_u347|_al_u431.f[0]                                      cell                    0.431 r    10.320
 _al_u327|_al_u432.c[0] (_al_u431_o)                         net  (fanout = 1)       0.861 r    11.181                    
 _al_u327|_al_u432.f[0]                                      cell                    0.251 r    11.432
 reg6_b1|reg6_b3.d[1] (_al_u432_o)                           net  (fanout = 1)       0.603 r    12.035                    
 reg6_b1|reg6_b3.f[1]                                        cell                    0.262 r    12.297
 sub0/ucin_al_u718.a[1] (zz_7[1])                            net  (fanout = 5)       1.462 r    13.759      ../rtl/subleqTopLevel.vhd(1133)
 sub0/ucin_al_u718.fco                                       cell (ADDER)            0.881 r    14.640
 sub0/u3_al_u719.fci (sub0/c3)                               net  (fanout = 1)       0.000 f    14.640      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u3_al_u719.fco                                         cell (ADDER)            0.132 r    14.772
 sub0/u7_al_u720.fci (sub0/c7)                               net  (fanout = 1)       0.000 f    14.772      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u7_al_u720.fco                                         cell (ADDER)            0.132 r    14.904
 sub0/u11_al_u721.fci (sub0/c11)                             net  (fanout = 1)       0.000 f    14.904      ../rtl/subleqTopLevel.vhd(3224)
 sub0/u11_al_u721.f[1]                                       cell                    0.264 r    15.168
 lt0_14|lt0_13.a[0] (n0[13])                                 net  (fanout = 2)       0.757 r    15.925                    
 lt0_14|lt0_13.fco                                           cell (ADDER)            0.706 r    16.631
 lt0_cout|lt0_15.fci (lt0_c15)                               net  (fanout = 1)       0.000 f    16.631                    
 lt0_cout|lt0_15.f[1]                                        cell                    0.355 r    16.986
 reg7_b6|reg7_b7.d[1] (zz_11)                                net  (fanout = 2)       0.594 r    17.580      ../rtl/subleqTopLevel.vhd(1143)
 reg7_b6|reg7_b7.f[1]                                        cell                    0.205 r    17.785
 _al_u628.d[0] (_al_u627_o)                                  net  (fanout = 2)       0.757 r    18.542                    
 _al_u628.f[0]                                               cell                    0.205 r    18.747
 _al_u662|_al_u701.d[0] (_al_u628_o)                         net  (fanout = 16)      0.798 r    19.545                    
 _al_u662|_al_u701.f[0]                                      cell                    0.262 r    19.807
 _al_u648|_al_u703.a[0] (_al_u701_o)                         net  (fanout = 1)       0.309 r    20.116                    
 _al_u648|_al_u703.f[0]                                      cell                    0.424 r    20.540
 reg0_b0|reg0_b6.a[1] (_al_u703_o)                           net  (fanout = 1)       0.456 r    20.996      ../rtl/subleqTopLevel.vhd(1161)
 reg0_b0|reg0_b6                                             path2reg1               0.526      21.522
 Arrival time                                                                       21.522                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg0_b0|reg0_b6.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                 42.000      45.605
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      45.489
 clock uncertainty                                                                  -0.000      45.489
 clock recovergence pessimism                                                        0.218      45.707
 Required time                                                                      45.707            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              24.185ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ram_subleqArea_ram0_32768x16_sub_008192_015 (17 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.101 ns                                                        
 Start Point:             reg3_b1|reg3_b7.clk (rising edge triggered by clock clk)        
 End Point:               ram_subleqArea_ram0_32768x16_sub_008192_015.addra[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Data Path Delay:         0.429ns  (logic 0.137ns, net 0.292ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg3_b1|reg3_b7.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.605
---------------------------------------------------------------------------------------------------------
 reg3_b1|reg3_b7.q[1]                                        clk2q                   0.137 r     3.742
 ram_subleqArea_ram0_32768x16_sub_008192_015.addra[1] (subleqArea_ram_addr[1]) net  (fanout = 65)      0.292 r     4.034      ../rtl/subleqTopLevel.vhd(1160)
 ram_subleqArea_ram0_32768x16_sub_008192_015                  (EMB)                  0.000       4.034
 Arrival time                                                                        4.034                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_008192_015.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                  0.000       3.951
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.151
 clock uncertainty                                                                   0.000       4.151
 clock recovergence pessimism                                                       -0.218       3.933
 Required time                                                                       3.933            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.101ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.144 ns                                                        
 Start Point:             _al_u472|reg3_b8.clk (rising edge triggered by clock clk)       
 End Point:               ram_subleqArea_ram0_32768x16_sub_008192_015.addra[8] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Data Path Delay:         0.472ns  (logic 0.137ns, net 0.335ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 _al_u472|reg3_b8.clk (io_clk_pad)                           net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.605
---------------------------------------------------------------------------------------------------------
 _al_u472|reg3_b8.q[0]                                       clk2q                   0.137 r     3.742
 ram_subleqArea_ram0_32768x16_sub_008192_015.addra[8] (subleqArea_ram_addr[8]) net  (fanout = 64)      0.335 r     4.077      ../rtl/subleqTopLevel.vhd(1160)
 ram_subleqArea_ram0_32768x16_sub_008192_015                  (EMB)                  0.000       4.077
 Arrival time                                                                        4.077                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_008192_015.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                  0.000       3.951
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.151
 clock uncertainty                                                                   0.000       4.151
 clock recovergence pessimism                                                       -0.218       3.933
 Required time                                                                       3.933            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.144ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.245 ns                                                        
 Start Point:             reg3_b3|reg3_b6.clk (rising edge triggered by clock clk)        
 End Point:               ram_subleqArea_ram0_32768x16_sub_008192_015.addra[3] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Data Path Delay:         0.573ns  (logic 0.137ns, net 0.436ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg3_b3|reg3_b6.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.605
---------------------------------------------------------------------------------------------------------
 reg3_b3|reg3_b6.q[1]                                        clk2q                   0.137 r     3.742
 ram_subleqArea_ram0_32768x16_sub_008192_015.addra[3] (subleqArea_ram_addr[3]) net  (fanout = 65)      0.436 r     4.178      ../rtl/subleqTopLevel.vhd(1160)
 ram_subleqArea_ram0_32768x16_sub_008192_015                  (EMB)                  0.000       4.178
 Arrival time                                                                        4.178                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_008192_015.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                  0.000       3.951
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.151
 clock uncertainty                                                                   0.000       4.151
 clock recovergence pessimism                                                       -0.218       3.933
 Required time                                                                       3.933            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.245ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ram_subleqArea_ram0_32768x16_sub_003072_000 (25 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.132 ns                                                        
 Start Point:             reg3_b2|_al_u510.clk (rising edge triggered by clock clk)       
 End Point:               ram_subleqArea_ram0_32768x16_sub_003072_000.addra[5] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Data Path Delay:         0.460ns  (logic 0.137ns, net 0.323ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg3_b2|_al_u510.clk (io_clk_pad)                           net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.605
---------------------------------------------------------------------------------------------------------
 reg3_b2|_al_u510.q[1]                                       clk2q                   0.137 r     3.742
 ram_subleqArea_ram0_32768x16_sub_003072_000.addra[5] (subleqArea_ram_addr[2]) net  (fanout = 66)      0.323 r     4.065      ../rtl/subleqTopLevel.vhd(1160)
 ram_subleqArea_ram0_32768x16_sub_003072_000                  (EMB)                  0.000       4.065
 Arrival time                                                                        4.065                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_003072_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                  0.000       3.951
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.151
 clock uncertainty                                                                   0.000       4.151
 clock recovergence pessimism                                                       -0.218       3.933
 Required time                                                                       3.933            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.132ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.245 ns                                                        
 Start Point:             reg3_b1|reg3_b7.clk (rising edge triggered by clock clk)        
 End Point:               ram_subleqArea_ram0_32768x16_sub_003072_000.addra[4] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Data Path Delay:         0.573ns  (logic 0.137ns, net 0.436ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg3_b1|reg3_b7.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.605
---------------------------------------------------------------------------------------------------------
 reg3_b1|reg3_b7.q[1]                                        clk2q                   0.137 r     3.742
 ram_subleqArea_ram0_32768x16_sub_003072_000.addra[4] (subleqArea_ram_addr[1]) net  (fanout = 65)      0.436 r     4.178      ../rtl/subleqTopLevel.vhd(1160)
 ram_subleqArea_ram0_32768x16_sub_003072_000                  (EMB)                  0.000       4.178
 Arrival time                                                                        4.178                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_003072_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                  0.000       3.951
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.151
 clock uncertainty                                                                   0.000       4.151
 clock recovergence pessimism                                                       -0.218       3.933
 Required time                                                                       3.933            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.245ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.278 ns                                                        
 Start Point:             reg3_b1|reg3_b7.clk (rising edge triggered by clock clk)        
 End Point:               ram_subleqArea_ram0_32768x16_sub_003072_000.addra[10] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Data Path Delay:         0.606ns  (logic 0.137ns, net 0.469ns, 22% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg3_b1|reg3_b7.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.605
---------------------------------------------------------------------------------------------------------
 reg3_b1|reg3_b7.q[0]                                        clk2q                   0.137 r     3.742
 ram_subleqArea_ram0_32768x16_sub_003072_000.addra[10] (subleqArea_ram_addr[7]) net  (fanout = 64)      0.469 r     4.211      ../rtl/subleqTopLevel.vhd(1160)
 ram_subleqArea_ram0_32768x16_sub_003072_000                  (EMB)                  0.000       4.211
 Arrival time                                                                        4.211                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_003072_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                  0.000       3.951
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.151
 clock uncertainty                                                                   0.000       4.151
 clock recovergence pessimism                                                       -0.218       3.933
 Required time                                                                       3.933            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.278ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ram_subleqArea_ram0_32768x16_sub_004096_000 (25 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.235 ns                                                        
 Start Point:             reg8_b5|reg8_b6.clk (rising edge triggered by clock clk)        
 End Point:               ram_subleqArea_ram0_32768x16_sub_004096_000.dia[5] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Data Path Delay:         0.563ns  (logic 0.137ns, net 0.426ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg8_b5|reg8_b6.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.605
---------------------------------------------------------------------------------------------------------
 reg8_b5|reg8_b6.q[1]                                        clk2q                   0.137 r     3.742
 ram_subleqArea_ram0_32768x16_sub_004096_000.dia[5] (subleqArea_ram_in[5]) net  (fanout = 35)      0.426 r     4.168      ../rtl/subleqTopLevel.vhd(1157)
 ram_subleqArea_ram0_32768x16_sub_004096_000                  (EMB)                  0.000       4.168
 Arrival time                                                                        4.168                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_004096_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                  0.000       3.951
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.151
 clock uncertainty                                                                   0.000       4.151
 clock recovergence pessimism                                                       -0.218       3.933
 Required time                                                                       3.933            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.235ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.254 ns                                                        
 Start Point:             reg8_b0|reg8_b1.clk (rising edge triggered by clock clk)        
 End Point:               ram_subleqArea_ram0_32768x16_sub_004096_000.dia[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Data Path Delay:         0.582ns  (logic 0.137ns, net 0.445ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg8_b0|reg8_b1.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.605
---------------------------------------------------------------------------------------------------------
 reg8_b0|reg8_b1.q[1]                                        clk2q                   0.137 r     3.742
 ram_subleqArea_ram0_32768x16_sub_004096_000.dia[0] (subleqArea_ram_in[0]) net  (fanout = 35)      0.445 r     4.187      ../rtl/subleqTopLevel.vhd(1157)
 ram_subleqArea_ram0_32768x16_sub_004096_000                  (EMB)                  0.000       4.187
 Arrival time                                                                        4.187                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_004096_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                  0.000       3.951
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.151
 clock uncertainty                                                                   0.000       4.151
 clock recovergence pessimism                                                       -0.218       3.933
 Required time                                                                       3.933            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.254ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.257 ns                                                        
 Start Point:             reg8_b5|reg8_b6.clk (rising edge triggered by clock clk)        
 End Point:               ram_subleqArea_ram0_32768x16_sub_004096_000.dia[6] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Data Path Delay:         0.585ns  (logic 0.137ns, net 0.448ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.817       1.817                    
 reg8_b5|reg8_b6.clk (io_clk_pad)                            net                     1.788       3.605      ../rtl/subleqTopLevel.vhd(1120)
 launch clock edge                                                                   0.000       3.605
---------------------------------------------------------------------------------------------------------
 reg8_b5|reg8_b6.q[0]                                        clk2q                   0.137 r     3.742
 ram_subleqArea_ram0_32768x16_sub_004096_000.dia[6] (subleqArea_ram_in[6]) net  (fanout = 35)      0.448 r     4.190      ../rtl/subleqTopLevel.vhd(1157)
 ram_subleqArea_ram0_32768x16_sub_004096_000                  (EMB)                  0.000       4.190
 Arrival time                                                                        4.190                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 io_clk                                                                              0.000       0.000                    
 _al_u159.ipad                                               hier                    0.000       0.000                    
 _al_u159.di                                                 cell (PAD)              1.890       1.890                    
 ram_subleqArea_ram0_32768x16_sub_004096_000.clka (io_clk_pad) net                     2.061       3.951      ../rtl/subleqTopLevel.vhd(1120)
 capture clock edge                                                                  0.000       3.951
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.151
 clock uncertainty                                                                   0.000       4.151
 clock recovergence pessimism                                                       -0.218       3.933
 Required time                                                                       3.933            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.257ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 354526 (STA coverage = 98.79%)
Timing violations: 0 setup errors, and 0 hold errors.
Minimal setup slack: 23.451, minimal hold slack: 0.101

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk (23.810MHz)                               18.549ns      53.911MHz        0.399ns       206        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

---------------------------------------------------------------------------------------------------------
