// Seed: 428120510
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3
);
  type_12(
      1, id_0, 1
  );
  logic id_4;
  wire  id_5;
  logic id_6 = 1;
  logic id_7;
  logic id_8;
  assign id_5[1] = 1;
endmodule
