Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: SmartHomeSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SmartHomeSystem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SmartHomeSystem"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : SmartHomeSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\AddSub1B.v" into library work
Parsing module <AddSub1B>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\WindowShadeDegree.v" into library work
Parsing module <WindowShadeDegree>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\PassCheckUnit.v" into library work
Parsing module <PassCheckUnit>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\Multiplier8x8.v" into library work
Parsing module <Multiplier8x8>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\Multiplier16x16.v" into library work
Parsing module <Multiplier16x16>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ModePower.v" into library work
Parsing module <ModePower>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\LampState.v" into library work
Parsing module <LampState>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\FanSpeed.v" into library work
Parsing module <FanSpeed>.
WARNING:HDLCompiler:568 - "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\FanSpeed.v" Line 39: Constant value is truncated to fit in <7> bits.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\DFlop.v" into library work
Parsing module <DFlop>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\AdderSubtractor32x32.v" into library work
Parsing module <AdderSubtractor32x32>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ActiveLamps.v" into library work
Parsing module <ActiveLamps>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\TemperatureCalculator.v" into library work
Parsing module <TemperatureCalculator>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\MemoryUnit.v" into library work
Parsing module <MemoryUnit>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\LightingSystem.v" into library work
Parsing module <LightingSystem>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\LightDance.v" into library work
Parsing module <LightDance>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\GasDetectorSensor.v" into library work
Parsing module <GasDetectorSensor>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\CoolHeatSystem.v" into library work
Parsing module <CoolHeatSystem>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\SmartHomeSystem.v" into library work
Parsing module <SmartHomeSystem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SmartHomeSystem>.

Elaborating module <TemperatureCalculator>.

Elaborating module <Multiplier8x8>.

Elaborating module <Multiplier16x16>.

Elaborating module <AdderSubtractor32x32>.

Elaborating module <AddSub1B>.

Elaborating module <GasDetectorSensor>.

Elaborating module <CoolHeatSystem>.

Elaborating module <ModePower>.
WARNING:HDLCompiler:413 - "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ModePower.v" Line 34: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <FanSpeed>.
WARNING:HDLCompiler:413 - "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\FanSpeed.v" Line 38: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <LightingSystem>.

Elaborating module <ActiveLamps>.
WARNING:HDLCompiler:91 - "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ActiveLamps.v" Line 35: Signal <lenght> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ActiveLamps.v" Line 39: Signal <ulight> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <LampState>.

Elaborating module <WindowShadeDegree>.
WARNING:HDLCompiler:91 - "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\WindowShadeDegree.v" Line 38: Signal <ulight> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <LightDance>.

Elaborating module <DFlop>.

Elaborating module <ControlUnit>.

Elaborating module <PassCheckUnit>.
WARNING:HDLCompiler:91 - "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ControlUnit.v" Line 55: Signal <equal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ControlUnit.v" Line 81: Signal <configin> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <MemoryUnit>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SmartHomeSystem>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\SmartHomeSystem.v".
    Summary:
	no macro.
Unit <SmartHomeSystem> synthesized.

Synthesizing Unit <TemperatureCalculator>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\TemperatureCalculator.v".
    Summary:
	no macro.
Unit <TemperatureCalculator> synthesized.

Synthesizing Unit <Multiplier8x8>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\Multiplier8x8.v".
    Found 8x8-bit multiplier for signal <P> created at line 28.
    Summary:
	inferred   1 Multiplier(s).
Unit <Multiplier8x8> synthesized.

Synthesizing Unit <Multiplier16x16>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\Multiplier16x16.v".
    Found 16x16-bit multiplier for signal <P> created at line 26.
    Summary:
	inferred   1 Multiplier(s).
Unit <Multiplier16x16> synthesized.

Synthesizing Unit <AdderSubtractor32x32>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\AdderSubtractor32x32.v".
INFO:Xst:3210 - "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\AdderSubtractor32x32.v" line 59: Output port <co> of the instance <a31> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <AdderSubtractor32x32> synthesized.

Synthesizing Unit <AddSub1B>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\AddSub1B.v".
    Summary:
Unit <AddSub1B> synthesized.

Synthesizing Unit <GasDetectorSensor>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\GasDetectorSensor.v".
        S0 = 5'b00000
        S1 = 5'b00001
        S2 = 5'b00010
        S3 = 5'b00011
        S4 = 5'b00100
        S5 = 5'b00101
        S6 = 5'b00110
        S7 = 5'b00111
        S8 = 5'b01000
        S9 = 5'b01001
        S10 = 5'b01010
        S11 = 5'b01011
        S12 = 5'b01100
        S13 = 5'b01101
        S14 = 5'b01110
        S15 = 5'b01111
        S16 = 5'b10000
        S17 = 5'b10001
        S18 = 5'b10010
        S19 = 5'b10011
        S20 = 5'b10100
        S21 = 5'b10101
        S22 = 5'b10110
        S23 = 5'b10111
        S24 = 5'b11000
        S25 = 5'b11001
        S26 = 5'b11010
        S27 = 5'b11011
    Found 5-bit register for signal <prsState1>.
    Found 5-bit register for signal <prsState2>.
    Found 5-bit register for signal <prsState>.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred  18 Latch(s).
Unit <GasDetectorSensor> synthesized.

Synthesizing Unit <CoolHeatSystem>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\CoolHeatSystem.v".
    Summary:
	no macro.
Unit <CoolHeatSystem> synthesized.

Synthesizing Unit <ModePower>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ModePower.v".
    Found 4-bit adder for signal <GND_29_o_GND_29_o_add_3_OUT> created at line 34.
    Found 4-bit adder for signal <GND_29_o_GND_29_o_add_6_OUT> created at line 34.
    Found 4-bit adder for signal <GND_29_o_GND_29_o_add_9_OUT> created at line 34.
    Found 4-bit adder for signal <GND_29_o_GND_29_o_add_12_OUT> created at line 34.
    Found 4-bit adder for signal <GND_29_o_GND_29_o_add_15_OUT> created at line 34.
    Found 4-bit adder for signal <GND_29_o_GND_29_o_add_18_OUT> created at line 34.
    Found 4-bit adder for signal <GND_29_o_GND_29_o_add_21_OUT> created at line 34.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <ModePower> synthesized.

Synthesizing Unit <FanSpeed>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\FanSpeed.v".
    Found 8-bit register for signal <counter>.
    Found 1-bit register for signal <pwm_data>.
    Found 8-bit adder for signal <counter[7]_GND_30_o_add_0_OUT> created at line 38.
    Found 8-bit comparator lessequal for signal <speed[7]_counter[7]_LessThan_3_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <FanSpeed> synthesized.

Synthesizing Unit <LightingSystem>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\LightingSystem.v".
    Summary:
	no macro.
Unit <LightingSystem> synthesized.

Synthesizing Unit <ActiveLamps>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ActiveLamps.v".
WARNING:Xst:647 - Input <lenght<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred   2 Multiplexer(s).
Unit <ActiveLamps> synthesized.

Synthesizing Unit <LampState>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\LampState.v".
    Found 4-bit comparator lessequal for signal <GND_37_o_active_lights[3]_LessThan_1_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_37_o_active_lights[3]_LessThan_2_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_37_o_active_lights[3]_LessThan_5_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_37_o_active_lights[3]_LessThan_8_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_37_o_active_lights[3]_LessThan_11_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_37_o_active_lights[3]_LessThan_14_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_37_o_active_lights[3]_LessThan_17_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_37_o_active_lights[3]_LessThan_20_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_33_o_active_lights[3]_LessThan_23_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_33_o_active_lights[3]_LessThan_26_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_33_o_active_lights[3]_LessThan_29_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_33_o_active_lights[3]_LessThan_32_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_33_o_active_lights[3]_LessThan_35_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_33_o_active_lights[3]_LessThan_38_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_33_o_active_lights[3]_LessThan_41_o> created at line 29
    Summary:
	inferred  15 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <LampState> synthesized.

Synthesizing Unit <WindowShadeDegree>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\WindowShadeDegree.v".
    Summary:
	inferred   5 Multiplexer(s).
Unit <WindowShadeDegree> synthesized.

Synthesizing Unit <LightDance>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\LightDance.v".
    Summary:
Unit <LightDance> synthesized.

Synthesizing Unit <DFlop>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\DFlop.v".
    Found 1-bit register for signal <dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFlop> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\ControlUnit.v".
        AAA = 3'b001
        BBB = 3'b010
        CCC = 3'b011
        DDD = 3'b100
        EEE = 3'b101
        FFF = 3'b111
    Found 1-bit register for signal <prsState<2>>.
    Found 1-bit register for signal <prsState<1>>.
    Found 1-bit register for signal <prsState<0>>.
    Found 1-bit 3-to-1 multiplexer for signal <_n0075> created at line 50.
    Found 1-bit 3-to-1 multiplexer for signal <_n0089> created at line 50.
    Found 1-bit 3-to-1 multiplexer for signal <_n0096> created at line 50.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nxtState<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <configout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <write_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred  39 Latch(s).
	inferred   5 Multiplexer(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <PassCheckUnit>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\PassCheckUnit.v".
    Found 2-bit comparator equal for signal <equal> created at line 29
    Summary:
	inferred   1 Comparator(s).
Unit <PassCheckUnit> synthesized.

Synthesizing Unit <MemoryUnit>.
    Related source file is "C:\Users\dr. Behnam\Downloads\SmartHomeSystem\MemoryUnit.v".
    Found 35-bit register for signal <dout>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <MemoryUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 12
 35-bit register                                       : 1
 5-bit register                                        : 3
 8-bit register                                        : 1
# Latches                                              : 61
 1-bit latch                                           : 61
# Comparators                                          : 17
 2-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 15
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 3-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 101
 1-bit xor2                                            : 101

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
WARNING:Xst:2677 - Node <configout_20> of sequential type is unconnected in block <c2>.
WARNING:Xst:2677 - Node <configout_21> of sequential type is unconnected in block <c2>.
WARNING:Xst:2677 - Node <dout_20> of sequential type is unconnected in block <m1>.
WARNING:Xst:2677 - Node <dout_21> of sequential type is unconnected in block <m1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 7
 8-bit adder                                           : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 17
 2-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 15
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 3-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 14
 4-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 101
 1-bit xor2                                            : 101

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MemoryUnit> ...

Optimizing unit <SmartHomeSystem> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <AdderSubtractor32x32> ...

Optimizing unit <FanSpeed> ...

Optimizing unit <ModePower> ...

Optimizing unit <ActiveLamps> ...

Optimizing unit <LampState> ...

Optimizing unit <GasDetectorSensor> ...

Optimizing unit <LightDance> ...
WARNING:Xst:2677 - Node <c2/configout_20> of sequential type is unconnected in block <SmartHomeSystem>.
WARNING:Xst:2677 - Node <c2/configout_21> of sequential type is unconnected in block <SmartHomeSystem>.
WARNING:Xst:2677 - Node <m1/dout_21> of sequential type is unconnected in block <SmartHomeSystem>.
WARNING:Xst:2677 - Node <m1/dout_20> of sequential type is unconnected in block <SmartHomeSystem>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SmartHomeSystem, actual ratio is 0.
Latch l1/a1/active_lights_3 has been replicated 2 time(s) to handle iob=true attribute.
Latch l1/a1/active_lights_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch l1/a1/active_lights_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch l1/a1/active_lights_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c2/prsState_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c2/prsState_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop c2/prsState_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SmartHomeSystem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 158
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 8
#      LUT3                        : 16
#      LUT4                        : 33
#      LUT5                        : 22
#      LUT6                        : 73
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 135
#      FDC                         : 35
#      FDCE                        : 33
#      FDP                         : 2
#      FDSE                        : 1
#      LD                          : 21
#      LD_1                        : 1
#      LDC                         : 9
#      LDCE                        : 33
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 176
#      IBUF                        : 100
#      OBUF                        : 76
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:              91  out of  126800     0%  
 Number of Slice LUTs:                  154  out of  63400     0%  
    Number used as Logic:               154  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    188
   Number with an unused Flip Flop:      97  out of    188    51%  
   Number with an unused LUT:            34  out of    188    18%  
   Number of fully used LUT-FF pairs:    57  out of    188    30%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                         179
 Number of bonded IOBs:                 177  out of    210    84%  
    IOB Flip Flops/Latches:              44

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                      2  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)         | Load  |
-------------------------------------------------------------------------------------+-------------------------------+-------+
clk                                                                                  | BUFGP                         | 71    |
c2/prsState[0]_PWR_39_o_Select_11_o(c2/Mmux_prsState[0]_PWR_39_o_Select_11_o11:O)    | NONE(*)(c2/nxtState_0)        | 3     |
arst                                                                                 | IBUF+BUFG                     | 1     |
c2/Mmux_prsState[0]_PWR_37_o_MUX_107_o11(c2/Mmux_prsState[0]_PWR_37_o_MUX_107_o111:O)| BUFG(*)(c2/configout_1)       | 33    |
l1/a1/tcode[3]_tcode[3]_OR_126_o(l1/a1/tcode[3]_tcode[3]_OR_126_o2:O)                | NONE(*)(l1/a1/active_lights_1)| 4     |
l1/a1/tcode[3]_tcode[3]_OR_126_o1(l1/a1/tcode[3]_tcode[3]_OR_126_o11:O)              | NONE(*)(l1/a1/active_lights_2)| 5     |
g1/_n0167(g1/out11:O)                                                                | NONE(*)(g1/nxtState2_0)       | 5     |
g1/_n0166(g1/out1:O)                                                                 | NONE(*)(g1/nxtState1_0)       | 5     |
g1/_n0165(g1/out21:O)                                                                | NONE(*)(g1/nxtState_0)        | 5     |
g1/prsState2[4]_PWR_23_o_Select_126_o(g1/prsState2[4]_PWR_23_o_Select_126_o1:O)      | NONE(*)(g1/dout_2)            | 1     |
g1/prsState1[4]_PWR_24_o_Select_128_o(g1/prsState1[4]_PWR_24_o_Select_128_o1:O)      | NONE(*)(g1/dout_1)            | 1     |
g1/prsState[4]_PWR_25_o_Select_130_o(g1/prsState[4]_PWR_25_o_Select_130_o:O)         | NONE(*)(g1/dout_0)            | 1     |
-------------------------------------------------------------------------------------+-------------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.600ns (Maximum Frequency: 384.556MHz)
   Minimum input arrival time before clock: 2.208ns
   Maximum output required time after clock: 18.256ns
   Maximum combinational path delay: 14.476ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.600ns (frequency: 384.556MHz)
  Total number of paths / destination ports: 146 / 18
-------------------------------------------------------------------------
Delay:               2.600ns (Levels of Logic = 4)
  Source:            c1/fans/counter_4 (FF)
  Destination:       c1/fans/pwm_data (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c1/fans/counter_4 to c1/fans/pwm_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.760  c1/fans/counter_4 (c1/fans/counter_4)
     LUT5:I0->O            5   0.097   0.462  c1/fans/Madd_counter[7]_GND_30_o_add_0_OUT_xor<4>11 (c1/fans/counter[7]_GND_30_o_add_0_OUT<4>)
     LUT6:I4->O            1   0.097   0.000  c1/fans/speed[7]_INV_11_o12_SW1_G (N18)
     MUXF7:I1->O           1   0.279   0.439  c1/fans/speed[7]_INV_11_o12_SW1 (N13)
     LUT5:I3->O            1   0.097   0.000  c1/fans/speed[7]_INV_11_o21 (c1/fans/speed[7]_INV_11_o)
     FDSE:D                    0.008          c1/fans/pwm_data
    ----------------------------------------
    Total                      2.600ns (0.939ns logic, 1.661ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 103 / 81
-------------------------------------------------------------------------
Offset:              2.208ns (Levels of Logic = 3)
  Source:            arst (PAD)
  Destination:       c1/fans/pwm_data (FF)
  Destination Clock: clk rising

  Data Path: arst to c1/fans/pwm_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   0.001   0.885  arst_IBUF (arst_IBUF)
     LUT5:I0->O            1   0.097   0.439  c1/fans/_n0017_SW0 (N2)
     LUT6:I4->O            1   0.097   0.339  c1/fans/_n0017 (c1/fans/_n0017)
     FDSE:S                    0.349          c1/fans/pwm_data
    ----------------------------------------
    Total                      2.208ns (0.544ns logic, 1.664ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c2/prsState[0]_PWR_39_o_Select_11_o'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              1.255ns (Levels of Logic = 3)
  Source:            password<0> (PAD)
  Destination:       c2/nxtState_1 (LATCH)
  Destination Clock: c2/prsState[0]_PWR_39_o_Select_11_o falling

  Data Path: password<0> to c2/nxtState_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.444  password_0_IBUF (password_0_IBUF)
     LUT2:I0->O            1   0.097   0.616  c2/Mmux__n00891_SW0 (N01)
     LUT6:I2->O            1   0.097   0.000  c2/Mmux__n00891 (c2/_n0089)
     LD:D                     -0.028          c2/nxtState_1
    ----------------------------------------
    Total                      1.255ns (0.195ns logic, 1.060ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'arst'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.583ns (Levels of Logic = 2)
  Source:            confirm (PAD)
  Destination:       c2/write_en (LATCH)
  Destination Clock: arst rising

  Data Path: confirm to c2/write_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.485  confirm_IBUF (confirm_IBUF)
     LUT4:I3->O            1   0.097   0.000  c2/Mmux_prsState[0]_PWR_37_o_MUX_107_o12 (c2/prsState[0]_PWR_37_o_MUX_107_o)
     LD_1:D                   -0.028          c2/write_en
    ----------------------------------------
    Total                      0.583ns (0.098ns logic, 0.485ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c2/Mmux_prsState[0]_PWR_37_o_MUX_107_o11'
  Total number of paths / destination ports: 99 / 99
-------------------------------------------------------------------------
Offset:              0.831ns (Levels of Logic = 1)
  Source:            arst (PAD)
  Destination:       c2/configout_1 (LATCH)
  Destination Clock: c2/Mmux_prsState[0]_PWR_37_o_MUX_107_o11 falling

  Data Path: arst to c2/configout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           100   0.001   0.481  arst_IBUF (arst_IBUF)
     LDCE:CLR                  0.349          c2/configout_33
    ----------------------------------------
    Total                      0.831ns (0.350ns logic, 0.481ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'l1/a1/tcode[3]_tcode[3]_OR_126_o'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              1.469ns (Levels of Logic = 2)
  Source:            tcode<2> (PAD)
  Destination:       l1/a1/active_lights_1 (LATCH)
  Destination Clock: l1/a1/tcode[3]_tcode[3]_OR_126_o falling

  Data Path: tcode<2> to l1/a1/active_lights_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.666  tcode_2_IBUF (tcode_2_IBUF)
     LUT4:I0->O            4   0.097   0.356  l1/a1/tcode[3]_tcode[3]_OR_123_o1 (l1/a1/tcode[3]_tcode[3]_OR_123_o)
     LDC:CLR                   0.349          l1/a1/active_lights_0
    ----------------------------------------
    Total                      1.469ns (0.447ns logic, 1.022ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'l1/a1/tcode[3]_tcode[3]_OR_126_o1'
  Total number of paths / destination ports: 20 / 5
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            tcode<3> (PAD)
  Destination:       l1/a1/active_lights_2 (LATCH)
  Destination Clock: l1/a1/tcode[3]_tcode[3]_OR_126_o1 falling

  Data Path: tcode<3> to l1/a1/active_lights_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.666  tcode_3_IBUF (tcode_3_IBUF)
     LUT4:I0->O            5   0.097   0.362  l1/a1/tcode[3]_tcode[3]_OR_124_o1 (l1/a1/tcode[3]_tcode[3]_OR_124_o)
     LDC:CLR                   0.349          l1/a1/active_lights_3
    ----------------------------------------
    Total                      1.475ns (0.447ns logic, 1.028ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'g1/_n0167'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.946ns (Levels of Logic = 2)
  Source:            gds_din (PAD)
  Destination:       g1/nxtState2_1 (LATCH)
  Destination Clock: g1/_n0167 falling

  Data Path: gds_din to g1/nxtState2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.001   0.848  gds_din_IBUF (gds_din_IBUF)
     LUT6:I0->O            1   0.097   0.000  g1/prsState2[4]_GND_9_o_Select_109_o<1>1 (g1/prsState2[4]_GND_9_o_Select_109_o)
     LD:D                     -0.028          g1/nxtState2_1
    ----------------------------------------
    Total                      0.946ns (0.098ns logic, 0.848ns route)
                                       (10.4% logic, 89.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'g1/_n0166'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.764ns (Levels of Logic = 2)
  Source:            gds_din (PAD)
  Destination:       g1/nxtState1_1 (LATCH)
  Destination Clock: g1/_n0166 falling

  Data Path: gds_din to g1/nxtState1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.001   0.666  gds_din_IBUF (gds_din_IBUF)
     LUT6:I3->O            1   0.097   0.000  g1/prsState1[4]_GND_9_o_Select_75_o<1>1 (g1/prsState1[4]_GND_9_o_Select_75_o)
     LD:D                     -0.028          g1/nxtState1_1
    ----------------------------------------
    Total                      0.764ns (0.098ns logic, 0.666ns route)
                                       (12.8% logic, 87.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'g1/_n0165'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.946ns (Levels of Logic = 2)
  Source:            gds_din (PAD)
  Destination:       g1/nxtState_3 (LATCH)
  Destination Clock: g1/_n0165 falling

  Data Path: gds_din to g1/nxtState_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.001   0.848  gds_din_IBUF (gds_din_IBUF)
     LUT6:I0->O            1   0.097   0.000  g1/prsState[4]_GND_9_o_Select_31_o<3>1 (g1/prsState[4]_GND_9_o_Select_31_o)
     LD:D                     -0.028          g1/nxtState_3
    ----------------------------------------
    Total                      0.946ns (0.098ns logic, 0.848ns route)
                                       (10.4% logic, 89.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'g1/prsState2[4]_PWR_23_o_Select_126_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            g1/dout_2 (LATCH)
  Destination:       gds_dout<2> (PAD)
  Source Clock:      g1/prsState2[4]_PWR_23_o_Select_126_o falling

  Data Path: g1/dout_2 to gds_dout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  g1/dout_2 (g1/dout_2)
     OBUF:I->O                 0.000          gds_dout_2_OBUF (gds_dout<2>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'g1/prsState1[4]_PWR_24_o_Select_128_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            g1/dout_1 (LATCH)
  Destination:       gds_dout<1> (PAD)
  Source Clock:      g1/prsState1[4]_PWR_24_o_Select_128_o falling

  Data Path: g1/dout_1 to gds_dout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  g1/dout_1 (g1/dout_1)
     OBUF:I->O                 0.000          gds_dout_1_OBUF (gds_dout<1>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'g1/prsState[4]_PWR_25_o_Select_130_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            g1/dout_0 (LATCH)
  Destination:       gds_dout<0> (PAD)
  Source Clock:      g1/prsState[4]_PWR_25_o_Select_130_o falling

  Data Path: g1/dout_0 to gds_dout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  g1/dout_0 (g1/dout_0)
     OBUF:I->O                 0.000          gds_dout_0_OBUF (gds_dout<0>)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 129877 / 53
-------------------------------------------------------------------------
Offset:              18.256ns (Levels of Logic = 18)
  Source:            m1/dout_7 (FF)
  Destination:       tempc<31> (PAD)
  Source Clock:      clk rising

  Data Path: m1/dout_7 to tempc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.344  m1/dout_7 (m1/dout_7)
     DSP48E1:A7->P15       1   3.230   0.339  t1/mu88/Mmult_P (t1/ref2<15>)
     DSP48E1:B15->P7       2   3.076   0.621  t1/mu1616/Mmult_P (t1/out16x16<7>)
     LUT5:I1->O            4   0.097   0.588  t1/add32/a1/co1 (t1/add32/co<1>)
     LUT4:I1->O            2   0.097   0.621  t1/add32/a2/co1 (t1/add32/co<2>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a4/co1 (t1/add32/co<4>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a6/co1 (t1/add32/co<6>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a8/co1 (t1/add32/co<8>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a10/co1 (t1/add32/co<10>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a12/co1 (t1/add32/co<12>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a14/co1 (t1/add32/co<14>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a16/co1 (t1/add32/co<16>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a18/co1 (t1/add32/co<18>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a20/co1 (t1/add32/co<20>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a22/co1 (t1/add32/co<22>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a24/co1 (t1/add32/co<24>)
     LUT6:I2->O            4   0.097   0.372  t1/add32/a27/co1 (t1/add32/co<27>)
     LUT4:I3->O            1   0.097   0.339  t1/add32/a29/Mxor_s_xo<0>1 (tempc_29_OBUF)
     OBUF:I->O                 0.000          tempc_29_OBUF (tempc<29>)
    ----------------------------------------
    Total                     18.256ns (8.122ns logic, 10.134ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'l1/a1/tcode[3]_tcode[3]_OR_126_o1'
  Total number of paths / destination ports: 31 / 17
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            l1/a1/active_lights_2 (LATCH)
  Destination:       lightstate<12> (PAD)
  Source Clock:      l1/a1/tcode[3]_tcode[3]_OR_126_o1 falling

  Data Path: l1/a1/active_lights_2 to lightstate<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             14   0.472   0.688  l1/a1/active_lights_2 (l1/a1/active_lights_2)
     LUT4:I0->O            1   0.097   0.339  l1/l1/Mmux_lights_state41 (lightstate_12_OBUF)
     OBUF:I->O                 0.000          lightstate_12_OBUF (lightstate<12>)
    ----------------------------------------
    Total                      1.597ns (0.569ns logic, 1.028ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'l1/a1/tcode[3]_tcode[3]_OR_126_o'
  Total number of paths / destination ports: 22 / 14
-------------------------------------------------------------------------
Offset:              1.563ns (Levels of Logic = 2)
  Source:            l1/a1/active_lights_0 (LATCH)
  Destination:       lightstate<14> (PAD)
  Source Clock:      l1/a1/tcode[3]_tcode[3]_OR_126_o falling

  Data Path: l1/a1/active_lights_0 to lightstate<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              8   0.472   0.655  l1/a1/active_lights_0 (l1/a1/active_lights_0)
     LUT4:I0->O            1   0.097   0.339  l1/l1/Mmux_lights_state81 (lightstate_2_OBUF)
     OBUF:I->O                 0.000          lightstate_2_OBUF (lightstate<2>)
    ----------------------------------------
    Total                      1.563ns (0.569ns logic, 0.994ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8428 / 36
-------------------------------------------------------------------------
Delay:               14.476ns (Levels of Logic = 18)
  Source:            adc_data<14> (PAD)
  Destination:       tempc<31> (PAD)

  Data Path: adc_data<14> to tempc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  adc_data_14_IBUF (adc_data_14_IBUF)
     DSP48E1:A14->P7       2   3.230   0.621  t1/mu1616/Mmult_P (t1/out16x16<7>)
     LUT5:I1->O            4   0.097   0.588  t1/add32/a1/co1 (t1/add32/co<1>)
     LUT4:I1->O            2   0.097   0.621  t1/add32/a2/co1 (t1/add32/co<2>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a4/co1 (t1/add32/co<4>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a6/co1 (t1/add32/co<6>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a8/co1 (t1/add32/co<8>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a10/co1 (t1/add32/co<10>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a12/co1 (t1/add32/co<12>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a14/co1 (t1/add32/co<14>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a16/co1 (t1/add32/co<16>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a18/co1 (t1/add32/co<18>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a20/co1 (t1/add32/co<20>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a22/co1 (t1/add32/co<22>)
     LUT6:I2->O            3   0.097   0.628  t1/add32/a24/co1 (t1/add32/co<24>)
     LUT6:I2->O            4   0.097   0.372  t1/add32/a27/co1 (t1/add32/co<27>)
     LUT4:I3->O            1   0.097   0.339  t1/add32/a29/Mxor_s_xo<0>1 (tempc_29_OBUF)
     OBUF:I->O                 0.000          tempc_29_OBUF (tempc<29>)
    ----------------------------------------
    Total                     14.476ns (4.686ns logic, 9.790ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock arst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.086|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock c2/prsState[0]_PWR_39_o_Select_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
arst                                    |    1.039|         |         |         |
c2/Mmux_prsState[0]_PWR_37_o_MUX_107_o11|         |    0.819|         |         |
c2/prsState[0]_PWR_39_o_Select_11_o     |         |    0.824|         |         |
clk                                     |    2.600|         |         |         |
g1/_n0165                               |         |    0.819|         |         |
g1/_n0166                               |         |    0.819|         |         |
g1/_n0167                               |         |    0.819|         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock g1/_n0165
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.250|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g1/_n0166
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.250|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g1/_n0167
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.250|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g1/prsState1[4]_PWR_24_o_Select_128_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.240|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g1/prsState2[4]_PWR_23_o_Select_126_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.240|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g1/prsState[4]_PWR_25_o_Select_130_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.240|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock l1/a1/tcode[3]_tcode[3]_OR_126_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.216|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock l1/a1/tcode[3]_tcode[3]_OR_126_o1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.717|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 66.00 secs
Total CPU time to Xst completion: 66.41 secs
 
--> 

Total memory usage is 785020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :    2 (   0 filtered)

