Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 8FCAF1B0ECA
	for <lists+amd-gfx@lfdr.de>; Mon, 20 Apr 2020 16:45:40 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 1D0226E5AE;
	Mon, 20 Apr 2020 14:45:39 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM12-DM6-obe.outbound.protection.outlook.com
 (mail-dm6nam12on2060c.outbound.protection.outlook.com
 [IPv6:2a01:111:f400:fe59::60c])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 11E026E5AE
 for <amd-gfx@lists.freedesktop.org>; Mon, 20 Apr 2020 14:45:38 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=LqAqbkAOygR7W6i44nif1wxoPZk2Fac4Nqllf69f3h57nFC7dfqmJpd/k/vfM2/MZKVBL5j0mDbL2CtvcILx66G1owwTU66l5NZD/nLVTY4m4BDnqXWCoLxTRqWUsxcjusLTpLRhBchfKHk9TFJIzCcjVV/cIP5+xs5woI4HDgOGXpt69qo7ohOf4ZdhEYTKthjCQzOZE1/hkBa2Z/KxmtbSufX3YsSrs6xfLeQEfbc5tR9LoKNAJkmqRIyU/qDlHzc4DcVutwKt4UXVcds7rA6gG9SNtbTPH+aT0lhRBdJk3ylZO7e8ka4CDSv8zp3xhQfT9aE7HcJNDnF7WNOl/w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=unKK7Otqo72yvDjduHvwVBEqES2XU7oHD+wZPXj3R4U=;
 b=AVrTz1MuKj8mdwaz9fwLgUTda2cAz02qAdffPQDk5RdSyWm42i2y8d2Q4qrrty0ZvHCrPuI3EzB0eY1Nn8MY6vXWy09bPMiiLoEGQ/vGUZe1B09qc+sPfGXINWZrSarDOA1wvxpTyiEwC/cF2TWEjAyslN29mTgy7gdTw7AyLQrjQkRtPl5i6nRo56B8QI0j1DMOciHPIq3eLbpWRdoJGWMni5aGGUxVD35Wb+rBIzr5XDVym4beu3pUFeBdfKmg6rrJbsVR22AwfoIa7co+alUI6fnTP69KjBADNg6ebV3dAifvs0HK4unVlKbv0gIp5TfvdJWOGaukq+4dG+Z1iw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=unKK7Otqo72yvDjduHvwVBEqES2XU7oHD+wZPXj3R4U=;
 b=LcL5aHLwdSu1oy/CsuNFvWxvFs7FksLF2VEwQk4Pq2llwzgLhm2RpSrj1ym0CsSq2xBajx+s2MECKxDcN8CJoXmCy8h6bER7b+gzrs0/j9kcaX9DQd+JMkFCQG5DPnDkBHZ+6be2Tj2v0/K69+OTVdI2WUYmSwcXnXxBh51zbOA=
Authentication-Results: spf=none (sender IP is )
 smtp.mailfrom=Luben.Tuikov@amd.com; 
Received: from DM6PR12MB3355.namprd12.prod.outlook.com (2603:10b6:5:115::26)
 by DM6PR12MB2762.namprd12.prod.outlook.com (2603:10b6:5:45::15) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2921.29; Mon, 20 Apr
 2020 14:45:35 +0000
Received: from DM6PR12MB3355.namprd12.prod.outlook.com
 ([fe80::cd6e:7536:4dbb:aa85]) by DM6PR12MB3355.namprd12.prod.outlook.com
 ([fe80::cd6e:7536:4dbb:aa85%5]) with mapi id 15.20.2921.027; Mon, 20 Apr 2020
 14:45:35 +0000
Subject: Re: [PATCH 3/8] drm/amdgpu: retire unused check_fw_loading status
To: Hawking Zhang <Hawking.Zhang@amd.com>, amd-gfx@lists.freedesktop.org,
 Alex Deucher <alexander.deucher@amd.com>,
 John Clements <john.clements@amd.com>, Guchun Chen <Guchun.Chen@amd.com>
References: <1587377804-3836-1-git-send-email-Hawking.Zhang@amd.com>
 <1587377804-3836-4-git-send-email-Hawking.Zhang@amd.com>
From: Luben Tuikov <luben.tuikov@amd.com>
Message-ID: <abee97af-1506-8a38-9852-7684f24ce940@amd.com>
Date: Mon, 20 Apr 2020 10:45:32 -0400
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.7.0
In-Reply-To: <1587377804-3836-4-git-send-email-Hawking.Zhang@amd.com>
Content-Language: en-CA
X-ClientProxiedBy: BN6PR08CA0071.namprd08.prod.outlook.com
 (2603:10b6:404:b9::33) To DM6PR12MB3355.namprd12.prod.outlook.com
 (2603:10b6:5:115::26)
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from localhost.localdomain (165.204.84.11) by
 BN6PR08CA0071.namprd08.prod.outlook.com (2603:10b6:404:b9::33) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2921.27 via Frontend Transport; Mon, 20 Apr 2020 14:45:34 +0000
X-Originating-IP: [165.204.84.11]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: 04ca1983-ed68-4bd6-597c-08d7e5397c15
X-MS-TrafficTypeDiagnostic: DM6PR12MB2762:|DM6PR12MB2762:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DM6PR12MB2762886987C793CE376A486899D40@DM6PR12MB2762.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:158;
X-Forefront-PRVS: 03793408BA
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DM6PR12MB3355.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFTY:;
 SFS:(10009020)(4636009)(346002)(376002)(39860400002)(366004)(136003)(396003)(86362001)(30864003)(81156014)(8676002)(26005)(31696002)(6512007)(8936002)(36756003)(316002)(2906002)(16526019)(5660300002)(186003)(110136005)(44832011)(478600001)(31686004)(2616005)(956004)(53546011)(66946007)(6486002)(52116002)(66556008)(66476007)(6506007)(6636002);
 DIR:OUT; SFP:1101; 
Received-SPF: None (protection.outlook.com: amd.com does not designate
 permitted sender hosts)
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: +gS9gv4ITVW/4fKMJhBoRSVP0vCN5KhnjYCpjpmL6bcmUWCwXfPRyrTNMwBhwQEiEX0aXgNSpBRWxdCCLMdBIt3hq2Z68U1yfp6UwO+q022FeBLD5mAq+47A5tL69cVRR96FX6UmywURkj+pKfvSFPkTtiQkrO/Cboxc+FrpxS1Y9hyY5ObWxntiXydO1wAAjyhHXcRy6xpMX6FMkgXXYPATFYElpXhdO6WYHU9pO01AtP2AN5sH9DVFGyQKJSPSVcdoDlroA1TEvYpGH8BD0MkI3StDz0NH5gEiAXZYpuh62ese0puLmDzjivTun8TzdYjV17ozjLBkYPpMR9n0r0mC8PFIpthNhx5vOGyi9ecyw3S0YXE343zKpXLSUcwlhcOg66JEz7yyP5EZGconqgWduh9HpFfH/kQTj+6wqDnc9onZQqtKcufS5u6Cl+AA
X-MS-Exchange-AntiSpam-MessageData: x8aWb3/QVNgiGBzRfE89ZMPY//COYxQCpMNhBs5QNjWvkdAZ6xoCCDVwpGWZ0+T7mqM+T4oBivowaVDjh3HUY8JdGoxmqgN45eqUhqIyjmA21j7vHSbfX1bP+32PH9VGjk/LYuxxUj+Es7QlCdKnLQUh1/GnbPGRTmvbiLita/V1xQfj+EbsXNryH+w58nDK6eRoo60Paz9qUrisEWtfmhXo+cv2Ohv/f2C25Hk/0VsK6cMdNU0dXCn4S9TimM9gviauKiyvAAKT6Yt2XpnlID4EYcRAWe84tceRoIQ6EAY1NsnV/TTnLbjkO7JYbskI02MiPz2EO4hL5PxkRs3owUNSArGOKzRgh3Wzx5jkqlc0HJgR37ofyzISjeDESjSrt2Pcx8Y74uy4mHrUbnev/mgmIy+3kWSirSNUgbDUC1Ti3mzs0PVCIpy6K2JRpMra0yUUG6ZZRZmEDSMIyLtOZD35EBZm9WLLmpuUo3RO5aqZh7mdn6vYXRTdtSvFmVrAbhyzbBaYU+A1frS5AfnQgumv15vh1mM1E9W0BP8/AHpf+xbifrpdP62K2eEcMqWoDHykRXfGvOYAnuMvHrmc7cUQQvJKQwOUZ0wbPH6/Z9LXiJ6IOp4s64Mkmo77w+9RAFxdAEek50g/3c/7VKwO/ubHKAjjToXuKYdUlJMDmhUXGmez4ypNK/CE+uWKPl1FmLcgTJFt2GhbacPe0x++TKuVw3LIyHVZIWke1oGzq+n26JEVa59guen3xuMgaWyihUVdjDku32AxDlANjMjcDUNjBFCAh7Sq2rS+ufdCU3w=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 04ca1983-ed68-4bd6-597c-08d7e5397c15
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Apr 2020 14:45:35.7463 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: VQMP5+1P6B94LuZLVqnHV7jpzJe8SXUqkFgS44J9Kuu2iLEW9eUtBI6kmoyZwUd5
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB2762
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On 2020-04-20 6:16 a.m., Hawking Zhang wrote:
> It is not allowed to read out engine sram via registers
> to check the fw loading status.
> 

Who or what is "It"--do you mean "The driver"?

Abbreviations should be capitalized: SRAM, ASIC, etc.

Regards,
Luben

> Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
> ---
>  drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c |  34 --------
>  drivers/gpu/drm/amd/amdgpu/amdgpu_psp.h |   7 --
>  drivers/gpu/drm/amd/amdgpu/psp_v10_0.c  | 124 -----------------------------
>  drivers/gpu/drm/amd/amdgpu/psp_v11_0.c  | 133 --------------------------------
>  drivers/gpu/drm/amd/amdgpu/psp_v12_0.c  | 123 -----------------------------
>  drivers/gpu/drm/amd/amdgpu/psp_v3_1.c   | 123 -----------------------------
>  6 files changed, 544 deletions(-)
> 
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c
> index 901ee79..7797065 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c
> @@ -37,8 +37,6 @@
>  
>  #include "amdgpu_ras.h"
>  
> -static void psp_set_funcs(struct amdgpu_device *adev);
> -
>  static int psp_sysfs_init(struct amdgpu_device *adev);
>  static void psp_sysfs_fini(struct amdgpu_device *adev);
>  
> @@ -82,8 +80,6 @@ static int psp_early_init(void *handle)
>  	struct amdgpu_device *adev = (struct amdgpu_device *)handle;
>  	struct psp_context *psp = &adev->psp;
>  
> -	psp_set_funcs(adev);
> -
>  	switch (adev->asic_type) {
>  	case CHIP_VEGA10:
>  	case CHIP_VEGA12:
> @@ -1487,11 +1483,6 @@ static int psp_np_fw_load(struct psp_context *psp)
>  				return ret;
>  			}
>  		}
> -#if 0
> -		/* check if firmware loaded sucessfully */
> -		if (!amdgpu_psp_check_fw_loading_status(adev, i))
> -			return -EINVAL;
> -#endif
>  	}
>  
>  	return 0;
> @@ -1849,21 +1840,6 @@ int psp_ring_cmd_submit(struct psp_context *psp,
>  	return 0;
>  }
>  
> -static bool psp_check_fw_loading_status(struct amdgpu_device *adev,
> -					enum AMDGPU_UCODE_ID ucode_type)
> -{
> -	struct amdgpu_firmware_info *ucode = NULL;
> -
> -	if (!adev->firmware.fw_size)
> -		return false;
> -
> -	ucode = &adev->firmware.ucode[ucode_type];
> -	if (!ucode->fw || !ucode->ucode_size)
> -		return false;
> -
> -	return psp_compare_sram_data(&adev->psp, ucode, ucode_type);
> -}
> -
>  static int psp_set_clockgating_state(void *handle,
>  				     enum amd_clockgating_state state)
>  {
> @@ -2000,16 +1976,6 @@ static void psp_sysfs_fini(struct amdgpu_device *adev)
>  	device_remove_file(adev->dev, &dev_attr_usbc_pd_fw);
>  }
>  
> -static const struct amdgpu_psp_funcs psp_funcs = {
> -	.check_fw_loading_status = psp_check_fw_loading_status,
> -};
> -
> -static void psp_set_funcs(struct amdgpu_device *adev)
> -{
> -	if (NULL == adev->firmware.funcs)
> -		adev->firmware.funcs = &psp_funcs;
> -}
> -
>  const struct amdgpu_ip_block_version psp_v3_1_ip_block =
>  {
>  	.type = AMD_IP_BLOCK_TYPE_PSP,
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.h
> index 65a7d0a..f8b1f03 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.h
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.h
> @@ -93,9 +93,6 @@ struct psp_funcs
>  			    enum psp_ring_type ring_type);
>  	int (*ring_destroy)(struct psp_context *psp,
>  			    enum psp_ring_type ring_type);
> -	bool (*compare_sram_data)(struct psp_context *psp,
> -				  struct amdgpu_firmware_info *ucode,
> -				  enum AMDGPU_UCODE_ID ucode_type);
>  	bool (*smu_reload_quirk)(struct psp_context *psp);
>  	int (*mode1_reset)(struct psp_context *psp);
>  	int (*xgmi_get_node_id)(struct psp_context *psp, uint64_t *node_id);
> @@ -307,8 +304,6 @@ struct amdgpu_psp_funcs {
>  #define psp_ring_create(psp, type) (psp)->funcs->ring_create((psp), (type))
>  #define psp_ring_stop(psp, type) (psp)->funcs->ring_stop((psp), (type))
>  #define psp_ring_destroy(psp, type) ((psp)->funcs->ring_destroy((psp), (type)))
> -#define psp_compare_sram_data(psp, ucode, type) \
> -		(psp)->funcs->compare_sram_data((psp), (ucode), (type))
>  #define psp_init_microcode(psp) \
>  		((psp)->funcs->init_microcode ? (psp)->funcs->init_microcode((psp)) : 0)
>  #define psp_bootloader_load_kdb(psp) \
> @@ -340,8 +335,6 @@ struct amdgpu_psp_funcs {
>  #define psp_mem_training(psp, ops) \
>  	((psp)->funcs->mem_training ? (psp)->funcs->mem_training((psp), (ops)) : 0)
>  
> -#define amdgpu_psp_check_fw_loading_status(adev, i) (adev)->firmware.funcs->check_fw_loading_status((adev), (i))
> -
>  #define psp_ras_trigger_error(psp, info) \
>  	((psp)->funcs->ras_trigger_error ? \
>  	(psp)->funcs->ras_trigger_error((psp), (info)) : -EINVAL)
> diff --git a/drivers/gpu/drm/amd/amdgpu/psp_v10_0.c b/drivers/gpu/drm/amd/amdgpu/psp_v10_0.c
> index 7539104..6e041b7 100644
> --- a/drivers/gpu/drm/amd/amdgpu/psp_v10_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/psp_v10_0.c
> @@ -230,129 +230,6 @@ static int psp_v10_0_ring_destroy(struct psp_context *psp,
>  	return ret;
>  }
>  
> -static int
> -psp_v10_0_sram_map(struct amdgpu_device *adev,
> -		   unsigned int *sram_offset, unsigned int *sram_addr_reg_offset,
> -		   unsigned int *sram_data_reg_offset,
> -		   enum AMDGPU_UCODE_ID ucode_id)
> -{
> -	int ret = 0;
> -
> -	switch(ucode_id) {
> -/* TODO: needs to confirm */
> -#if 0
> -	case AMDGPU_UCODE_ID_SMC:
> -		*sram_offset = 0;
> -		*sram_addr_reg_offset = 0;
> -		*sram_data_reg_offset = 0;
> -		break;
> -#endif
> -
> -	case AMDGPU_UCODE_ID_CP_CE:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_PFP:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_ME:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_MEC1:
> -		*sram_offset = 0x10000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_MEC2:
> -		*sram_offset = 0x10000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_RLC_G:
> -		*sram_offset = 0x2000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_SDMA0:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA);
> -		break;
> -
> -/* TODO: needs to confirm */
> -#if 0
> -	case AMDGPU_UCODE_ID_SDMA1:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -
> -	case AMDGPU_UCODE_ID_UVD:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -
> -	case AMDGPU_UCODE_ID_VCE:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -#endif
> -
> -	case AMDGPU_UCODE_ID_MAXIMUM:
> -	default:
> -		ret = -EINVAL;
> -		break;
> -	}
> -
> -	return ret;
> -}
> -
> -static bool psp_v10_0_compare_sram_data(struct psp_context *psp,
> -					struct amdgpu_firmware_info *ucode,
> -					enum AMDGPU_UCODE_ID ucode_type)
> -{
> -	int err = 0;
> -	unsigned int fw_sram_reg_val = 0;
> -	unsigned int fw_sram_addr_reg_offset = 0;
> -	unsigned int fw_sram_data_reg_offset = 0;
> -	unsigned int ucode_size;
> -	uint32_t *ucode_mem = NULL;
> -	struct amdgpu_device *adev = psp->adev;
> -
> -	err = psp_v10_0_sram_map(adev, &fw_sram_reg_val, &fw_sram_addr_reg_offset,
> -				&fw_sram_data_reg_offset, ucode_type);
> -	if (err)
> -		return false;
> -
> -	WREG32(fw_sram_addr_reg_offset, fw_sram_reg_val);
> -
> -	ucode_size = ucode->ucode_size;
> -	ucode_mem = (uint32_t *)ucode->kaddr;
> -	while (!ucode_size) {
> -		fw_sram_reg_val = RREG32(fw_sram_data_reg_offset);
> -
> -		if (*ucode_mem != fw_sram_reg_val)
> -			return false;
> -
> -		ucode_mem++;
> -		/* 4 bytes */
> -		ucode_size -= 4;
> -	}
> -
> -	return true;
> -}
> -
> -
>  static int psp_v10_0_mode1_reset(struct psp_context *psp)
>  {
>  	DRM_INFO("psp mode 1 reset not supported now! \n");
> @@ -379,7 +256,6 @@ static const struct psp_funcs psp_v10_0_funcs = {
>  	.ring_create = psp_v10_0_ring_create,
>  	.ring_stop = psp_v10_0_ring_stop,
>  	.ring_destroy = psp_v10_0_ring_destroy,
> -	.compare_sram_data = psp_v10_0_compare_sram_data,
>  	.mode1_reset = psp_v10_0_mode1_reset,
>  	.ring_get_wptr = psp_v10_0_ring_get_wptr,
>  	.ring_set_wptr = psp_v10_0_ring_set_wptr,
> diff --git a/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c b/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c
> index 20fbd43..f633577 100644
> --- a/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c
> @@ -554,138 +554,6 @@ static int psp_v11_0_ring_destroy(struct psp_context *psp,
>  	return ret;
>  }
>  
> -static int
> -psp_v11_0_sram_map(struct amdgpu_device *adev,
> -		  unsigned int *sram_offset, unsigned int *sram_addr_reg_offset,
> -		  unsigned int *sram_data_reg_offset,
> -		  enum AMDGPU_UCODE_ID ucode_id)
> -{
> -	int ret = 0;
> -
> -	switch (ucode_id) {
> -/* TODO: needs to confirm */
> -#if 0
> -	case AMDGPU_UCODE_ID_SMC:
> -		*sram_offset = 0;
> -		*sram_addr_reg_offset = 0;
> -		*sram_data_reg_offset = 0;
> -		break;
> -#endif
> -
> -	case AMDGPU_UCODE_ID_CP_CE:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_PFP:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_ME:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_MEC1:
> -		*sram_offset = 0x10000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_MEC2:
> -		*sram_offset = 0x10000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_RLC_G:
> -		*sram_offset = 0x2000;
> -		if (adev->asic_type < CHIP_NAVI10) {
> -			*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_ADDR);
> -			*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
> -		} else {
> -			*sram_addr_reg_offset = adev->reg_offset[GC_HWIP][0][1] + mmRLC_GPM_UCODE_ADDR_NV10;
> -			*sram_data_reg_offset = adev->reg_offset[GC_HWIP][0][1] + mmRLC_GPM_UCODE_DATA_NV10;
> -		}
> -		break;
> -
> -	case AMDGPU_UCODE_ID_SDMA0:
> -		*sram_offset = 0x0;
> -		if (adev->asic_type < CHIP_NAVI10) {
> -			*sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR);
> -			*sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA);
> -		} else {
> -			*sram_addr_reg_offset = adev->reg_offset[GC_HWIP][0][1] + mmSDMA0_UCODE_ADDR_NV10;
> -			*sram_data_reg_offset = adev->reg_offset[GC_HWIP][0][1] + mmSDMA0_UCODE_DATA_NV10;
> -		}
> -		break;
> -
> -/* TODO: needs to confirm */
> -#if 0
> -	case AMDGPU_UCODE_ID_SDMA1:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -
> -	case AMDGPU_UCODE_ID_UVD:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -
> -	case AMDGPU_UCODE_ID_VCE:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -#endif
> -
> -	case AMDGPU_UCODE_ID_MAXIMUM:
> -	default:
> -		ret = -EINVAL;
> -		break;
> -	}
> -
> -	return ret;
> -}
> -
> -static bool psp_v11_0_compare_sram_data(struct psp_context *psp,
> -				       struct amdgpu_firmware_info *ucode,
> -				       enum AMDGPU_UCODE_ID ucode_type)
> -{
> -	int err = 0;
> -	unsigned int fw_sram_reg_val = 0;
> -	unsigned int fw_sram_addr_reg_offset = 0;
> -	unsigned int fw_sram_data_reg_offset = 0;
> -	unsigned int ucode_size;
> -	uint32_t *ucode_mem = NULL;
> -	struct amdgpu_device *adev = psp->adev;
> -
> -	err = psp_v11_0_sram_map(adev, &fw_sram_reg_val, &fw_sram_addr_reg_offset,
> -				&fw_sram_data_reg_offset, ucode_type);
> -	if (err)
> -		return false;
> -
> -	WREG32(fw_sram_addr_reg_offset, fw_sram_reg_val);
> -
> -	ucode_size = ucode->ucode_size;
> -	ucode_mem = (uint32_t *)ucode->kaddr;
> -	while (ucode_size) {
> -		fw_sram_reg_val = RREG32(fw_sram_data_reg_offset);
> -
> -		if (*ucode_mem != fw_sram_reg_val)
> -			return false;
> -
> -		ucode_mem++;
> -		/* 4 bytes */
> -		ucode_size -= 4;
> -	}
> -
> -	return true;
> -}
> -
>  static int psp_v11_0_mode1_reset(struct psp_context *psp)
>  {
>  	int ret;
> @@ -1190,7 +1058,6 @@ static const struct psp_funcs psp_v11_0_funcs = {
>  	.ring_create = psp_v11_0_ring_create,
>  	.ring_stop = psp_v11_0_ring_stop,
>  	.ring_destroy = psp_v11_0_ring_destroy,
> -	.compare_sram_data = psp_v11_0_compare_sram_data,
>  	.mode1_reset = psp_v11_0_mode1_reset,
>  	.xgmi_get_topology_info = psp_v11_0_xgmi_get_topology_info,
>  	.xgmi_set_topology_info = psp_v11_0_xgmi_set_topology_info,
> diff --git a/drivers/gpu/drm/amd/amdgpu/psp_v12_0.c b/drivers/gpu/drm/amd/amdgpu/psp_v12_0.c
> index d3c86a0..42c485b 100644
> --- a/drivers/gpu/drm/amd/amdgpu/psp_v12_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/psp_v12_0.c
> @@ -324,128 +324,6 @@ static int psp_v12_0_ring_destroy(struct psp_context *psp,
>  	return ret;
>  }
>  
> -static int
> -psp_v12_0_sram_map(struct amdgpu_device *adev,
> -		  unsigned int *sram_offset, unsigned int *sram_addr_reg_offset,
> -		  unsigned int *sram_data_reg_offset,
> -		  enum AMDGPU_UCODE_ID ucode_id)
> -{
> -	int ret = 0;
> -
> -	switch (ucode_id) {
> -/* TODO: needs to confirm */
> -#if 0
> -	case AMDGPU_UCODE_ID_SMC:
> -		*sram_offset = 0;
> -		*sram_addr_reg_offset = 0;
> -		*sram_data_reg_offset = 0;
> -		break;
> -#endif
> -
> -	case AMDGPU_UCODE_ID_CP_CE:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_PFP:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_ME:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_MEC1:
> -		*sram_offset = 0x10000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_MEC2:
> -		*sram_offset = 0x10000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_RLC_G:
> -		*sram_offset = 0x2000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_SDMA0:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA);
> -		break;
> -
> -/* TODO: needs to confirm */
> -#if 0
> -	case AMDGPU_UCODE_ID_SDMA1:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -
> -	case AMDGPU_UCODE_ID_UVD:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -
> -	case AMDGPU_UCODE_ID_VCE:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -#endif
> -
> -	case AMDGPU_UCODE_ID_MAXIMUM:
> -	default:
> -		ret = -EINVAL;
> -		break;
> -	}
> -
> -	return ret;
> -}
> -
> -static bool psp_v12_0_compare_sram_data(struct psp_context *psp,
> -				       struct amdgpu_firmware_info *ucode,
> -				       enum AMDGPU_UCODE_ID ucode_type)
> -{
> -	int err = 0;
> -	unsigned int fw_sram_reg_val = 0;
> -	unsigned int fw_sram_addr_reg_offset = 0;
> -	unsigned int fw_sram_data_reg_offset = 0;
> -	unsigned int ucode_size;
> -	uint32_t *ucode_mem = NULL;
> -	struct amdgpu_device *adev = psp->adev;
> -
> -	err = psp_v12_0_sram_map(adev, &fw_sram_reg_val, &fw_sram_addr_reg_offset,
> -				&fw_sram_data_reg_offset, ucode_type);
> -	if (err)
> -		return false;
> -
> -	WREG32(fw_sram_addr_reg_offset, fw_sram_reg_val);
> -
> -	ucode_size = ucode->ucode_size;
> -	ucode_mem = (uint32_t *)ucode->kaddr;
> -	while (ucode_size) {
> -		fw_sram_reg_val = RREG32(fw_sram_data_reg_offset);
> -
> -		if (*ucode_mem != fw_sram_reg_val)
> -			return false;
> -
> -		ucode_mem++;
> -		/* 4 bytes */
> -		ucode_size -= 4;
> -	}
> -
> -	return true;
> -}
> -
>  static int psp_v12_0_mode1_reset(struct psp_context *psp)
>  {
>  	int ret;
> @@ -512,7 +390,6 @@ static const struct psp_funcs psp_v12_0_funcs = {
>  	.ring_create = psp_v12_0_ring_create,
>  	.ring_stop = psp_v12_0_ring_stop,
>  	.ring_destroy = psp_v12_0_ring_destroy,
> -	.compare_sram_data = psp_v12_0_compare_sram_data,
>  	.mode1_reset = psp_v12_0_mode1_reset,
>  	.ring_get_wptr = psp_v12_0_ring_get_wptr,
>  	.ring_set_wptr = psp_v12_0_ring_set_wptr,
> diff --git a/drivers/gpu/drm/amd/amdgpu/psp_v3_1.c b/drivers/gpu/drm/amd/amdgpu/psp_v3_1.c
> index ab03190..9ca37d0 100644
> --- a/drivers/gpu/drm/amd/amdgpu/psp_v3_1.c
> +++ b/drivers/gpu/drm/amd/amdgpu/psp_v3_1.c
> @@ -398,128 +398,6 @@ static int psp_v3_1_ring_destroy(struct psp_context *psp,
>  	return ret;
>  }
>  
> -static int
> -psp_v3_1_sram_map(struct amdgpu_device *adev,
> -		  unsigned int *sram_offset, unsigned int *sram_addr_reg_offset,
> -		  unsigned int *sram_data_reg_offset,
> -		  enum AMDGPU_UCODE_ID ucode_id)
> -{
> -	int ret = 0;
> -
> -	switch(ucode_id) {
> -/* TODO: needs to confirm */
> -#if 0
> -	case AMDGPU_UCODE_ID_SMC:
> -		*sram_offset = 0;
> -		*sram_addr_reg_offset = 0;
> -		*sram_data_reg_offset = 0;
> -		break;
> -#endif
> -
> -	case AMDGPU_UCODE_ID_CP_CE:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_CE_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_PFP:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_PFP_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_ME:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_ME_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_MEC1:
> -		*sram_offset = 0x10000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_CP_MEC2:
> -		*sram_offset = 0x10000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_HYP_MEC2_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_RLC_G:
> -		*sram_offset = 0x2000;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
> -		break;
> -
> -	case AMDGPU_UCODE_ID_SDMA0:
> -		*sram_offset = 0x0;
> -		*sram_addr_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_ADDR);
> -		*sram_data_reg_offset = SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_UCODE_DATA);
> -		break;
> -
> -/* TODO: needs to confirm */
> -#if 0
> -	case AMDGPU_UCODE_ID_SDMA1:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -
> -	case AMDGPU_UCODE_ID_UVD:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -
> -	case AMDGPU_UCODE_ID_VCE:
> -		*sram_offset = ;
> -		*sram_addr_reg_offset = ;
> -		break;
> -#endif
> -
> -	case AMDGPU_UCODE_ID_MAXIMUM:
> -	default:
> -		ret = -EINVAL;
> -		break;
> -	}
> -
> -	return ret;
> -}
> -
> -static bool psp_v3_1_compare_sram_data(struct psp_context *psp,
> -				       struct amdgpu_firmware_info *ucode,
> -				       enum AMDGPU_UCODE_ID ucode_type)
> -{
> -	int err = 0;
> -	unsigned int fw_sram_reg_val = 0;
> -	unsigned int fw_sram_addr_reg_offset = 0;
> -	unsigned int fw_sram_data_reg_offset = 0;
> -	unsigned int ucode_size;
> -	uint32_t *ucode_mem = NULL;
> -	struct amdgpu_device *adev = psp->adev;
> -
> -	err = psp_v3_1_sram_map(adev, &fw_sram_reg_val, &fw_sram_addr_reg_offset,
> -				&fw_sram_data_reg_offset, ucode_type);
> -	if (err)
> -		return false;
> -
> -	WREG32(fw_sram_addr_reg_offset, fw_sram_reg_val);
> -
> -	ucode_size = ucode->ucode_size;
> -	ucode_mem = (uint32_t *)ucode->kaddr;
> -	while (ucode_size) {
> -		fw_sram_reg_val = RREG32(fw_sram_data_reg_offset);
> -
> -		if (*ucode_mem != fw_sram_reg_val)
> -			return false;
> -
> -		ucode_mem++;
> -		/* 4 bytes */
> -		ucode_size -= 4;
> -	}
> -
> -	return true;
> -}
> -
>  static bool psp_v3_1_smu_reload_quirk(struct psp_context *psp)
>  {
>  	struct amdgpu_device *adev = psp->adev;
> @@ -596,7 +474,6 @@ static const struct psp_funcs psp_v3_1_funcs = {
>  	.ring_create = psp_v3_1_ring_create,
>  	.ring_stop = psp_v3_1_ring_stop,
>  	.ring_destroy = psp_v3_1_ring_destroy,
> -	.compare_sram_data = psp_v3_1_compare_sram_data,
>  	.smu_reload_quirk = psp_v3_1_smu_reload_quirk,
>  	.mode1_reset = psp_v3_1_mode1_reset,
>  	.ring_get_wptr = psp_v3_1_ring_get_wptr,
> 

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
