$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Thu Nov 03 16:35:45 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module relogio_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ PC_OUT [8] $end
$var wire 1 \ PC_OUT [7] $end
$var wire 1 ] PC_OUT [6] $end
$var wire 1 ^ PC_OUT [5] $end
$var wire 1 _ PC_OUT [4] $end
$var wire 1 ` PC_OUT [3] $end
$var wire 1 a PC_OUT [2] $end
$var wire 1 b PC_OUT [1] $end
$var wire 1 c PC_OUT [0] $end
$var wire 1 d SW [9] $end
$var wire 1 e SW [8] $end
$var wire 1 f SW [7] $end
$var wire 1 g SW [6] $end
$var wire 1 h SW [5] $end
$var wire 1 i SW [4] $end
$var wire 1 j SW [3] $end
$var wire 1 k SW [2] $end
$var wire 1 l SW [1] $end
$var wire 1 m SW [0] $end

$scope module i1 $end
$var wire 1 n gnd $end
$var wire 1 o vcc $end
$var wire 1 p unknown $end
$var wire 1 q devoe $end
$var wire 1 r devclrn $end
$var wire 1 s devpor $end
$var wire 1 t ww_devoe $end
$var wire 1 u ww_devclrn $end
$var wire 1 v ww_devpor $end
$var wire 1 w ww_CLOCK_50 $end
$var wire 1 x ww_KEY [3] $end
$var wire 1 y ww_KEY [2] $end
$var wire 1 z ww_KEY [1] $end
$var wire 1 { ww_KEY [0] $end
$var wire 1 | ww_FPGA_RESET_N $end
$var wire 1 } ww_SW [9] $end
$var wire 1 ~ ww_SW [8] $end
$var wire 1 !! ww_SW [7] $end
$var wire 1 "! ww_SW [6] $end
$var wire 1 #! ww_SW [5] $end
$var wire 1 $! ww_SW [4] $end
$var wire 1 %! ww_SW [3] $end
$var wire 1 &! ww_SW [2] $end
$var wire 1 '! ww_SW [1] $end
$var wire 1 (! ww_SW [0] $end
$var wire 1 )! ww_LEDR [9] $end
$var wire 1 *! ww_LEDR [8] $end
$var wire 1 +! ww_LEDR [7] $end
$var wire 1 ,! ww_LEDR [6] $end
$var wire 1 -! ww_LEDR [5] $end
$var wire 1 .! ww_LEDR [4] $end
$var wire 1 /! ww_LEDR [3] $end
$var wire 1 0! ww_LEDR [2] $end
$var wire 1 1! ww_LEDR [1] $end
$var wire 1 2! ww_LEDR [0] $end
$var wire 1 3! ww_PC_OUT [8] $end
$var wire 1 4! ww_PC_OUT [7] $end
$var wire 1 5! ww_PC_OUT [6] $end
$var wire 1 6! ww_PC_OUT [5] $end
$var wire 1 7! ww_PC_OUT [4] $end
$var wire 1 8! ww_PC_OUT [3] $end
$var wire 1 9! ww_PC_OUT [2] $end
$var wire 1 :! ww_PC_OUT [1] $end
$var wire 1 ;! ww_PC_OUT [0] $end
$var wire 1 <! ww_HEX0 [6] $end
$var wire 1 =! ww_HEX0 [5] $end
$var wire 1 >! ww_HEX0 [4] $end
$var wire 1 ?! ww_HEX0 [3] $end
$var wire 1 @! ww_HEX0 [2] $end
$var wire 1 A! ww_HEX0 [1] $end
$var wire 1 B! ww_HEX0 [0] $end
$var wire 1 C! ww_HEX1 [6] $end
$var wire 1 D! ww_HEX1 [5] $end
$var wire 1 E! ww_HEX1 [4] $end
$var wire 1 F! ww_HEX1 [3] $end
$var wire 1 G! ww_HEX1 [2] $end
$var wire 1 H! ww_HEX1 [1] $end
$var wire 1 I! ww_HEX1 [0] $end
$var wire 1 J! ww_HEX2 [6] $end
$var wire 1 K! ww_HEX2 [5] $end
$var wire 1 L! ww_HEX2 [4] $end
$var wire 1 M! ww_HEX2 [3] $end
$var wire 1 N! ww_HEX2 [2] $end
$var wire 1 O! ww_HEX2 [1] $end
$var wire 1 P! ww_HEX2 [0] $end
$var wire 1 Q! ww_HEX3 [6] $end
$var wire 1 R! ww_HEX3 [5] $end
$var wire 1 S! ww_HEX3 [4] $end
$var wire 1 T! ww_HEX3 [3] $end
$var wire 1 U! ww_HEX3 [2] $end
$var wire 1 V! ww_HEX3 [1] $end
$var wire 1 W! ww_HEX3 [0] $end
$var wire 1 X! ww_HEX4 [6] $end
$var wire 1 Y! ww_HEX4 [5] $end
$var wire 1 Z! ww_HEX4 [4] $end
$var wire 1 [! ww_HEX4 [3] $end
$var wire 1 \! ww_HEX4 [2] $end
$var wire 1 ]! ww_HEX4 [1] $end
$var wire 1 ^! ww_HEX4 [0] $end
$var wire 1 _! ww_HEX5 [6] $end
$var wire 1 `! ww_HEX5 [5] $end
$var wire 1 a! ww_HEX5 [4] $end
$var wire 1 b! ww_HEX5 [3] $end
$var wire 1 c! ww_HEX5 [2] $end
$var wire 1 d! ww_HEX5 [1] $end
$var wire 1 e! ww_HEX5 [0] $end
$var wire 1 f! \CLOCK_50~input_o\ $end
$var wire 1 g! \KEY[2]~input_o\ $end
$var wire 1 h! \KEY[3]~input_o\ $end
$var wire 1 i! \FPGA_RESET_N~input_o\ $end
$var wire 1 j! \SW[9]~input_o\ $end
$var wire 1 k! \SW[0]~input_o\ $end
$var wire 1 l! \SW[8]~input_o\ $end
$var wire 1 m! \SW[1]~input_o\ $end
$var wire 1 n! \SW[2]~input_o\ $end
$var wire 1 o! \SW[3]~input_o\ $end
$var wire 1 p! \SW[4]~input_o\ $end
$var wire 1 q! \SW[5]~input_o\ $end
$var wire 1 r! \SW[6]~input_o\ $end
$var wire 1 s! \SW[7]~input_o\ $end
$var wire 1 t! \KEY[1]~input_o\ $end
$var wire 1 u! \KEY[0]~input_o\ $end
$var wire 1 v! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 w! \CPU|incrementaPC|Add0~2\ $end
$var wire 1 x! \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 y! \CPU|incrementaPC|Add0~6\ $end
$var wire 1 z! \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 {! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 |! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 }! \ROM|memROM~0_combout\ $end
$var wire 1 ~! \CPU|incrementaPC|Add0~14\ $end
$var wire 1 !" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 "" \CPU|incrementaPC|Add0~18\ $end
$var wire 1 #" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 $" \CPU|incrementaPC|Add0~22\ $end
$var wire 1 %" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 &" \CPU|incrementaPC|Add0~26\ $end
$var wire 1 '" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 (" \CPU|incrementaPC|Add0~30\ $end
$var wire 1 )" \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 *" \ROM|memROM~1_combout\ $end
$var wire 1 +" \ROM|memROM~2_combout\ $end
$var wire 1 ," \CPU|decoder|OP~0_combout\ $end
$var wire 1 -" \CPU|decoder|Equal9~1_combout\ $end
$var wire 1 ." \CPU|MUXULA|saida_MUX[0]~1_combout\ $end
$var wire 1 /" \CPU|decoder|OP~1_combout\ $end
$var wire 1 0" \ROM|memROM~3_combout\ $end
$var wire 1 1" \CPU|decoder|OP~2_combout\ $end
$var wire 1 2" \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 3" \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 4" \CPU|ULA1|result[0]~0_combout\ $end
$var wire 1 5" \CPU|decoder|saida[5]~0_combout\ $end
$var wire 1 6" \CPU|decoder|saida[6]~1_combout\ $end
$var wire 1 7" \CPU|REGs|registrador~12_q\ $end
$var wire 1 8" \CPU|decoder|Equal9~0_combout\ $end
$var wire 1 9" \CPU|ULA1|Add0~2\ $end
$var wire 1 :" \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 ;" \~GND~combout\ $end
$var wire 1 <" \CPU|REGs|registrador~13_q\ $end
$var wire 1 =" \CPU|ULA1|Add0~6\ $end
$var wire 1 >" \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 ?" \CPU|REGs|registrador~14_q\ $end
$var wire 1 @" \CPU|ULA1|Add0~10\ $end
$var wire 1 A" \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 B" \CPU|REGs|registrador~15_q\ $end
$var wire 1 C" \CPU|ULA1|Add0~14\ $end
$var wire 1 D" \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 E" \CPU|REGs|registrador~16_q\ $end
$var wire 1 F" \CPU|ULA1|Add0~18\ $end
$var wire 1 G" \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 H" \CPU|REGs|registrador~17_q\ $end
$var wire 1 I" \CPU|ULA1|Add0~22\ $end
$var wire 1 J" \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 K" \CPU|REGs|registrador~18_q\ $end
$var wire 1 L" \CPU|MUXULA|saida_MUX[7]~0_combout\ $end
$var wire 1 M" \CPU|ULA1|Add0~26\ $end
$var wire 1 N" \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 O" \CPU|ULA1|flagNeg~0_combout\ $end
$var wire 1 P" \CPU|REGs|registrador~19_q\ $end
$var wire 1 Q" \CPU|PC|DOUT\ [8] $end
$var wire 1 R" \CPU|PC|DOUT\ [7] $end
$var wire 1 S" \CPU|PC|DOUT\ [6] $end
$var wire 1 T" \CPU|PC|DOUT\ [5] $end
$var wire 1 U" \CPU|PC|DOUT\ [4] $end
$var wire 1 V" \CPU|PC|DOUT\ [3] $end
$var wire 1 W" \CPU|PC|DOUT\ [2] $end
$var wire 1 X" \CPU|PC|DOUT\ [1] $end
$var wire 1 Y" \CPU|PC|DOUT\ [0] $end
$var wire 1 Z" \REGLED|DOUT\ [7] $end
$var wire 1 [" \REGLED|DOUT\ [6] $end
$var wire 1 \" \REGLED|DOUT\ [5] $end
$var wire 1 ]" \REGLED|DOUT\ [4] $end
$var wire 1 ^" \REGLED|DOUT\ [3] $end
$var wire 1 _" \REGLED|DOUT\ [2] $end
$var wire 1 `" \REGLED|DOUT\ [1] $end
$var wire 1 a" \REGLED|DOUT\ [0] $end
$var wire 1 b" \CPU|decoder|ALT_INV_OP~2_combout\ $end
$var wire 1 c" \CPU|MUXULA|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 d" \CPU|MUXULA|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 e" \CPU|decoder|ALT_INV_OP~1_combout\ $end
$var wire 1 f" \CPU|decoder|ALT_INV_Equal9~1_combout\ $end
$var wire 1 g" \CPU|decoder|ALT_INV_OP~0_combout\ $end
$var wire 1 h" \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 i" \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 j" \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 k" \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 l" \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 m" \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 n" \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 o" \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 p" \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 q" \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 r" \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 s" \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 t" \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 u" \CPU|REGs|ALT_INV_registrador~19_q\ $end
$var wire 1 v" \CPU|REGs|ALT_INV_registrador~18_q\ $end
$var wire 1 w" \CPU|REGs|ALT_INV_registrador~17_q\ $end
$var wire 1 x" \CPU|REGs|ALT_INV_registrador~16_q\ $end
$var wire 1 y" \CPU|REGs|ALT_INV_registrador~15_q\ $end
$var wire 1 z" \CPU|REGs|ALT_INV_registrador~14_q\ $end
$var wire 1 {" \CPU|REGs|ALT_INV_registrador~13_q\ $end
$var wire 1 |" \CPU|REGs|ALT_INV_registrador~12_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
0n
1o
xp
1q
1r
1s
1t
1u
1v
xw
x|
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
1u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
1+"
1,"
0-"
0."
0/"
00"
11"
02"
03"
04"
15"
16"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
1N"
1O"
0P"
0b"
1c"
0d"
1e"
1f"
0g"
1h"
0i"
0j"
1k"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
xM
xN
xO
1P
xx
xy
xz
1{
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
$end
#10000
0P
0{
0u!
#20000
1P
1{
1u!
1Y"
1P"
0u"
0t"
0v!
1w!
1}!
0,"
1-"
06"
0L"
0N"
1d"
0f"
1g"
0k"
1;!
1x!
1,"
0-"
10"
18"
1N"
0O"
1c
0h"
1f"
0g"
#30000
0P
0{
0u!
#40000
1P
1{
1u!
0Y"
1X"
1Z"
0s"
1t"
1v!
0w!
16"
08"
0x!
1y!
0,"
1."
1/"
01"
1b"
0e"
0c"
1g"
1+!
1:!
0;!
1z!
1x!
0y!
13"
05"
1S
0c
1b
0z!
#50000
0P
0{
0u!
#60000
1P
1{
1u!
1Y"
17"
0|"
0t"
0v!
1w!
1,"
0."
0/"
11"
06"
18"
03"
19"
0b"
1e"
1c"
0g"
1;!
1:"
0x!
1y!
13"
09"
15"
1c
1z!
0:"
#70000
0P
0{
0u!
#80000
1P
1{
1u!
0Y"
0X"
1W"
1a"
0r"
1s"
1t"
1v!
0w!
08"
1x!
0y!
0,"
0z!
1{!
0}!
0+"
1i"
1k"
1g"
12!
19!
0:!
0;!
1|!
1z!
0{!
0x!
12"
03"
19"
05"
1:"
1>"
1A"
1D"
1G"
1J"
0N"
00"
01"
1Z
0c
0b
1a
0|!
1b"
1h"
0:"
1="
13"
0>"
1@"
0A"
1C"
0D"
1F"
0G"
1I"
0J"
1M"
1N"
#90000
0P
0{
0u!
#100000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
1x!
1c
#110000
0P
0{
0u!
#120000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
0z!
1{!
1x!
0y!
0c
1b
1z!
0{!
1|!
0|!
#130000
0P
0{
0u!
#140000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
0z!
1{!
1|!
#150000
0P
0{
0u!
#160000
1P
1{
1u!
0Y"
0X"
0W"
1V"
0q"
1r"
1s"
1t"
1v!
0w!
1x!
0y!
1z!
0{!
0|!
1~!
18!
09!
0:!
0;!
1!"
1|!
0~!
0z!
0x!
0c
0b
0a
1`
0!"
#170000
0P
0{
0u!
#180000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
1x!
1c
#190000
0P
0{
0u!
#200000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
1z!
1x!
0y!
0c
1b
0z!
#210000
0P
0{
0u!
#220000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
1z!
#230000
0P
0{
0u!
#240000
1P
1{
1u!
0Y"
0X"
1W"
0r"
1s"
1t"
1v!
0w!
1x!
0y!
0z!
1{!
19!
0:!
0;!
0|!
1~!
1z!
0{!
0x!
0c
0b
1a
1|!
0~!
1!"
0!"
#250000
0P
0{
0u!
#260000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
1x!
1c
#270000
0P
0{
0u!
#280000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
0z!
1{!
1x!
0y!
0c
1b
1z!
0{!
0|!
1~!
1!"
1|!
0~!
0!"
#290000
0P
0{
0u!
#300000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
0z!
1{!
0|!
1~!
1!"
#310000
0P
0{
0u!
#320000
1P
1{
1u!
0Y"
0X"
0W"
0V"
1U"
0p"
1q"
1r"
1s"
1t"
1v!
0w!
1x!
0y!
1z!
0{!
1|!
0~!
1+"
16"
0!"
1""
0*"
1j"
0i"
17!
08!
09!
0:!
0;!
1#"
1!"
0""
0|!
0z!
0x!
06"
0c
0b
0a
0`
1_
0#"
#330000
0P
0{
0u!
#340000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1}!
0k"
1;!
1x!
1c
#350000
0P
0{
0u!
#360000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
1z!
1x!
0y!
0c
1b
0z!
#370000
0P
0{
0u!
#380000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
1z!
#390000
0P
0{
0u!
#400000
1P
1{
1u!
0Y"
0X"
1W"
0r"
1s"
1t"
1v!
0w!
1x!
0y!
0z!
1{!
0}!
0+"
1i"
1k"
19!
0:!
0;!
1|!
1z!
0{!
0x!
0c
0b
1a
0|!
#410000
0P
0{
0u!
#420000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
1x!
1c
#430000
0P
0{
0u!
#440000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
0z!
1{!
1x!
0y!
0c
1b
1z!
0{!
1|!
0|!
#450000
0P
0{
0u!
#460000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
0z!
1{!
1|!
#470000
0P
0{
0u!
#480000
1P
1{
1u!
0Y"
0X"
0W"
1V"
0q"
1r"
1s"
1t"
1v!
0w!
1x!
0y!
1z!
0{!
0|!
1~!
18!
09!
0:!
0;!
0!"
1""
1|!
0~!
0z!
0x!
0c
0b
0a
1`
1!"
0""
1#"
0#"
#490000
0P
0{
0u!
#500000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
1x!
1c
#510000
0P
0{
0u!
#520000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
1z!
1x!
0y!
0c
1b
0z!
#530000
0P
0{
0u!
#540000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
1z!
#550000
0P
0{
0u!
#560000
1P
1{
1u!
0Y"
0X"
1W"
0r"
1s"
1t"
1v!
0w!
1x!
0y!
0z!
1{!
19!
0:!
0;!
0|!
1~!
1z!
0{!
0x!
0c
0b
1a
1|!
0~!
0!"
1""
1#"
1!"
0""
0#"
#570000
0P
0{
0u!
#580000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
1x!
1c
#590000
0P
0{
0u!
#600000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
0z!
1{!
1x!
0y!
0c
1b
1z!
0{!
0|!
1~!
0!"
1""
1|!
0~!
1!"
0""
1#"
0#"
#610000
0P
0{
0u!
#620000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
0z!
1{!
0|!
1~!
0!"
1""
1#"
#630000
0P
0{
0u!
#640000
1P
1{
1u!
0Y"
0X"
0W"
0V"
0U"
1T"
0o"
1p"
1q"
1r"
1s"
1t"
1v!
0w!
1x!
0y!
1z!
0{!
1|!
0~!
1+"
1!"
0""
0#"
1$"
0i"
16!
07!
08!
09!
0:!
0;!
1%"
1#"
0$"
0!"
0|!
0z!
0x!
0c
0b
0a
0`
0_
1^
0%"
#650000
0P
0{
0u!
#660000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1}!
0k"
1;!
1x!
1c
#670000
0P
0{
0u!
#680000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
1z!
1x!
0y!
0c
1b
0z!
#690000
0P
0{
0u!
#700000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
1z!
#710000
0P
0{
0u!
#720000
1P
1{
1u!
0Y"
0X"
1W"
0r"
1s"
1t"
1v!
0w!
1x!
0y!
0z!
1{!
0}!
0+"
1i"
1k"
19!
0:!
0;!
1|!
1z!
0{!
0x!
0c
0b
1a
0|!
#730000
0P
0{
0u!
#740000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
1x!
1c
#750000
0P
0{
0u!
#760000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
0z!
1{!
1x!
0y!
0c
1b
1z!
0{!
1|!
0|!
#770000
0P
0{
0u!
#780000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
0z!
1{!
1|!
#790000
0P
0{
0u!
#800000
1P
1{
1u!
0Y"
0X"
0W"
1V"
0q"
1r"
1s"
1t"
1v!
0w!
1x!
0y!
1z!
0{!
0|!
1~!
18!
09!
0:!
0;!
1!"
1|!
0~!
0z!
0x!
0c
0b
0a
1`
0!"
#810000
0P
0{
0u!
#820000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
1x!
1c
#830000
0P
0{
0u!
#840000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
1z!
1x!
0y!
0c
1b
0z!
#850000
0P
0{
0u!
#860000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
1z!
#870000
0P
0{
0u!
#880000
1P
1{
1u!
0Y"
0X"
1W"
0r"
1s"
1t"
1v!
0w!
1x!
0y!
0z!
1{!
19!
0:!
0;!
0|!
1~!
1z!
0{!
0x!
0c
0b
1a
1|!
0~!
1!"
0!"
#890000
0P
0{
0u!
#900000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
1x!
1c
#910000
0P
0{
0u!
#920000
1P
1{
1u!
0Y"
1X"
0s"
1t"
1v!
0w!
0x!
1y!
1:!
0;!
0z!
1{!
1x!
0y!
0c
1b
1z!
0{!
0|!
1~!
1!"
1|!
0~!
0!"
#930000
0P
0{
0u!
#940000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1;!
0x!
1y!
1c
0z!
1{!
0|!
1~!
1!"
#950000
0P
0{
0u!
#960000
1P
1{
1u!
0Y"
0X"
0W"
0V"
1U"
0p"
1q"
1r"
1s"
1t"
1v!
0w!
1x!
0y!
1z!
0{!
1|!
0~!
1+"
0!"
1""
0i"
17!
08!
09!
0:!
0;!
0#"
1$"
1!"
0""
0|!
0z!
0x!
0c
0b
0a
0`
1_
1#"
0$"
1%"
0%"
#970000
0P
0{
0u!
#980000
1P
1{
1u!
1Y"
0t"
0v!
1w!
1}!
0k"
1;!
1x!
1c
#990000
0P
0{
0u!
#1000000
