$comment
	File created using the following command:
		vcd file aula07.msim.vcd -direction
$end
$date
	Tue Sep 27 19:53:29 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module aula07_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DECODER_CMD [11] $end
$var wire 1 # DECODER_CMD [10] $end
$var wire 1 $ DECODER_CMD [9] $end
$var wire 1 % DECODER_CMD [8] $end
$var wire 1 & DECODER_CMD [7] $end
$var wire 1 ' DECODER_CMD [6] $end
$var wire 1 ( DECODER_CMD [5] $end
$var wire 1 ) DECODER_CMD [4] $end
$var wire 1 * DECODER_CMD [3] $end
$var wire 1 + DECODER_CMD [2] $end
$var wire 1 , DECODER_CMD [1] $end
$var wire 1 - DECODER_CMD [0] $end
$var wire 1 . KEY [3] $end
$var wire 1 / KEY [2] $end
$var wire 1 0 KEY [1] $end
$var wire 1 1 KEY [0] $end
$var wire 1 2 PC_OUT [8] $end
$var wire 1 3 PC_OUT [7] $end
$var wire 1 4 PC_OUT [6] $end
$var wire 1 5 PC_OUT [5] $end
$var wire 1 6 PC_OUT [4] $end
$var wire 1 7 PC_OUT [3] $end
$var wire 1 8 PC_OUT [2] $end
$var wire 1 9 PC_OUT [1] $end
$var wire 1 : PC_OUT [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_CLOCK_50 $end
$var wire 1 C ww_KEY [3] $end
$var wire 1 D ww_KEY [2] $end
$var wire 1 E ww_KEY [1] $end
$var wire 1 F ww_KEY [0] $end
$var wire 1 G ww_PC_OUT [8] $end
$var wire 1 H ww_PC_OUT [7] $end
$var wire 1 I ww_PC_OUT [6] $end
$var wire 1 J ww_PC_OUT [5] $end
$var wire 1 K ww_PC_OUT [4] $end
$var wire 1 L ww_PC_OUT [3] $end
$var wire 1 M ww_PC_OUT [2] $end
$var wire 1 N ww_PC_OUT [1] $end
$var wire 1 O ww_PC_OUT [0] $end
$var wire 1 P ww_DECODER_CMD [11] $end
$var wire 1 Q ww_DECODER_CMD [10] $end
$var wire 1 R ww_DECODER_CMD [9] $end
$var wire 1 S ww_DECODER_CMD [8] $end
$var wire 1 T ww_DECODER_CMD [7] $end
$var wire 1 U ww_DECODER_CMD [6] $end
$var wire 1 V ww_DECODER_CMD [5] $end
$var wire 1 W ww_DECODER_CMD [4] $end
$var wire 1 X ww_DECODER_CMD [3] $end
$var wire 1 Y ww_DECODER_CMD [2] $end
$var wire 1 Z ww_DECODER_CMD [1] $end
$var wire 1 [ ww_DECODER_CMD [0] $end
$var wire 1 \ \CLOCK_50~input_o\ $end
$var wire 1 ] \KEY[1]~input_o\ $end
$var wire 1 ^ \KEY[2]~input_o\ $end
$var wire 1 _ \KEY[3]~input_o\ $end
$var wire 1 ` \KEY[0]~input_o\ $end
$var wire 1 a \ROM1|memROM~7_combout\ $end
$var wire 1 b \CPU|incrementaPC|Add0~2\ $end
$var wire 1 c \CPU|incrementaPC|Add0~6\ $end
$var wire 1 d \CPU|incrementaPC|Add0~10\ $end
$var wire 1 e \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 f \CPU|MUX2|MUX_OUT[3]~3_combout\ $end
$var wire 1 g \ROM1|memROM~1_combout\ $end
$var wire 1 h \ROM1|memROM~2_combout\ $end
$var wire 1 i \ROM1|memROM~3_combout\ $end
$var wire 1 j \CPU|DECODER_INSTRU|saida~4_combout\ $end
$var wire 1 k \CPU|DECODER_INSTRU|saida[9]~5_combout\ $end
$var wire 1 l \CPU|DESVIO1|Sel[1]~1_combout\ $end
$var wire 1 m \ROM1|memROM~6_combout\ $end
$var wire 1 n \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 o \CPU|MUX2|MUX_OUT[2]~2_combout\ $end
$var wire 1 p \ROM1|memROM~0_combout\ $end
$var wire 1 q \CPU|DECODER_INSTRU|Equal9~0_combout\ $end
$var wire 1 r \CPU|DECODER_INSTRU|saida[3]~2_combout\ $end
$var wire 1 s \~GND~combout\ $end
$var wire 1 t \CPU|DECODER_INSTRU|saida[5]~3_combout\ $end
$var wire 1 u \CPU|DECODER_INSTRU|Equal6~0_combout\ $end
$var wire 1 v \CPU|MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 w \CPU|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 x \ROM1|memROM~5_combout\ $end
$var wire 1 y \CPU|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 z \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 { \CPU|DECODER_INSTRU|saida[9]~6_combout\ $end
$var wire 1 | \CPU|DECODER_INSTRU|saida[3]~7_combout\ $end
$var wire 1 } \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 ~ \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 !! \CPU|ULA1|Add0~18\ $end
$var wire 1 "! \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 #! \CPU|ULA1|Add0~22\ $end
$var wire 1 $! \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 %! \CPU|ULA1|Add0~26\ $end
$var wire 1 &! \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 '! \CPU|ULA1|Add0~30\ $end
$var wire 1 (! \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 )! \CPU|ULA1|Add0~2\ $end
$var wire 1 *! \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 +! \CPU|ULA1|Add0~6\ $end
$var wire 1 ,! \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 -! \CPU|ULA1|Add0~10\ $end
$var wire 1 .! \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 /! \CPU|DECODER_INSTRU|saida~1_combout\ $end
$var wire 1 0! \CPU|FLIPFLOP1|DOUT~1_combout\ $end
$var wire 1 1! \CPU|FLIPFLOP1|DOUT~0_combout\ $end
$var wire 1 2! \CPU|FLIPFLOP1|DOUT~q\ $end
$var wire 1 3! \CPU|DESVIO1|Sel[0]~0_combout\ $end
$var wire 1 4! \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 5! \CPU|MUX2|MUX_OUT[1]~1_combout\ $end
$var wire 1 6! \ROM1|memROM~4_combout\ $end
$var wire 1 7! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 8! \CPU|MUX2|MUX_OUT[0]~0_combout\ $end
$var wire 1 9! \CPU|incrementaPC|Add0~14\ $end
$var wire 1 :! \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 ;! \CPU|MUX2|MUX_OUT[4]~4_combout\ $end
$var wire 1 <! \CPU|incrementaPC|Add0~18\ $end
$var wire 1 =! \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 >! \CPU|MUX2|MUX_OUT[5]~5_combout\ $end
$var wire 1 ?! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 @! \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 A! \CPU|MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 B! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 C! \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 D! \CPU|MUX2|MUX_OUT[7]~7_combout\ $end
$var wire 1 E! \CPU|incrementaPC|Add0~30\ $end
$var wire 1 F! \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 G! \CPU|MUX2|MUX_OUT[8]~8_combout\ $end
$var wire 1 H! \CPU|DECODER_INSTRU|Equal5~0_combout\ $end
$var wire 1 I! \CPU|DECODER_INSTRU|saida[1]~0_combout\ $end
$var wire 1 J! \CPU|DECODER_INSTRU|Equal3~0_combout\ $end
$var wire 1 K! \CPU|DECODER_INSTRU|Equal4~0_combout\ $end
$var wire 1 L! \CPU|REGA|DOUT\ [7] $end
$var wire 1 M! \CPU|REGA|DOUT\ [6] $end
$var wire 1 N! \CPU|REGA|DOUT\ [5] $end
$var wire 1 O! \CPU|REGA|DOUT\ [4] $end
$var wire 1 P! \CPU|REGA|DOUT\ [3] $end
$var wire 1 Q! \CPU|REGA|DOUT\ [2] $end
$var wire 1 R! \CPU|REGA|DOUT\ [1] $end
$var wire 1 S! \CPU|REGA|DOUT\ [0] $end
$var wire 1 T! \CPU|PC|DOUT\ [8] $end
$var wire 1 U! \CPU|PC|DOUT\ [7] $end
$var wire 1 V! \CPU|PC|DOUT\ [6] $end
$var wire 1 W! \CPU|PC|DOUT\ [5] $end
$var wire 1 X! \CPU|PC|DOUT\ [4] $end
$var wire 1 Y! \CPU|PC|DOUT\ [3] $end
$var wire 1 Z! \CPU|PC|DOUT\ [2] $end
$var wire 1 [! \CPU|PC|DOUT\ [1] $end
$var wire 1 \! \CPU|PC|DOUT\ [0] $end
$var wire 1 ]! \CPU|END_RETORNO|DOUT\ [8] $end
$var wire 1 ^! \CPU|END_RETORNO|DOUT\ [7] $end
$var wire 1 _! \CPU|END_RETORNO|DOUT\ [6] $end
$var wire 1 `! \CPU|END_RETORNO|DOUT\ [5] $end
$var wire 1 a! \CPU|END_RETORNO|DOUT\ [4] $end
$var wire 1 b! \CPU|END_RETORNO|DOUT\ [3] $end
$var wire 1 c! \CPU|END_RETORNO|DOUT\ [2] $end
$var wire 1 d! \CPU|END_RETORNO|DOUT\ [1] $end
$var wire 1 e! \CPU|END_RETORNO|DOUT\ [0] $end
$var wire 1 f! \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 g! \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 h! \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 i! \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 j! \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 k! \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 l! \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 m! \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 n! \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 o! \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 p! \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 q! \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 r! \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 s! \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 t! \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 u! \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 v! \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 w! \CPU|END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 x! \CPU|END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 y! \CPU|END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 z! \CPU|END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 {! \CPU|END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 |! \CPU|END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 }! \CPU|END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 ~! \CPU|END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 !" \CPU|END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 "" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 #" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 $" \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 %" \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 &" \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 '" \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 (" \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 )" \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 *" \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 +" \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ," \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 -" \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 ." \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 /" \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 0" \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 1" \CPU|DECODER_INSTRU|ALT_INV_Equal9~0_combout\ $end
$var wire 1 2" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 3" \CPU|DECODER_INSTRU|ALT_INV_saida[9]~5_combout\ $end
$var wire 1 4" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 5" \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 6" \CPU|DECODER_INSTRU|ALT_INV_Equal6~0_combout\ $end
$var wire 1 7" \CPU|FLIPFLOP1|ALT_INV_DOUT~q\ $end
$var wire 1 8" \CPU|DESVIO1|ALT_INV_Sel[0]~0_combout\ $end
$var wire 1 9" \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 :" \CPU|DECODER_INSTRU|ALT_INV_saida[3]~2_combout\ $end
$var wire 1 ;" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 <" \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 =" \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 >" \CPU|DECODER_INSTRU|ALT_INV_saida~4_combout\ $end
$var wire 1 ?" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 @" \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 A" \CPU|DECODER_INSTRU|ALT_INV_saida~1_combout\ $end
$var wire 1 B" \CPU|DESVIO1|ALT_INV_Sel[1]~1_combout\ $end
$var wire 1 C" \CPU|FLIPFLOP1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 D" \CPU|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 E" \CPU|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 F" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 G" \CPU|DECODER_INSTRU|ALT_INV_saida[9]~6_combout\ $end
$var wire 1 H" \CPU|DECODER_INSTRU|ALT_INV_saida[3]~7_combout\ $end
$var wire 1 I" \CPU|MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 J" \CPU|MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0;
1<
1=
1>
1?
1@
1A
xB
x\
x]
x^
x_
1`
1a
0b
0c
0d
0e
1f
0g
0h
1i
1j
0k
0l
1m
0n
1o
1p
0q
1r
0s
0t
0u
0v
0w
1x
0y
0z
1{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
13!
04!
15!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1f!
1g!
0h!
1i!
1j!
1k!
1l!
1m!
0v!
0""
0#"
1$"
1."
1/"
10"
11"
12"
13"
04"
15"
16"
17"
08"
19"
0:"
1;"
1<"
1="
0>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
0F"
0G"
0H"
1I"
1J"
x.
x/
x0
11
xC
xD
xE
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
1S
0T
0U
0V
0W
1X
0Y
0Z
0[
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1n!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1"
0#
0$
1%
0&
0'
0(
0)
1*
0+
0,
0-
02
03
04
05
06
07
08
09
0:
$end
#10000
01
0F
0`
#20000
11
1F
1`
1Y!
1Z!
1[!
1e!
0*"
0+"
0,"
0!"
14!
1n
0a
1e
0i
0m
0p
0x
0j!
0l!
1F"
0k!
14"
1""
1#"
1v!
1N
1M
1L
0j
0r
0{
0|
03!
0f
0o
05!
19
18
17
1>"
1:"
1G"
1H"
18"
1f
1o
15!
18!
1}
1~
1"!
1$!
1&!
1(!
1*!
1,!
1.!
0."
0<"
05"
0="
00"
0/"
0@"
0$"
0X
0S
0P
0~
1!!
0*
0%
0"
1."
0"!
1#!
1<"
0$!
1%!
15"
0&!
1'!
1="
0(!
1)!
10"
0*!
1+!
1/"
0,!
1-!
1@"
0.!
1$"
#30000
01
0F
0`
#40000
11
1F
1`
1\!
0-"
07!
1b
1g
1i
1h!
02"
04"
1O
04!
1c
1k
1r
1|
08!
1:
1j!
0n
1d
03"
0:"
0H"
05!
1l!
0}
1~
0!!
1"!
0#!
1$!
0%!
1&!
0'!
1(!
0)!
1*!
0+!
1,!
0-!
1.!
1l
0e
19!
0o
0."
0<"
05"
0="
00"
0/"
0@"
0$"
0B"
1k!
1X
1R
1:!
0.!
0,!
0*!
0(!
0&!
0$!
0"!
0~
0f
18!
1*
1$
0m!
1$"
1@"
1/"
10"
1="
15"
1<"
1."
#50000
01
0F
0`
#60000
11
1F
1`
0Y!
0Z!
0[!
1*"
1+"
1,"
14!
0c
1n
0d
1e
09!
1h
0i
1m
16!
0j!
0l!
0k!
0;"
14"
0""
0?"
0N
0M
0L
0:!
0e
0n
0k
1{
1}
13!
1K!
09
08
07
1m!
1k!
1l!
13"
0G"
08"
1~
0}
0l
0."
1B"
1Q
0R
0~
1o
0$
1#
1."
#70000
01
0F
0`
#80000
11
1F
1`
1Z!
0+"
1n
0g
0l!
12"
1M
1t
1u
0|
03!
0K!
18
06"
1H"
18"
15!
08!
1w
1z
0J"
0E"
0Q
1U
1V
1~
1$!
1(
1'
0#
0."
05"
#90000
01
0F
0`
#100000
11
1F
1`
1S!
1Q!
1[!
0\!
0u!
0s!
0,"
1-"
17!
0b
04!
1c
0m
1p
06!
0$!
1%!
0~
1!!
0h!
1j!
1""
0#"
1?"
15"
1."
0O
1N
1"!
1&!
0n
1d
14!
0c
0z
0t
0u
1H!
0w
05!
18!
0:
19
0<"
0="
1l!
0j!
1n
0d
1e
1E"
16"
1J"
15!
0o
0l!
0k!
1$!
0%!
1~
0!!
0e
1f
1o
05"
0."
1k!
1[
0U
0V
0"!
0&!
0f
1-
0(
0'
1<"
1="
#110000
01
0F
0`
#120000
11
1F
1`
1\!
0-"
07!
1b
0h
1i
0p
1h!
1;"
04"
1#"
1O
04!
1c
0r
1}
1/!
0H!
1I!
08!
1:
1j!
0n
1d
1:"
0A"
05!
0~
1!!
1l!
1~
1"!
0$!
1%!
1&!
1(!
1*!
1,!
1.!
1e
1."
0o
0"!
1#!
0."
0<"
15"
0="
00"
0/"
0@"
0$"
0k!
1Z
0[
1Y
0X
0&!
1'!
1<"
1f
1$!
0-
1,
1+
0*
1="
0(!
1)!
05"
10"
0*!
1+!
1/"
0,!
1-!
1@"
0.!
1$"
#130000
01
0F
0`
#140000
11
1F
1`
1Y!
0Z!
0[!
0\!
0*"
1+"
1,"
1-"
17!
0b
14!
0c
1n
0d
0e
19!
1g
1h
0i
1x
0h!
0j!
0l!
1k!
02"
0;"
14"
0v!
0O
0N
0M
1L
1:!
1e
09!
0n
04!
0}
1r
1|
0/!
13!
0I!
1K!
0f
1o
15!
18!
0:
09
08
17
0m!
0k!
1l!
1j!
0:!
0:"
0H"
1A"
08"
05!
0o
1f
1;!
0~
1m!
0f
15!
08!
0;!
1~
0!!
1"!
0#!
0$!
1&!
0'!
1(!
0)!
1*!
0+!
1,!
0-!
1.!
1."
0."
0<"
15"
0="
00"
0/"
0@"
0$"
1Q
0Z
0Y
1X
0.!
0,!
0*!
0(!
1$!
0%!
0"!
0,
0+
1*
1#
1$"
1@"
1/"
10"
05"
1<"
0&!
1="
#150000
01
0F
0`
#160000
11
1F
1`
0Y!
1[!
1*"
0,"
14!
1a
0e
1p
0x
16!
0j!
0F"
1k!
0#"
1v!
0?"
1N
0L
18!
0|
03!
1J!
0K!
1f
05!
19
07
1H"
18"
0f
15!
0Q
1T
1&
0#
#170000
01
0F
0`
#180000
11
1F
1`
1\!
0-"
0a
07!
1b
0g
0h
0p
06!
1F"
1h!
12"
1;"
1#"
1?"
1O
04!
1c
1}
0r
0{
0J!
08!
1:
1j!
1n
1:"
1G"
05!
0~
1!!
0l!
1~
1"!
0$!
1%!
1&!
1(!
1*!
1,!
1.!
1."
1o
0"!
1#!
0."
0<"
15"
0="
00"
0/"
0@"
0$"
0T
0X
0&!
1'!
1<"
1$!
0*
0&
1="
0(!
1)!
05"
10"
0*!
1+!
1/"
0,!
1-!
1@"
0.!
1$"
#190000
01
0F
0`
#200000
11
1F
1`
1Z!
0[!
0\!
0+"
1,"
1-"
17!
0b
14!
0c
0n
1d
0h!
0j!
1l!
0O
0N
1M
1e
1n
0d
04!
0o
15!
18!
0:
09
18
0k!
0l!
1j!
0e
05!
1o
1f
1k!
0f
#210000
01
0F
0`
#220000
11
1F
1`
1\!
0-"
07!
1b
1h
1m
16!
1h!
0;"
0""
0?"
1O
14!
1r
1t
1u
1{
08!
1:
0j!
0:"
06"
0G"
15!
0}
1w
1z
0~
1"!
0#!
0$!
1&!
0'!
1(!
0)!
1*!
0+!
1,!
0-!
1.!
0J"
0E"
1."
0<"
15"
0="
00"
0/"
0@"
0$"
1U
1V
1X
0.!
0,!
0*!
0(!
1$!
0%!
1~
0!!
0~
1!!
0$!
1%!
1*
1(
1'
1$"
1@"
1/"
10"
05"
0."
0"!
0&!
1."
15"
1&!
1"!
1<"
1="
0="
0<"
#230000
01
0F
0`
#240000
11
1F
1`
0S!
1R!
0Q!
1P!
1[!
0\!
1u!
0t!
1s!
0r!
0,"
1-"
17!
0b
04!
1c
0m
1p
06!
0&!
1'!
1$!
0%!
0"!
1#!
1~
0!!
0h!
1j!
1""
0#"
1?"
1="
05"
1<"
0."
0O
1N
1"!
0#!
0$!
1%!
1&!
0'!
1(!
0n
1d
14!
0c
0z
0t
0u
1H!
0w
05!
18!
0:
19
0<"
15"
0="
00"
1l!
0j!
1n
0d
1e
0(!
0&!
1'!
1$!
0%!
1E"
16"
1J"
15!
0o
0l!
0k!
10"
1="
05"
0$!
0~
1&!
0'!
1(!
0e
1f
1o
15"
1."
0="
00"
1k!
1[
0U
0V
0(!
0f
1-
0(
0'
10"
#250000
01
0F
0`
#260000
11
1F
1`
1\!
0-"
07!
1b
0h
1i
0p
1h!
1;"
04"
1#"
1O
04!
1c
0r
1}
1/!
0H!
1I!
08!
1:
1j!
0n
1d
1:"
0A"
05!
1~
1l!
0~
1!!
0"!
1#!
1$!
0&!
1'!
1(!
1*!
1,!
1.!
1e
0."
0o
1."
1<"
05"
1="
00"
0/"
0@"
0$"
0k!
1Z
0[
1Y
0X
0(!
1)!
0$!
1%!
1"!
1f
0-
1,
1+
0*
10"
15"
0<"
1&!
0*!
1+!
0="
1/"
0,!
1-!
1@"
0.!
1$"
#270000
01
0F
0`
#280000
11
1F
1`
1Y!
0Z!
0[!
0\!
0*"
1+"
1,"
1-"
17!
0b
14!
0c
1n
0d
0e
19!
1g
1h
0i
1x
0h!
0j!
0l!
1k!
02"
0;"
14"
0v!
0O
0N
0M
1L
1:!
1e
09!
0n
04!
0}
1r
1|
0/!
13!
0I!
1K!
0f
1o
15!
18!
0:
09
08
17
0m!
0k!
1l!
1j!
0:!
0:"
0H"
1A"
08"
05!
0o
1f
1;!
1~
0!!
1m!
0f
15!
08!
0;!
0~
0"!
1$!
0%!
0&!
1(!
0)!
1*!
0+!
1,!
0-!
1.!
0."
1"!
0#!
1."
1<"
05"
1="
00"
0/"
0@"
0$"
1Q
0Z
0Y
1X
0.!
0,!
0*!
1&!
0'!
0<"
0$!
0,
0+
1*
1#
1$"
1@"
1/"
0="
0(!
15"
10"
#290000
01
0F
0`
#300000
11
1F
1`
0Y!
1[!
1*"
0,"
14!
1a
0e
1p
0x
16!
0j!
0F"
1k!
0#"
1v!
0?"
1N
0L
18!
0|
03!
1J!
0K!
1f
05!
19
07
1H"
18"
0f
15!
0Q
1T
1&
0#
#310000
01
0F
0`
#320000
11
1F
1`
1\!
0-"
0a
07!
1b
0g
0h
0p
06!
1F"
1h!
12"
1;"
1#"
1?"
1O
04!
1c
1}
0r
0{
0J!
08!
1:
1j!
1n
1:"
1G"
05!
1~
0l!
0~
1!!
0"!
1#!
1$!
0&!
1'!
1(!
1*!
1,!
1.!
0."
1o
1."
1<"
05"
1="
00"
0/"
0@"
0$"
0T
0X
0(!
1)!
0$!
1%!
1"!
0*
0&
10"
15"
0<"
1&!
0*!
1+!
0="
1/"
0,!
1-!
1@"
0.!
1$"
#330000
01
0F
0`
#340000
11
1F
1`
1Z!
0[!
0\!
0+"
1,"
1-"
17!
0b
14!
0c
0n
1d
0h!
0j!
1l!
0O
0N
1M
1e
1n
0d
04!
0o
15!
18!
0:
09
18
0k!
0l!
1j!
0e
05!
1o
1f
1k!
0f
#350000
01
0F
0`
#360000
11
1F
1`
1\!
0-"
07!
1b
1h
1m
16!
1h!
0;"
0""
0?"
1O
14!
1r
1t
1u
1{
08!
1:
0j!
0:"
06"
0G"
15!
0}
1w
1z
1~
0!!
0"!
1$!
0%!
0&!
1(!
0)!
1*!
0+!
1,!
0-!
1.!
0J"
0E"
0."
1<"
05"
1="
00"
0/"
0@"
0$"
1U
1V
1X
0.!
0,!
0*!
1&!
0'!
1"!
0#!
0~
1~
0$!
1%!
1*
1(
1'
1$"
1@"
1/"
0="
0<"
1."
1$!
0%!
0(!
0."
15"
0&!
1'!
05"
10"
1&!
0'!
1="
1(!
0="
0(!
00"
10"
#370000
01
0F
0`
#380000
11
1F
1`
1S!
1Q!
1[!
0\!
0u!
0s!
0,"
1-"
17!
0b
04!
1c
0m
1p
06!
0$!
1%!
0~
1!!
0h!
1j!
1""
0#"
1?"
15"
1."
0O
1N
0"!
1#!
0&!
1'!
0n
1d
14!
0c
0z
0t
0u
1H!
0w
05!
18!
0:
19
1<"
1="
1l!
0j!
1n
0d
1e
1(!
1$!
1E"
16"
1J"
15!
0o
0l!
0k!
00"
05"
0$!
1~
0!!
0e
1f
1o
15"
0."
1k!
1[
0U
0V
1"!
0#!
0f
1-
0(
0'
0<"
1$!
0%!
05"
1&!
0'!
0="
0(!
10"
#390000
01
0F
0`
#400000
11
1F
1`
1\!
0-"
07!
1b
0h
1i
0p
1h!
1;"
04"
1#"
1O
04!
1c
0r
1}
1/!
0H!
1I!
08!
1:
1j!
0n
1d
1:"
0A"
05!
0~
1!!
1l!
1~
0"!
1#!
0$!
1%!
0&!
1'!
1(!
1*!
1,!
1.!
1e
1."
0o
1"!
0."
1<"
15"
1="
00"
0/"
0@"
0$"
0k!
1Z
0[
1Y
0X
0(!
1)!
1&!
1$!
0<"
1f
0-
1,
1+
0*
10"
0="
05"
0*!
1+!
1/"
0,!
1-!
1@"
0.!
1$"
#410000
01
0F
0`
#420000
11
1F
1`
1Y!
0Z!
0[!
0\!
0*"
1+"
1,"
1-"
17!
0b
14!
0c
1n
0d
0e
19!
1g
1h
0i
1x
0h!
0j!
0l!
1k!
02"
0;"
14"
0v!
0O
0N
0M
1L
1:!
1e
09!
0n
04!
0}
1r
1|
0/!
13!
0I!
1K!
0f
1o
15!
18!
0:
09
08
17
0m!
0k!
1l!
1j!
0:!
0:"
0H"
1A"
08"
05!
0o
1f
1;!
0~
1m!
0f
15!
08!
0;!
1~
0!!
0"!
0$!
0&!
1(!
0)!
1*!
0+!
1,!
0-!
1.!
1."
0."
1<"
15"
1="
00"
0/"
0@"
0$"
1Q
0Z
0Y
1X
0.!
0,!
0*!
1"!
0#!
0,
0+
1*
1#
1$"
1@"
1/"
0<"
1$!
0%!
05"
1&!
0'!
0="
0(!
10"
#430000
01
0F
0`
#440000
11
1F
1`
0Y!
1[!
1*"
0,"
14!
1a
0e
1p
0x
16!
0j!
0F"
1k!
0#"
1v!
0?"
1N
0L
18!
0|
03!
1J!
0K!
1f
05!
19
07
1H"
18"
0f
15!
0Q
1T
1&
0#
#450000
01
0F
0`
#460000
11
1F
1`
1\!
0-"
0a
07!
1b
0g
0h
0p
06!
1F"
1h!
12"
1;"
1#"
1?"
1O
04!
1c
1}
0r
0{
0J!
08!
1:
1j!
1n
1:"
1G"
05!
0~
1!!
0l!
1~
0"!
1#!
0$!
1%!
0&!
1'!
1(!
1*!
1,!
1.!
1."
1o
1"!
0."
1<"
15"
1="
00"
0/"
0@"
0$"
0T
0X
0(!
1)!
1&!
1$!
0<"
0*
0&
10"
0="
05"
0*!
1+!
1/"
0,!
1-!
1@"
0.!
1$"
#470000
01
0F
0`
#480000
