Loading db file '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/home/112/penguin72777/Hw1/cpu_v2_hw1/sim/SRAM/SRAM_WC.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: Q-2019.12
Date   : Mon Jan 22 19:32:46 2024
****************************************


Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/112/penguin72777/Hw1/cpu_v2_hw1/sim/SRAM/SRAM_WC.db)


Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
top                    enG1000K          fsa0m_a_generic_core_ss1p62v125c
cpu                    enG50K            fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_0         enG500K           fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_1         enG500K           fsa0m_a_generic_core_ss1p62v125c
cpu_DW01_cmp2_1        enG5K             fsa0m_a_generic_core_ss1p62v125c
cpu_DW01_inc_2         enG5K             fsa0m_a_generic_core_ss1p62v125c
cpu_DW01_inc_3         enG5K             fsa0m_a_generic_core_ss1p62v125c
cpu_DW01_sub_1         enG5K             fsa0m_a_generic_core_ss1p62v125c
cpu_DW01_add_4         enG5K             fsa0m_a_generic_core_ss1p62v125c
cpu_DW01_cmp6_1        enG5K             fsa0m_a_generic_core_ss1p62v125c
cpu_DW01_add_5         enG5K             fsa0m_a_generic_core_ss1p62v125c
cpu_DW01_add_6         enG5K             fsa0m_a_generic_core_ss1p62v125c
cpu_DW01_add_7         enG5K             fsa0m_a_generic_core_ss1p62v125c
cpu_DW_mult_tc_5       enG30K            fsa0m_a_generic_core_ss1p62v125c


Global Operating Voltage = 1.62 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 151.4673 mW   (99%)
  Net Switching Power  =   1.6223 mW    (1%)
                         ---------
Total Dynamic Power    = 153.0896 mW  (100%)

Cell Leakage Power     =   1.2418 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory           143.4275        9.5459e-02        1.2171e+09          144.7401  (  93.79%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           7.5999            0.1175        5.4009e+06            7.7228  (   5.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.4399            1.4093        1.9239e+07            1.8684  (   1.21%)
--------------------------------------------------------------------------------------------------
Total            151.4673 mW         1.6223 mW     1.2418e+09 pW       154.3314 mW
1
