begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- LiveStackAnalysis.h - Live Stack Slot Analysis ----------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file implements the live stack slot analysis pass. It is analogous to
end_comment

begin_comment
comment|// live interval analysis except it's analyzing liveness of stack slots rather
end_comment

begin_comment
comment|// than registers.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_CODEGEN_LIVESTACK_ANALYSIS_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_CODEGEN_LIVESTACK_ANALYSIS_H
end_define

begin_include
include|#
directive|include
file|"llvm/CodeGen/MachineFunctionPass.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/LiveInterval.h"
end_include

begin_include
include|#
directive|include
file|"llvm/Target/TargetRegisterInfo.h"
end_include

begin_include
include|#
directive|include
file|"llvm/Support/Allocator.h"
end_include

begin_include
include|#
directive|include
file|<map>
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
name|class
name|LiveStacks
range|:
name|public
name|MachineFunctionPass
block|{
comment|/// Special pool allocator for VNInfo's (LiveInterval val#).
comment|///
name|BumpPtrAllocator
name|VNInfoAllocator
block|;
comment|/// S2IMap - Stack slot indices to live interval mapping.
comment|///
typedef|typedef
name|std
operator|::
name|map
operator|<
name|int
operator|,
name|LiveInterval
operator|>
name|SS2IntervalMap
expr_stmt|;
name|SS2IntervalMap
name|S2IMap
decl_stmt|;
comment|/// S2RCMap - Stack slot indices to register class mapping.
name|std
operator|::
name|map
operator|<
name|int
operator|,
specifier|const
name|TargetRegisterClass
operator|*
operator|>
name|S2RCMap
expr_stmt|;
name|public
label|:
specifier|static
name|char
name|ID
decl_stmt|;
comment|// Pass identification, replacement for typeid
name|LiveStacks
argument_list|()
operator|:
name|MachineFunctionPass
argument_list|(
argument|&ID
argument_list|)
block|{}
typedef|typedef
name|SS2IntervalMap
operator|::
name|iterator
name|iterator
expr_stmt|;
typedef|typedef
name|SS2IntervalMap
operator|::
name|const_iterator
name|const_iterator
expr_stmt|;
name|const_iterator
name|begin
argument_list|()
specifier|const
block|{
return|return
name|S2IMap
operator|.
name|begin
argument_list|()
return|;
block|}
name|const_iterator
name|end
argument_list|()
specifier|const
block|{
return|return
name|S2IMap
operator|.
name|end
argument_list|()
return|;
block|}
name|iterator
name|begin
parameter_list|()
block|{
return|return
name|S2IMap
operator|.
name|begin
argument_list|()
return|;
block|}
name|iterator
name|end
parameter_list|()
block|{
return|return
name|S2IMap
operator|.
name|end
argument_list|()
return|;
block|}
name|unsigned
name|getNumIntervals
argument_list|()
specifier|const
block|{
return|return
operator|(
name|unsigned
operator|)
name|S2IMap
operator|.
name|size
argument_list|()
return|;
block|}
name|LiveInterval
modifier|&
name|getOrCreateInterval
parameter_list|(
name|int
name|Slot
parameter_list|,
specifier|const
name|TargetRegisterClass
modifier|*
name|RC
parameter_list|)
block|{
name|assert
argument_list|(
name|Slot
operator|>=
literal|0
operator|&&
literal|"Spill slot indice must be>= 0"
argument_list|)
expr_stmt|;
name|SS2IntervalMap
operator|::
name|iterator
name|I
operator|=
name|S2IMap
operator|.
name|find
argument_list|(
name|Slot
argument_list|)
expr_stmt|;
if|if
condition|(
name|I
operator|==
name|S2IMap
operator|.
name|end
argument_list|()
condition|)
block|{
name|I
operator|=
name|S2IMap
operator|.
name|insert
argument_list|(
name|I
argument_list|,
name|std
operator|::
name|make_pair
argument_list|(
name|Slot
argument_list|,
name|LiveInterval
argument_list|(
name|Slot
argument_list|,
literal|0.0F
argument_list|,
name|true
argument_list|)
argument_list|)
argument_list|)
expr_stmt|;
name|S2RCMap
operator|.
name|insert
argument_list|(
name|std
operator|::
name|make_pair
argument_list|(
name|Slot
argument_list|,
name|RC
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|// Use the largest common subclass register class.
specifier|const
name|TargetRegisterClass
modifier|*
name|OldRC
init|=
name|S2RCMap
index|[
name|Slot
index|]
decl_stmt|;
name|S2RCMap
index|[
name|Slot
index|]
operator|=
name|getCommonSubClass
argument_list|(
name|OldRC
argument_list|,
name|RC
argument_list|)
expr_stmt|;
block|}
return|return
name|I
operator|->
name|second
return|;
block|}
name|LiveInterval
modifier|&
name|getInterval
parameter_list|(
name|int
name|Slot
parameter_list|)
block|{
name|assert
argument_list|(
name|Slot
operator|>=
literal|0
operator|&&
literal|"Spill slot indice must be>= 0"
argument_list|)
expr_stmt|;
name|SS2IntervalMap
operator|::
name|iterator
name|I
operator|=
name|S2IMap
operator|.
name|find
argument_list|(
name|Slot
argument_list|)
expr_stmt|;
name|assert
argument_list|(
name|I
operator|!=
name|S2IMap
operator|.
name|end
argument_list|()
operator|&&
literal|"Interval does not exist for stack slot"
argument_list|)
expr_stmt|;
return|return
name|I
operator|->
name|second
return|;
block|}
specifier|const
name|LiveInterval
modifier|&
name|getInterval
argument_list|(
name|int
name|Slot
argument_list|)
decl|const
block|{
name|assert
argument_list|(
name|Slot
operator|>=
literal|0
operator|&&
literal|"Spill slot indice must be>= 0"
argument_list|)
expr_stmt|;
name|SS2IntervalMap
operator|::
name|const_iterator
name|I
operator|=
name|S2IMap
operator|.
name|find
argument_list|(
name|Slot
argument_list|)
expr_stmt|;
name|assert
argument_list|(
name|I
operator|!=
name|S2IMap
operator|.
name|end
argument_list|()
operator|&&
literal|"Interval does not exist for stack slot"
argument_list|)
expr_stmt|;
return|return
name|I
operator|->
name|second
return|;
block|}
name|bool
name|hasInterval
argument_list|(
name|int
name|Slot
argument_list|)
decl|const
block|{
return|return
name|S2IMap
operator|.
name|count
argument_list|(
name|Slot
argument_list|)
return|;
block|}
specifier|const
name|TargetRegisterClass
modifier|*
name|getIntervalRegClass
argument_list|(
name|int
name|Slot
argument_list|)
decl|const
block|{
name|assert
argument_list|(
name|Slot
operator|>=
literal|0
operator|&&
literal|"Spill slot indice must be>= 0"
argument_list|)
expr_stmt|;
name|std
operator|::
name|map
operator|<
name|int
operator|,
specifier|const
name|TargetRegisterClass
operator|*
operator|>
operator|::
name|const_iterator
name|I
operator|=
name|S2RCMap
operator|.
name|find
argument_list|(
name|Slot
argument_list|)
expr_stmt|;
name|assert
argument_list|(
name|I
operator|!=
name|S2RCMap
operator|.
name|end
argument_list|()
operator|&&
literal|"Register class info does not exist for stack slot"
argument_list|)
expr_stmt|;
return|return
name|I
operator|->
name|second
return|;
block|}
name|BumpPtrAllocator
modifier|&
name|getVNInfoAllocator
parameter_list|()
block|{
return|return
name|VNInfoAllocator
return|;
block|}
name|virtual
name|void
name|getAnalysisUsage
argument_list|(
name|AnalysisUsage
operator|&
name|AU
argument_list|)
decl|const
decl_stmt|;
name|virtual
name|void
name|releaseMemory
parameter_list|()
function_decl|;
comment|/// runOnMachineFunction - pass entry point
name|virtual
name|bool
name|runOnMachineFunction
parameter_list|(
name|MachineFunction
modifier|&
parameter_list|)
function_decl|;
comment|/// print - Implement the dump method.
name|virtual
name|void
name|print
argument_list|(
name|raw_ostream
operator|&
name|O
argument_list|,
specifier|const
name|Module
operator|*
operator|=
literal|0
argument_list|)
decl|const
decl_stmt|;
block|}
end_decl_stmt

begin_empty_stmt
empty_stmt|;
end_empty_stmt

begin_endif
unit|}
endif|#
directive|endif
end_endif

begin_comment
comment|/* LLVM_CODEGEN_LIVESTACK_ANALYSIS_H */
end_comment

end_unit

