# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Oct 20 01:58:23 2018
# 
# Allegro PCB Router v17-2-50 made 2017/01/16 at 14:16:53
# Running on: lee-pc, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Batch File Name: pasde.do
# Did File Name: E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/specctra.did
# Current time = Sat Oct 20 01:58:23 2018
# PCB E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-671.2600 ylo=-562.9900 xhi=671.2600 yhi=562.9900
# Total 31 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# Via VIA16D8 z=1, 2 xlo= -8.0000 ylo= -8.0000 xhi=  8.0000 yhi=  8.0000
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# Wires Processed 197, Vias Processed 59
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 38, Images Processed 46, Padstacks Processed 12
# Nets Processed 26, Net Terminals 180
# PCB Area=1249307.738  EIC=10  Area/EIC=124930.774  SMDs=28
# Total Pin Count: 144
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 57, at vias 14 Total Vias 59
# Percent Connected   67.71
# Manhattan Length 36053.5400 Horizontal 20988.9910 Vertical 15064.5490
# Routed Length 40890.3032 Horizontal 24110.7000 Vertical 19792.4200
# Ratio Actual / Manhattan   1.1342
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Total Conflicts: 77 (Cross: 0, Clear: 77, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaaae08420.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Oct 20 01:58:25 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 57, at vias 14 Total Vias 59
# Percent Connected   67.71
# Manhattan Length 36053.5400 Horizontal 20988.9910 Vertical 15064.5490
# Routed Length 40890.3032 Horizontal 24110.7000 Vertical 19792.4200
# Ratio Actual / Manhattan   1.1342
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 25
# Routing 199 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 11 bend points have been removed.
# Total Conflicts: 19 (Cross: 12, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 142 Successes 126 Failures 16 Vias 53
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 183 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 13 bend points have been removed.
# Total Conflicts: 12 (Cross: 11, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 140 Successes 126 Failures 14 Vias 51
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.3685
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 183 wires.
# Total Conflicts: 13 (Cross: 12, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 142 Successes 127 Failures 15 Vias 48
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Conflict Reduction -0.0832
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 186 wires.
# 7 bend points have been removed.
# 0 bend points have been removed.
# 11 bend points have been removed.
# Total Conflicts: 9 (Cross: 8, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 142 Successes 127 Failures 15 Vias 51
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.3077
# End Pass 4 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 5 of 25
# Routing 35 wires.
# Total Conflicts: 7 (Cross: 6, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 27 Successes 20 Failures 7 Vias 54
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 25
# Start Route Pass 6 of 25
# Routing 43 wires.
# Total Conflicts: 9 (Cross: 6, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 36 Successes 28 Failures 8 Vias 53
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 28 wires.
# Total Conflicts: 8 (Cross: 5, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 23 Successes 15 Failures 8 Vias 53
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 43 wires.
# Total Conflicts: 8 (Cross: 5, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 36 Successes 28 Failures 8 Vias 53
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 25 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 5 (Cross: 4, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 21 Successes 13 Failures 8 Vias 54
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 40 wires.
# Total Conflicts: 4 (Cross: 3, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 34 Successes 26 Failures 8 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 16 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 14 Successes 7 Failures 7 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 18 wires.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 14 Successes 6 Failures 8 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 10 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 2 Failures 7 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 18 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 6 Failures 7 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 10 wires.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 8 Successes 2 Failures 6 Vias 58
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 14 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 11 Successes 4 Failures 7 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 13 wires.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 3 Failures 6 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 14 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 11 Successes 4 Failures 7 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 3 Failures 6 Vias 58
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 14 wires.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 12 Successes 4 Failures 8 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 10 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 2 Failures 7 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Start Route Pass 22 of 25
# Routing 18 wires.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 14 Successes 6 Failures 8 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Start Route Pass 23 of 25
# Routing 10 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 2 Failures 7 Vias 57
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Start Route Pass 24 of 25
# Routing 18 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 14 Successes 6 Failures 8 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 24 of 25
# Start Route Pass 25 of 25
# Routing 10 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 2 Failures 7 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 25 of 25
# Cpu Time = 0:00:08  Elapsed Time = 0:00:07
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    12|     7|  16|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    11|     1|  14|    0|   51|    0|   0| 36|  0:00:00|  0:00:00|
# Route    |  3|    12|     1|  15|    0|   48|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|     8|     1|  15|    0|   51|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     6|     1|   7|    0|   54|    0|   0| 22|  0:00:00|  0:00:01|
# Route    |  6|     6|     3|   8|    0|   53|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  7|     5|     3|   8|    0|   53|    0|   0| 11|  0:00:00|  0:00:02|
# Route    |  8|     5|     3|   8|    1|   53|    0|   0|  0|  0:00:01|  0:00:03|
# Route    |  9|     4|     1|   8|    1|   54|    0|   0| 37|  0:00:00|  0:00:03|
# Route    | 10|     3|     1|   8|    1|   56|    0|   0| 20|  0:00:00|  0:00:03|
# Route    | 11|     2|     1|   7|    1|   57|    0|   0| 25|  0:00:00|  0:00:03|
# Route    | 12|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:03|
# Route    | 13|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 14|     1|     1|   7|    1|   58|    0|   0| 33|  0:00:00|  0:00:03|
# Route    | 15|     1|     1|   6|    1|   58|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 16|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 17|     1|     1|   6|    1|   58|    0|   0| 33|  0:00:00|  0:00:04|
# Route    | 18|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 19|     1|     1|   6|    1|   58|    0|   0| 33|  0:00:01|  0:00:05|
# Route    | 20|     1|     1|   8|    1|   58|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 21|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 22|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:05|
# Route    | 23|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 24|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:06|
# Route    | 25|     1|     1|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 16 Total Vias 58
# Percent Connected   95.83
# Manhattan Length 36383.7100 Horizontal 21141.5810 Vertical 15242.1290
# Routed Length 42963.0356 Horizontal 24112.4300 Vertical 19914.3000
# Ratio Actual / Manhattan   1.1808
# Unconnected Length 247.2800 Horizontal  15.3500 Vertical 231.9300
clean 2
# Current time = Sat Oct 20 01:58:32 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 16 Total Vias 58
# Percent Connected   95.83
# Manhattan Length 36383.7100 Horizontal 21141.5810 Vertical 15242.1290
# Routed Length 42963.0356 Horizontal 24112.4300 Vertical 19914.3000
# Ratio Actual / Manhattan   1.1808
# Unconnected Length 247.2800 Horizontal  15.3500 Vertical 231.9300
# Start Clean Pass 1 of 2
# Routing 190 wires.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 146 Successes 130 Failures 16 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 195 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 141 Successes 124 Failures 17 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    12|     7|  16|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    11|     1|  14|    0|   51|    0|   0| 36|  0:00:00|  0:00:00|
# Route    |  3|    12|     1|  15|    0|   48|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|     8|     1|  15|    0|   51|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     6|     1|   7|    0|   54|    0|   0| 22|  0:00:00|  0:00:01|
# Route    |  6|     6|     3|   8|    0|   53|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  7|     5|     3|   8|    0|   53|    0|   0| 11|  0:00:00|  0:00:02|
# Route    |  8|     5|     3|   8|    1|   53|    0|   0|  0|  0:00:01|  0:00:03|
# Route    |  9|     4|     1|   8|    1|   54|    0|   0| 37|  0:00:00|  0:00:03|
# Route    | 10|     3|     1|   8|    1|   56|    0|   0| 20|  0:00:00|  0:00:03|
# Route    | 11|     2|     1|   7|    1|   57|    0|   0| 25|  0:00:00|  0:00:03|
# Route    | 12|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:03|
# Route    | 13|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 14|     1|     1|   7|    1|   58|    0|   0| 33|  0:00:00|  0:00:03|
# Route    | 15|     1|     1|   6|    1|   58|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 16|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 17|     1|     1|   6|    1|   58|    0|   0| 33|  0:00:00|  0:00:04|
# Route    | 18|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 19|     1|     1|   6|    1|   58|    0|   0| 33|  0:00:01|  0:00:05|
# Route    | 20|     1|     1|   8|    1|   58|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 21|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 22|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:05|
# Route    | 23|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 24|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:06|
# Route    | 25|     1|     1|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 26|     1|     1|  16|    1|   56|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 27|     1|     1|  17|    1|   56|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 54, at vias 15 Total Vias 56
# Percent Connected   95.83
# Manhattan Length 36387.6900 Horizontal 21173.2880 Vertical 15214.4020
# Routed Length 43028.9876 Horizontal 24251.2000 Vertical 19836.6200
# Ratio Actual / Manhattan   1.1825
# Unconnected Length 247.2800 Horizontal  15.3500 Vertical 231.9300
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Sat Oct 20 01:58:33 2018
# 6 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 129
# 90 degree wire corners are preferred.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 15 Total Vias 56
# Percent Connected   95.83
# Manhattan Length 36387.6900 Horizontal 21173.2880 Vertical 15214.4020
# Routed Length 41077.4306 Horizontal 24317.6900 Vertical 19905.3200
# Ratio Actual / Manhattan   1.1289
# Unconnected Length 247.2800 Horizontal  15.3500 Vertical 231.9300
write routes (changed_only) (reset_changed) C:/Users/Lee/AppData/Local/Temp/#Taaaaaf08420.tmp
# Routing Written to File C:/Users/Lee/AppData/Local/Temp/#Taaaaaf08420.tmp
# Loading Do File C:/Users/Lee/AppData/Local/Temp/#Taaaaag08420.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Oct 20 01:58:56 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 15 Total Vias 56
# Percent Connected   95.83
# Manhattan Length 36387.6900 Horizontal 21173.2880 Vertical 15214.4020
# Routed Length 41077.4306 Horizontal 24317.6900 Vertical 19905.3200
# Ratio Actual / Manhattan   1.1289
# Unconnected Length 247.2800 Horizontal  15.3500 Vertical 231.9300
# Start Route Pass 1 of 25
# Routing 189 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 145 Successes 128 Failures 17 Vias 58
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 14 bend points have been removed.
# 0 bend points have been removed.
# 9 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 19 wires.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 15 Successes 7 Failures 8 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 10 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 2 Failures 7 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 19 wires.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 15 Successes 7 Failures 8 Vias 58
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 10 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 2 Failures 7 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 25
# Start Route Pass 6 of 25
# Routing 19 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 14 Successes 7 Failures 7 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 10 wires.
# Total Conflicts: 2 (Cross: 1, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 8 Successes 2 Failures 6 Vias 58
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 16 wires.
# Total Conflicts: 8 (Cross: 5, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 13 Successes 6 Failures 7 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 17 wires.
# Total Conflicts: 4 (Cross: 3, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 11 Successes 5 Failures 6 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 22 wires.
# Total Conflicts: 7 (Cross: 4, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 17 Successes 9 Failures 8 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 21 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 5 (Cross: 4, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 16 Successes 10 Failures 6 Vias 56
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 34 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 29 Successes 22 Failures 7 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 13 wires.
# Total Conflicts: 4 (Cross: 3, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 3 Failures 6 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 28 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 26 Successes 19 Failures 7 Vias 57
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 13 wires.
# Total Conflicts: 5 (Cross: 2, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 3 Failures 6 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 26 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 21 Successes 14 Failures 7 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 13 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 9 Successes 3 Failures 6 Vias 57
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 19 wires.
# Total Conflicts: 7 (Cross: 4, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 14 Successes 7 Failures 7 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 18 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 12 Successes 6 Failures 6 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 19 wires.
# Total Conflicts: 6 (Cross: 3, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 15 Successes 7 Failures 8 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 19 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 18 Successes 11 Failures 7 Vias 57
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Start Route Pass 22 of 25
# Routing 19 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 15 Successes 7 Failures 8 Vias 57
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Start Route Pass 23 of 25
# Routing 13 wires.
# Total Conflicts: 6 (Cross: 3, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 10 Successes 3 Failures 7 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Start Route Pass 24 of 25
# Routing 25 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 21 Successes 13 Failures 8 Vias 57
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 24 of 25
# Start Route Pass 25 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 10 Successes 3 Failures 7 Vias 58
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 25 of 25
# Cpu Time = 0:00:08  Elapsed Time = 0:00:07
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    12|     7|  16|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    11|     1|  14|    0|   51|    0|   0| 36|  0:00:00|  0:00:00|
# Route    |  3|    12|     1|  15|    0|   48|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|     8|     1|  15|    0|   51|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     6|     1|   7|    0|   54|    0|   0| 22|  0:00:00|  0:00:01|
# Route    |  6|     6|     3|   8|    0|   53|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  7|     5|     3|   8|    0|   53|    0|   0| 11|  0:00:00|  0:00:02|
# Route    |  8|     5|     3|   8|    1|   53|    0|   0|  0|  0:00:01|  0:00:03|
# Route    |  9|     4|     1|   8|    1|   54|    0|   0| 37|  0:00:00|  0:00:03|
# Route    | 10|     3|     1|   8|    1|   56|    0|   0| 20|  0:00:00|  0:00:03|
# Route    | 11|     2|     1|   7|    1|   57|    0|   0| 25|  0:00:00|  0:00:03|
# Route    | 12|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:03|
# Route    | 13|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 14|     1|     1|   7|    1|   58|    0|   0| 33|  0:00:00|  0:00:03|
# Route    | 15|     1|     1|   6|    1|   58|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 16|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 17|     1|     1|   6|    1|   58|    0|   0| 33|  0:00:00|  0:00:04|
# Route    | 18|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 19|     1|     1|   6|    1|   58|    0|   0| 33|  0:00:01|  0:00:05|
# Route    | 20|     1|     1|   8|    1|   58|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 21|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 22|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:05|
# Route    | 23|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 24|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:06|
# Route    | 25|     1|     1|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 26|     1|     1|  16|    1|   56|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 27|     1|     1|  17|    1|   56|    0|   0|   |  0:00:00|  0:00:06|
# Miter    | 27|     1|     1|   0|    1|   56|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     2|     1|  17|    1|   58|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:07|
# Route    | 30|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 31|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:01|  0:00:08|
# Route    | 32|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 33|     1|     1|   7|    1|   58|    0|   0| 33|  0:00:00|  0:00:08|
# Route    | 34|     1|     1|   6|    1|   58|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 35|     5|     3|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 36|     3|     1|   6|    1|   57|    0|   0| 50|  0:00:00|  0:00:09|
# Route    | 37|     4|     3|   8|    1|   56|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 38|     4|     1|   6|    1|   56|    0|   0| 28|  0:00:00|  0:00:09|
# Route    | 39|     2|     1|   7|    1|   57|    0|   0| 40|  0:00:00|  0:00:09|
# Route    | 40|     3|     1|   6|    1|   58|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 41|     2|     1|   7|    1|   57|    0|   0| 25|  0:00:01|  0:00:10|
# Route    | 42|     2|     3|   6|    1|   58|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 43|     2|     1|   7|    1|   57|    0|   0| 40|  0:00:00|  0:00:10|
# Route    | 44|     2|     1|   6|    1|   57|    0|   0|  0|  0:00:01|  0:00:11|
# Route    | 45|     4|     3|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 46|     2|     1|   6|    1|   57|    0|   0| 57|  0:00:00|  0:00:11|
# Route    | 47|     3|     3|   8|    1|   58|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 48|     2|     1|   7|    1|   57|    0|   0| 50|  0:00:01|  0:00:12|
# Route    | 49|     2|     1|   8|    1|   57|    0|   0|  0|  0:00:00|  0:00:12|
# Route    | 50|     3|     3|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:12|
# Route    | 51|     2|     1|   8|    1|   57|    0|   0| 50|  0:00:01|  0:00:13|
# Route    | 52|     2|     1|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:13|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:13
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 53, at vias 16 Total Vias 58
# Percent Connected   94.79
# Manhattan Length 35887.2700 Horizontal 20882.2840 Vertical 15004.9860
# Routed Length 42760.9239 Horizontal 24067.2300 Vertical 19882.3600
# Ratio Actual / Manhattan   1.1915
# Unconnected Length 247.2800 Horizontal  15.3500 Vertical 231.9300
clean 2
# Current time = Sat Oct 20 01:59:03 2018
# 
#    VIA     TOP   BOTTOM 
# 
#    TOP  -------  VIA16D8
# BOTTOM  VIA16D8  -------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 53, at vias 16 Total Vias 58
# Percent Connected   94.79
# Manhattan Length 35887.2700 Horizontal 20882.2840 Vertical 15004.9860
# Routed Length 42760.9239 Horizontal 24067.2300 Vertical 19882.3600
# Ratio Actual / Manhattan   1.1915
# Unconnected Length 247.2800 Horizontal  15.3500 Vertical 231.9300
# Start Clean Pass 1 of 2
# Routing 191 wires.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 145 Successes 128 Failures 17 Vias 55
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 192 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 146 Successes 128 Failures 18 Vias 55
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance=10.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    12|     7|  16|    0|   53|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    11|     1|  14|    0|   51|    0|   0| 36|  0:00:00|  0:00:00|
# Route    |  3|    12|     1|  15|    0|   48|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  4|     8|     1|  15|    0|   51|    0|   0| 30|  0:00:00|  0:00:01|
# Route    |  5|     6|     1|   7|    0|   54|    0|   0| 22|  0:00:00|  0:00:01|
# Route    |  6|     6|     3|   8|    0|   53|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  7|     5|     3|   8|    0|   53|    0|   0| 11|  0:00:00|  0:00:02|
# Route    |  8|     5|     3|   8|    1|   53|    0|   0|  0|  0:00:01|  0:00:03|
# Route    |  9|     4|     1|   8|    1|   54|    0|   0| 37|  0:00:00|  0:00:03|
# Route    | 10|     3|     1|   8|    1|   56|    0|   0| 20|  0:00:00|  0:00:03|
# Route    | 11|     2|     1|   7|    1|   57|    0|   0| 25|  0:00:00|  0:00:03|
# Route    | 12|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:03|
# Route    | 13|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 14|     1|     1|   7|    1|   58|    0|   0| 33|  0:00:00|  0:00:03|
# Route    | 15|     1|     1|   6|    1|   58|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 16|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 17|     1|     1|   6|    1|   58|    0|   0| 33|  0:00:00|  0:00:04|
# Route    | 18|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 19|     1|     1|   6|    1|   58|    0|   0| 33|  0:00:01|  0:00:05|
# Route    | 20|     1|     1|   8|    1|   58|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 21|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 22|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:05|
# Route    | 23|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 24|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:06|
# Route    | 25|     1|     1|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 26|     1|     1|  16|    1|   56|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 27|     1|     1|  17|    1|   56|    0|   0|   |  0:00:00|  0:00:06|
# Miter    | 27|     1|     1|   0|    1|   56|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     2|     1|  17|    1|   58|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:00|  0:00:07|
# Route    | 30|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 31|     1|     1|   8|    1|   58|    0|   0| 33|  0:00:01|  0:00:08|
# Route    | 32|     2|     1|   7|    1|   57|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 33|     1|     1|   7|    1|   58|    0|   0| 33|  0:00:00|  0:00:08|
# Route    | 34|     1|     1|   6|    1|   58|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 35|     5|     3|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 36|     3|     1|   6|    1|   57|    0|   0| 50|  0:00:00|  0:00:09|
# Route    | 37|     4|     3|   8|    1|   56|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 38|     4|     1|   6|    1|   56|    0|   0| 28|  0:00:00|  0:00:09|
# Route    | 39|     2|     1|   7|    1|   57|    0|   0| 40|  0:00:00|  0:00:09|
# Route    | 40|     3|     1|   6|    1|   58|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 41|     2|     1|   7|    1|   57|    0|   0| 25|  0:00:01|  0:00:10|
# Route    | 42|     2|     3|   6|    1|   58|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 43|     2|     1|   7|    1|   57|    0|   0| 40|  0:00:00|  0:00:10|
# Route    | 44|     2|     1|   6|    1|   57|    0|   0|  0|  0:00:01|  0:00:11|
# Route    | 45|     4|     3|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 46|     2|     1|   6|    1|   57|    0|   0| 57|  0:00:00|  0:00:11|
# Route    | 47|     3|     3|   8|    1|   58|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 48|     2|     1|   7|    1|   57|    0|   0| 50|  0:00:01|  0:00:12|
# Route    | 49|     2|     1|   8|    1|   57|    0|   0|  0|  0:00:00|  0:00:12|
# Route    | 50|     3|     3|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:12|
# Route    | 51|     2|     1|   8|    1|   57|    0|   0| 50|  0:00:01|  0:00:13|
# Route    | 52|     2|     1|   7|    1|   58|    0|   0|  0|  0:00:00|  0:00:13|
# Clean    | 53|     2|     1|  17|    1|   55|    0|   0|   |  0:00:00|  0:00:13|
# Clean    | 54|     2|     1|  18|    1|   55|    0|   0|   |  0:00:00|  0:00:13|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:13
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 53, at vias 15 Total Vias 55
# Percent Connected   94.79
# Manhattan Length 36202.1700 Horizontal 21053.3540 Vertical 15148.8160
# Routed Length 42865.1783 Horizontal 24245.0700 Vertical 19722.7400
# Ratio Actual / Manhattan   1.1840
# Unconnected Length 247.2800 Horizontal  15.3500 Vertical 231.9300
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Sat Oct 20 01:59:04 2018
# 5 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 130
# 90 degree wire corners are preferred.
# Total Conflicts: 3 (Cross: 2, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro\FPMEMORY.dsn
# Nets 26 Connections 96 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 52, at vias 15 Total Vias 55
# Percent Connected   94.79
# Manhattan Length 36202.1700 Horizontal 21053.3540 Vertical 15148.8160
# Routed Length 40874.5301 Horizontal 24285.0700 Vertical 19786.2900
# Ratio Actual / Manhattan   1.1291
# Unconnected Length 247.2800 Horizontal  15.3500 Vertical 231.9300
write routes (changed_only) (reset_changed) C:/Users/Lee/AppData/Local/Temp/#Taaaaah08420.tmp
# Routing Written to File C:/Users/Lee/AppData/Local/Temp/#Taaaaah08420.tmp
quit
