
*** Running vivado
    with args -log LAB4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LAB4.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LAB4.tcl -notrace
Command: synth_design -top LAB4 -part xc7z010clg400-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
F:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
F:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci

INFO: [IP_Flow 19-2162] IP 'mclk_gen' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-1' used to customize the IP 'mclk_gen' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 713.559 ; gain = 176.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LAB4' [F:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/new/LAB4.vhd:44]
INFO: [Synth 8-3491] module 'ssm2603_i2s' declared at 'F:/EE478 LAB4/LAB4/ssm2603_i2s.vhd:34' bound to instance 'codec' of component 'ssm2603_i2s' [F:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/new/LAB4.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ssm2603_i2s' [F:/EE478 LAB4/LAB4/ssm2603_i2s.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mclk_gen' [F:/EE478 LAB4/LAB4/LAB4.runs/synth_2/.Xil/Vivado-5164-DESKTOP-BLRKV0P/realtime/mclk_gen_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'ssm2603_i2s' (1#1) [F:/EE478 LAB4/LAB4/ssm2603_i2s.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'LAB4' (2#1) [F:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/new/LAB4.vhd:44]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[23]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[22]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[21]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[20]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[19]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[18]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[17]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[16]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[15]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[14]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[13]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[12]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[11]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[10]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[9]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[8]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[7]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[6]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[5]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[4]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[3]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[2]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[1]
WARNING: [Synth 8-3331] design ssm2603_i2s has unconnected port l_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 778.355 ; gain = 241.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 778.355 ; gain = 241.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 778.355 ; gain = 241.328
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen/mclk_gen_in_context.xdc] for cell 'codec/clk_gen'
Finished Parsing XDC File [f:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen/mclk_gen_in_context.xdc] for cell 'codec/clk_gen'
Parsing XDC File [F:/EE478 LAB4/LAB4/LAB4.srcs/constrs_1/new/LAB4.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [F:/EE478 LAB4/LAB4/LAB4.srcs/constrs_1/new/LAB4.xdc:15]
WARNING: [Vivado 12-508] No pins matched 'clk'. [F:/EE478 LAB4/LAB4/LAB4.srcs/constrs_1/new/LAB4.xdc:16]
WARNING: [Vivado 12-508] No pins matched 'mclk'. [F:/EE478 LAB4/LAB4/LAB4.srcs/constrs_1/new/LAB4.xdc:16]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing '', please type 'create_generated_clock -help' for usage info. [F:/EE478 LAB4/LAB4/LAB4.srcs/constrs_1/new/LAB4.xdc:16]
Finished Parsing XDC File [F:/EE478 LAB4/LAB4/LAB4.srcs/constrs_1/new/LAB4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/EE478 LAB4/LAB4/LAB4.srcs/constrs_1/new/LAB4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LAB4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LAB4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 896.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 896.527 ; gain = 359.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 896.527 ; gain = 359.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {f:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen/mclk_gen_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {f:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen/mclk_gen_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for codec/clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 896.527 ; gain = 359.500
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LAB4'
WARNING: [Synth 8-327] inferring latch for variable 'tone_terminal_count_reg' [F:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/new/LAB4.vhd:180]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                       0000000001 |                             0000
                   note1 |                       0000000010 |                             0001
                   note2 |                       0000000100 |                             0010
                   note3 |                       0000001000 |                             0011
                   note4 |                       0000010000 |                             0100
                   note5 |                       0000100000 |                             0101
                   note6 |                       0001000000 |                             0110
                   note7 |                       0010000000 |                             0111
                   note8 |                       0100000000 |                             1000
                   note9 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'LAB4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 896.527 ; gain = 359.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LAB4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
Module ssm2603_i2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design LAB4 has port mute driven by constant 1
INFO: [Synth 8-3886] merging instance 'tone_terminal_count_reg[0]' (LD) to 'tone_terminal_count_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 896.527 ; gain = 359.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'codec/clk_gen/clk_out1' to pin 'codec/clk_gen/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 896.527 ; gain = 359.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 897.133 ; gain = 360.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 897.898 ; gain = 360.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 904.668 ; gain = 367.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 904.668 ; gain = 367.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 904.668 ; gain = 367.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 904.668 ; gain = 367.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 904.668 ; gain = 367.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 904.668 ; gain = 367.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mclk_gen      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |mclk_gen |     1|
|2     |CARRY4   |     7|
|3     |LUT1     |     5|
|4     |LUT2     |    11|
|5     |LUT3     |     7|
|6     |LUT4     |    18|
|7     |LUT5     |     7|
|8     |LUT6     |    10|
|9     |FDRE     |    58|
|10    |LD       |     6|
|11    |IBUF     |     1|
|12    |OBUF     |     5|
+------+---------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   137|
|2     |  codec  |ssm2603_i2s |    39|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 904.668 ; gain = 367.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 904.668 ; gain = 249.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 904.668 ; gain = 367.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 921.027 ; gain = 622.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/EE478 LAB4/LAB4/LAB4.runs/synth_2/LAB4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LAB4_utilization_synth.rpt -pb LAB4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 19:06:53 2019...
