

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Sat Apr 13 20:48:43 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Col_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.538|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2034|  2034|  2034|  2034|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  2032|  2032|         7|          2|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    725|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    225|    -|
|Register         |        0|      -|     472|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     604|   1492|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    |max_pool_fcmp_32nbkb_U2  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |max_pool_mac_mulacud_U3  |max_pool_mac_mulacud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_1_fu_393_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln29_fu_349_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln10_fu_241_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_369_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln29_1_fu_441_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_2_fu_452_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_3_fu_484_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_4_fu_500_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_5_fu_531_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_6_fu_542_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_7_fu_574_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_fu_410_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln36_1_fu_607_p2     |     +    |      0|  0|  11|          11|          11|
    |c_fu_613_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_247_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_309_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln29_1_fu_478_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_2_fu_525_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_3_fu_568_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_fu_435_p2       |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_601_p2       |     -    |      0|  0|  11|          11|          11|
    |and_ln29_1_fu_753_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_759_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_842_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_848_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_932_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_938_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_303_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_664_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_235_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_253_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_297_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln29_10_fu_896_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_11_fu_902_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_12_fu_914_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_13_fu_920_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_1_fu_652_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_717_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_723_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_735_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_741_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_806_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_812_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_824_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_9_fu_830_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_646_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_315_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_355_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_229_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_490_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_1_fu_729_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_747_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_818_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_4_fu_836_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_908_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_926_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_658_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_381_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_337_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_3_fu_361_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_4_fu_618_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_321_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln29_1_fu_765_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_2_fu_854_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_4_fu_259_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_5_fu_267_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_6_fu_275_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_7_fu_283_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_670_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_291_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 725|         475|         406|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_196_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_163_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten23_phi_fu_152_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_174_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_185_p4               |   9|          2|    4|          8|
    |c_0_reg_192                                |   9|          2|    4|          8|
    |conv_out_address0                          |  15|          3|   12|         36|
    |conv_out_address1                          |  15|          3|   12|         36|
    |f_0_reg_159                                |   9|          2|    3|          6|
    |grp_fu_203_p0                              |  15|          3|   32|         96|
    |grp_fu_203_p1                              |  15|          3|   32|         96|
    |grp_fu_209_p0                              |  15|          3|   32|         96|
    |grp_fu_209_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_148                   |   9|          2|   10|         20|
    |indvar_flatten_reg_170                     |   9|          2|    8|         16|
    |r_0_reg_181                                |   9|          2|    4|          8|
    |reg_214                                    |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 225|         47|  244|        643|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln10_reg_970                   |  10|   0|   10|          0|
    |add_ln13_reg_1020                  |   8|   0|    8|          0|
    |add_ln29_3_reg_1035                |  13|   0|   13|          0|
    |add_ln29_7_reg_1045                |  13|   0|   13|          0|
    |add_ln29_7_reg_1045_pp0_iter1_reg  |  13|   0|   13|          0|
    |add_ln36_1_reg_1050                |  11|   0|   11|          0|
    |and_ln29_7_reg_992                 |   1|   0|    1|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |c_0_reg_192                        |   4|   0|    4|          0|
    |c_reg_1055                         |   4|   0|    4|          0|
    |conv_out_load_1_reg_1070           |  32|   0|   32|          0|
    |conv_out_load_2_reg_1084           |  32|   0|   32|          0|
    |f_0_reg_159                        |   3|   0|    3|          0|
    |icmp_ln10_reg_966                  |   1|   0|    1|          0|
    |icmp_ln13_reg_975                  |   1|   0|    1|          0|
    |indvar_flatten23_reg_148           |  10|   0|   10|          0|
    |indvar_flatten_reg_170             |   8|   0|    8|          0|
    |mul_ln29_reg_1009                  |   9|   0|   10|          1|
    |r_0_reg_181                        |   4|   0|    4|          0|
    |r_reg_997                          |   4|   0|    4|          0|
    |reg_214                            |  32|   0|   32|          0|
    |select_ln13_1_reg_1025             |   4|   0|    4|          0|
    |select_ln13_3_reg_1015             |   4|   0|    5|          1|
    |select_ln13_4_reg_1060             |   8|   0|    8|          0|
    |select_ln13_reg_1002               |   4|   0|    4|          0|
    |select_ln29_1_reg_1096             |  32|   0|   32|          0|
    |select_ln29_2_reg_1103             |  32|   0|   32|          0|
    |select_ln29_4_reg_980              |   4|   0|    4|          0|
    |select_ln29_5_reg_985              |   3|   0|    3|          0|
    |select_ln29_reg_1077               |  32|   0|   32|          0|
    |add_ln36_1_reg_1050                |  64|  32|   11|          0|
    |icmp_ln10_reg_966                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 472|  64|  358|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|conv_out_address1      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce1           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q1            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.30>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [maxpool/max_pool.cpp:10]   --->   Operation 14 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_5, %Col_Loop ]" [maxpool/max_pool.cpp:29]   --->   Operation 15 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_4, %Col_Loop ]" [maxpool/max_pool.cpp:13]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_1, %Col_Loop ]" [maxpool/max_pool.cpp:13]   --->   Operation 17 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 18 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [maxpool/max_pool.cpp:26]   --->   Operation 20 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten23, -10" [maxpool/max_pool.cpp:10]   --->   Operation 21 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten23, 1" [maxpool/max_pool.cpp:10]   --->   Operation 22 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [maxpool/max_pool.cpp:10]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [maxpool/max_pool.cpp:10]   --->   Operation 24 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [maxpool/max_pool.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%select_ln29_4 = select i1 %icmp_ln13, i4 0, i4 %r_0" [maxpool/max_pool.cpp:29]   --->   Operation 26 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%select_ln29_5 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 27 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%select_ln29_6 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [maxpool/max_pool.cpp:29]   --->   Operation 28 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln29_7 = select i1 %icmp_ln13, i5 1, i5 %or_ln26" [maxpool/max_pool.cpp:29]   --->   Operation 29 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [maxpool/max_pool.cpp:29]   --->   Operation 30 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [maxpool/max_pool.cpp:16]   --->   Operation 31 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %icmp_ln16, %xor_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 32 'and' 'and_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_4" [maxpool/max_pool.cpp:13]   --->   Operation 33 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln29_7, %icmp_ln13" [maxpool/max_pool.cpp:13]   --->   Operation 34 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [maxpool/max_pool.cpp:13]   --->   Operation 35 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 36 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_2 = select i1 %and_ln29_7, i5 %shl_ln26_mid1, i5 %select_ln29_6" [maxpool/max_pool.cpp:13]   --->   Operation 37 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i5 %select_ln13_2 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 38 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 26, %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 39 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%or_ln26_1 = or i5 %shl_ln26_mid1, 1" [maxpool/max_pool.cpp:26]   --->   Operation 40 'or' 'or_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %and_ln29_7, i5 %or_ln26_1, i5 %select_ln29_7" [maxpool/max_pool.cpp:13]   --->   Operation 41 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %indvar_flatten" [maxpool/max_pool.cpp:13]   --->   Operation 42 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 11.1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %select_ln29_5 to i11" [maxpool/max_pool.cpp:29]   --->   Operation 43 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i3 %select_ln29_5 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 44 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.02ns)   --->   "%select_ln13_1 = select i1 %and_ln29_7, i4 %r, i4 %select_ln29_4" [maxpool/max_pool.cpp:13]   --->   Operation 45 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %select_ln13_1 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 46 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.36ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i8 13, %zext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 47 'mul' 'mul_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i5 %select_ln13_3 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 48 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.78ns)   --->   "%mul_ln29_1 = mul i10 26, %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 49 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 50 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i5 %shl_ln1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 51 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %zext_ln29_4, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 52 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 53 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i11 %tmp to i13" [maxpool/max_pool.cpp:29]   --->   Operation 55 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl8_cast, %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 56 'sub' 'sub_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %zext_ln29_1, %sub_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 57 'add' 'add_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 58 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 59 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln29_2 = add i10 %zext_ln29_4, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 60 'add' 'add_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_2, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 61 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_2, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 62 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i11 %tmp_1 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 63 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl6_cast, %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 64 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i13 %zext_ln29_1, %sub_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 65 'add' 'add_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 66 'load' 'conv_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %shl_ln1, 1" [maxpool/max_pool.cpp:27]   --->   Operation 67 'or' 'or_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i5 %or_ln27 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 68 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln29_4 = add i10 %zext_ln29_9, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 69 'add' 'add_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_4, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 70 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_4, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 71 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i11 %tmp_13 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 72 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_2 = sub i13 %p_shl4_cast, %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 73 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_5 = add i13 %zext_ln29_1, %sub_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 74 'add' 'add_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i13 %add_ln29_5 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 75 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 76 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln29_6 = add i10 %zext_ln29_9, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 77 'add' 'add_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_6, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 78 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_6, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 79 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i11 %tmp_14 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 80 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_3 = sub i13 %p_shl2_cast, %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 81 'sub' 'sub_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_7 = add i13 %zext_ln29_1, %sub_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 82 'add' 'add_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 83 'load' 'conv_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %select_ln13 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 84 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36 = add i8 %zext_ln36_1, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 85 'add' 'add_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 86 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 87 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i9 %tmp_15 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 88 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i11 %p_shl_cast, %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 89 'sub' 'sub_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i11 %zext_ln29, %sub_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 90 'add' 'add_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln13" [maxpool/max_pool.cpp:16]   --->   Operation 91 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.24ns)   --->   "%select_ln13_4 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [maxpool/max_pool.cpp:13]   --->   Operation 92 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i13 %add_ln29_3 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 93 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 94 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 95 'load' 'conv_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 96 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %conv_out_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 96 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 97 'load' 'conv_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 98 [2/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 98 'load' 'conv_out_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 99 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 100 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 101 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_3, -1" [maxpool/max_pool.cpp:29]   --->   Operation 102 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 103 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 104 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %conv_out_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 105 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_4" [maxpool/max_pool.cpp:29]   --->   Operation 106 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %conv_out_load, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 107 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 108 'fcmp' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 109 'load' 'conv_out_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i13 %add_ln29_7 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 110 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 111 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 112 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 113 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 114 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %select_ln29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 115 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 116 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 117 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_5, -1" [maxpool/max_pool.cpp:29]   --->   Operation 118 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 119 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 120 'or' 'or_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_6, -1" [maxpool/max_pool.cpp:29]   --->   Operation 121 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 122 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 123 'or' 'or_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%and_ln29_1 = and i1 %or_ln29_1, %or_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 124 'and' 'and_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 125 'fcmp' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_2 = and i1 %and_ln29_1, %tmp_7" [maxpool/max_pool.cpp:29]   --->   Operation 126 'and' 'and_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_2, float %conv_out_load_1, float %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 127 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [2/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %conv_out_load_2, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 128 'fcmp' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [2/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 129 'load' 'conv_out_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 7 <SV = 6> <Delay = 12.5>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %conv_out_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 130 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 131 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 132 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %select_ln29_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 133 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 134 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_4 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 135 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_8, -1" [maxpool/max_pool.cpp:29]   --->   Operation 136 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 137 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 138 'or' 'or_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_9, -1" [maxpool/max_pool.cpp:29]   --->   Operation 139 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_4, 0" [maxpool/max_pool.cpp:29]   --->   Operation 140 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 141 'or' 'or_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%and_ln29_3 = and i1 %or_ln29_3, %or_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 142 'and' 'and_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %conv_out_load_2, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 143 'fcmp' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_4 = and i1 %and_ln29_3, %tmp_s" [maxpool/max_pool.cpp:29]   --->   Operation 144 'and' 'and_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_4, float %conv_out_load_2, float %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 145 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 146 'load' 'conv_out_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 147 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %conv_out_load_3, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 147 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.3>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 148 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014) nounwind"   --->   Operation 149 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 150 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 151 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 152 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:18]   --->   Operation 153 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %conv_out_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 154 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 155 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_5 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 156 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %select_ln29_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 157 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 158 'partselect' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_6 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 159 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_10, -1" [maxpool/max_pool.cpp:29]   --->   Operation 160 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_5, 0" [maxpool/max_pool.cpp:29]   --->   Operation 161 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 162 'or' 'or_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_11, -1" [maxpool/max_pool.cpp:29]   --->   Operation 163 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_6, 0" [maxpool/max_pool.cpp:29]   --->   Operation 164 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 165 'or' 'or_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 166 'and' 'and_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %conv_out_load_3, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 167 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_6 = and i1 %and_ln29_5, %tmp_12" [maxpool/max_pool.cpp:29]   --->   Operation 168 'and' 'and_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_6, float %conv_out_load_3, float %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 169 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i11 %add_ln36_1 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 170 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 171 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 172 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 173 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 174 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 175 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
br_ln10           (br               ) [ 0111111110]
indvar_flatten23  (phi              ) [ 0010000000]
f_0               (phi              ) [ 0010000000]
indvar_flatten    (phi              ) [ 0010000000]
r_0               (phi              ) [ 0010000000]
c_0               (phi              ) [ 0010000000]
shl_ln            (bitconcatenate   ) [ 0000000000]
or_ln26           (or               ) [ 0000000000]
icmp_ln10         (icmp             ) [ 0011111110]
add_ln10          (add              ) [ 0111111110]
br_ln10           (br               ) [ 0000000000]
f                 (add              ) [ 0000000000]
icmp_ln13         (icmp             ) [ 0001000000]
select_ln29_4     (select           ) [ 0001000000]
select_ln29_5     (select           ) [ 0111111110]
select_ln29_6     (select           ) [ 0000000000]
select_ln29_7     (select           ) [ 0000000000]
xor_ln29          (xor              ) [ 0000000000]
icmp_ln16         (icmp             ) [ 0000000000]
and_ln29_7        (and              ) [ 0001000000]
r                 (add              ) [ 0001000000]
or_ln13           (or               ) [ 0000000000]
select_ln13       (select           ) [ 0001000000]
shl_ln26_mid1     (bitconcatenate   ) [ 0000000000]
select_ln13_2     (select           ) [ 0000000000]
zext_ln29_2       (zext             ) [ 0000000000]
mul_ln29          (mul              ) [ 0001000000]
or_ln26_1         (or               ) [ 0000000000]
select_ln13_3     (select           ) [ 0001000000]
add_ln13          (add              ) [ 0001000000]
zext_ln29         (zext             ) [ 0000000000]
zext_ln29_1       (zext             ) [ 0000000000]
select_ln13_1     (select           ) [ 0111111110]
zext_ln36         (zext             ) [ 0000000000]
mul_ln36          (mul              ) [ 0000000000]
zext_ln29_3       (zext             ) [ 0000000000]
mul_ln29_1        (mul              ) [ 0000000000]
shl_ln1           (bitconcatenate   ) [ 0000000000]
zext_ln29_4       (zext             ) [ 0000000000]
add_ln29          (add              ) [ 0000000000]
p_shl8_cast       (bitconcatenate   ) [ 0000000000]
tmp               (bitconcatenate   ) [ 0000000000]
zext_ln29_5       (zext             ) [ 0000000000]
sub_ln29          (sub              ) [ 0000000000]
add_ln29_1        (add              ) [ 0000000000]
zext_ln29_6       (zext             ) [ 0000000000]
conv_out_addr     (getelementptr    ) [ 0010100000]
add_ln29_2        (add              ) [ 0000000000]
p_shl6_cast       (bitconcatenate   ) [ 0000000000]
tmp_1             (bitconcatenate   ) [ 0000000000]
zext_ln29_7       (zext             ) [ 0000000000]
sub_ln29_1        (sub              ) [ 0000000000]
add_ln29_3        (add              ) [ 0010100000]
or_ln27           (or               ) [ 0000000000]
zext_ln29_9       (zext             ) [ 0000000000]
add_ln29_4        (add              ) [ 0000000000]
p_shl4_cast       (bitconcatenate   ) [ 0000000000]
tmp_13            (bitconcatenate   ) [ 0000000000]
zext_ln29_10      (zext             ) [ 0000000000]
sub_ln29_2        (sub              ) [ 0000000000]
add_ln29_5        (add              ) [ 0000000000]
zext_ln29_11      (zext             ) [ 0000000000]
conv_out_addr_1   (getelementptr    ) [ 0010100000]
add_ln29_6        (add              ) [ 0000000000]
p_shl2_cast       (bitconcatenate   ) [ 0000000000]
tmp_14            (bitconcatenate   ) [ 0000000000]
zext_ln29_12      (zext             ) [ 0000000000]
sub_ln29_3        (sub              ) [ 0000000000]
add_ln29_7        (add              ) [ 0011111000]
zext_ln36_1       (zext             ) [ 0000000000]
add_ln36          (add              ) [ 0000000000]
p_shl_cast        (bitconcatenate   ) [ 0000000000]
tmp_15            (bitconcatenate   ) [ 0000000000]
zext_ln36_2       (zext             ) [ 0000000000]
sub_ln36          (sub              ) [ 0000000000]
add_ln36_1        (add              ) [ 0011111110]
c                 (add              ) [ 0111111110]
select_ln13_4     (select           ) [ 0111111110]
zext_ln29_8       (zext             ) [ 0000000000]
conv_out_addr_2   (getelementptr    ) [ 0001010000]
conv_out_load     (load             ) [ 0001010000]
conv_out_load_1   (load             ) [ 0011011000]
bitcast_ln29      (bitcast          ) [ 0000000000]
tmp_3             (partselect       ) [ 0000000000]
trunc_ln29        (trunc            ) [ 0000000000]
icmp_ln29         (icmp             ) [ 0000000000]
icmp_ln29_1       (icmp             ) [ 0000000000]
or_ln29           (or               ) [ 0000000000]
tmp_4             (fcmp             ) [ 0000000000]
and_ln29          (and              ) [ 0000000000]
select_ln29       (select           ) [ 0010001000]
conv_out_load_2   (load             ) [ 0011001100]
zext_ln29_13      (zext             ) [ 0000000000]
conv_out_addr_3   (getelementptr    ) [ 0001000100]
bitcast_ln29_1    (bitcast          ) [ 0000000000]
tmp_5             (partselect       ) [ 0000000000]
trunc_ln29_1      (trunc            ) [ 0000000000]
bitcast_ln29_2    (bitcast          ) [ 0000000000]
tmp_6             (partselect       ) [ 0000000000]
trunc_ln29_2      (trunc            ) [ 0000000000]
icmp_ln29_2       (icmp             ) [ 0000000000]
icmp_ln29_3       (icmp             ) [ 0000000000]
or_ln29_1         (or               ) [ 0000000000]
icmp_ln29_4       (icmp             ) [ 0000000000]
icmp_ln29_5       (icmp             ) [ 0000000000]
or_ln29_2         (or               ) [ 0000000000]
and_ln29_1        (and              ) [ 0000000000]
tmp_7             (fcmp             ) [ 0000000000]
and_ln29_2        (and              ) [ 0000000000]
select_ln29_1     (select           ) [ 0001000100]
bitcast_ln29_3    (bitcast          ) [ 0000000000]
tmp_8             (partselect       ) [ 0000000000]
trunc_ln29_3      (trunc            ) [ 0000000000]
bitcast_ln29_4    (bitcast          ) [ 0000000000]
tmp_9             (partselect       ) [ 0000000000]
trunc_ln29_4      (trunc            ) [ 0000000000]
icmp_ln29_6       (icmp             ) [ 0000000000]
icmp_ln29_7       (icmp             ) [ 0000000000]
or_ln29_3         (or               ) [ 0000000000]
icmp_ln29_8       (icmp             ) [ 0000000000]
icmp_ln29_9       (icmp             ) [ 0000000000]
or_ln29_4         (or               ) [ 0000000000]
and_ln29_3        (and              ) [ 0000000000]
tmp_s             (fcmp             ) [ 0000000000]
and_ln29_4        (and              ) [ 0000000000]
select_ln29_2     (select           ) [ 0010000010]
conv_out_load_3   (load             ) [ 0010000010]
specloopname_ln0  (specloopname     ) [ 0000000000]
empty             (speclooptripcount) [ 0000000000]
specloopname_ln0  (specloopname     ) [ 0000000000]
specloopname_ln17 (specloopname     ) [ 0000000000]
tmp_2             (specregionbegin  ) [ 0000000000]
specpipeline_ln18 (specpipeline     ) [ 0000000000]
bitcast_ln29_5    (bitcast          ) [ 0000000000]
tmp_10            (partselect       ) [ 0000000000]
trunc_ln29_5      (trunc            ) [ 0000000000]
bitcast_ln29_6    (bitcast          ) [ 0000000000]
tmp_11            (partselect       ) [ 0000000000]
trunc_ln29_6      (trunc            ) [ 0000000000]
icmp_ln29_10      (icmp             ) [ 0000000000]
icmp_ln29_11      (icmp             ) [ 0000000000]
or_ln29_5         (or               ) [ 0000000000]
icmp_ln29_12      (icmp             ) [ 0000000000]
icmp_ln29_13      (icmp             ) [ 0000000000]
or_ln29_6         (or               ) [ 0000000000]
and_ln29_5        (and              ) [ 0000000000]
tmp_12            (fcmp             ) [ 0000000000]
and_ln29_6        (and              ) [ 0000000000]
select_ln29_3     (select           ) [ 0000000000]
zext_ln36_3       (zext             ) [ 0000000000]
max_pool_out_addr (getelementptr    ) [ 0000000000]
store_ln36        (store            ) [ 0000000000]
empty_4           (specregionend    ) [ 0000000000]
br_ln0            (br               ) [ 0111111110]
ret_ln40          (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="conv_out_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="13" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
<pin id="117" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_load/3 conv_out_load_1/3 conv_out_load_2/4 conv_out_load_3/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_out_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="13" slack="0"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_1/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv_out_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="13" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_2/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv_out_addr_3_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="13" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_3/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="max_pool_out_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="11" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln36_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten23_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="1"/>
<pin id="150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten23_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="f_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="1"/>
<pin id="161" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="f_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="indvar_flatten_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="8" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="r_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="r_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="4" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="c_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="c_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="4" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/4 tmp_7/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/6 tmp_12/7 "/>
</bind>
</comp>

<comp id="214" class="1005" name="reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_load conv_out_load_3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="shl_ln_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="or_ln26_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln10_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln10_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="f_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln13_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln29_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="0" index="2" bw="4" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln29_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln29_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln29_7_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_7/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln29_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln16_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="and_ln29_7_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_7/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="r_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln13_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln13_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="shl_ln26_mid1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln13_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="0"/>
<pin id="341" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln29_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="mul_ln29_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="or_ln26_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln13_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln13_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln29_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="1"/>
<pin id="377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln29_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="1"/>
<pin id="380" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln13_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="4" slack="1"/>
<pin id="384" dir="0" index="2" bw="4" slack="1"/>
<pin id="385" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln36_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln29_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="1"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="mul_ln29_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="5" slack="0"/>
<pin id="396" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29_1/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shl_ln1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="1"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln29_4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln29_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="1"/>
<pin id="413" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl8_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="13" slack="0"/>
<pin id="417" dir="0" index="1" bw="10" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="10" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln29_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="11" slack="0"/>
<pin id="433" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_5/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sub_ln29_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="13" slack="0"/>
<pin id="437" dir="0" index="1" bw="11" slack="0"/>
<pin id="438" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln29_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="13" slack="0"/>
<pin id="444" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln29_6_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="13" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_6/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln29_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="10" slack="0"/>
<pin id="455" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_shl6_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="13" slack="0"/>
<pin id="460" dir="0" index="1" bw="10" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln29_7_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_7/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln29_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="13" slack="0"/>
<pin id="480" dir="0" index="1" bw="11" slack="0"/>
<pin id="481" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln29_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="13" slack="0"/>
<pin id="487" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln27_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln29_9_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_9/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln29_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="10" slack="1"/>
<pin id="503" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_shl4_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="0" index="1" bw="10" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_13_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="0"/>
<pin id="515" dir="0" index="1" bw="10" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln29_10_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="0"/>
<pin id="523" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_10/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub_ln29_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="13" slack="0"/>
<pin id="527" dir="0" index="1" bw="11" slack="0"/>
<pin id="528" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_2/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln29_5_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="13" slack="0"/>
<pin id="534" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_5/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln29_11_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="13" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_11/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln29_6_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="10" slack="0"/>
<pin id="545" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_6/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_shl2_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="13" slack="0"/>
<pin id="550" dir="0" index="1" bw="10" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_14_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="0" index="1" bw="10" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln29_12_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_12/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sub_ln29_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="0"/>
<pin id="570" dir="0" index="1" bw="11" slack="0"/>
<pin id="571" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_3/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln29_7_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="13" slack="0"/>
<pin id="577" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_7/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln36_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="1"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_shl_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_15_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln36_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sub_ln36_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="11" slack="0"/>
<pin id="603" dir="0" index="1" bw="9" slack="0"/>
<pin id="604" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln36_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="0"/>
<pin id="609" dir="0" index="1" bw="11" slack="0"/>
<pin id="610" dir="1" index="2" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="c_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="4" slack="1"/>
<pin id="616" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln13_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="0" index="2" bw="8" slack="1"/>
<pin id="622" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln29_8_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_8/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="bitcast_ln29_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="0" index="3" bw="6" slack="0"/>
<pin id="637" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln29_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln29_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln29_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="23" slack="0"/>
<pin id="654" dir="0" index="1" bw="23" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln29_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln29_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="select_ln29_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="1"/>
<pin id="673" dir="0" index="2" bw="32" slack="0"/>
<pin id="674" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln29_13_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="13" slack="3"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_13/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="bitcast_ln29_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="2"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_5_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="6" slack="0"/>
<pin id="690" dir="0" index="3" bw="6" slack="0"/>
<pin id="691" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln29_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="bitcast_ln29_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_2/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="0" index="3" bw="6" slack="0"/>
<pin id="708" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln29_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="icmp_ln29_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln29_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="23" slack="0"/>
<pin id="725" dir="0" index="1" bw="23" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_3/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="or_ln29_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln29_4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_4/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln29_5_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="23" slack="0"/>
<pin id="743" dir="0" index="1" bw="23" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_5/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="or_ln29_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_2/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="and_ln29_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_1/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="and_ln29_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_2/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln29_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="2"/>
<pin id="768" dir="0" index="2" bw="32" slack="1"/>
<pin id="769" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="bitcast_ln29_3_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_3/7 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_8_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="0"/>
<pin id="778" dir="0" index="2" bw="6" slack="0"/>
<pin id="779" dir="0" index="3" bw="6" slack="0"/>
<pin id="780" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="trunc_ln29_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_3/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="bitcast_ln29_4_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_4/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_9_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="6" slack="0"/>
<pin id="796" dir="0" index="3" bw="6" slack="0"/>
<pin id="797" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="trunc_ln29_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_4/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln29_6_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_6/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="icmp_ln29_7_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="23" slack="0"/>
<pin id="814" dir="0" index="1" bw="23" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_7/7 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln29_3_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_3/7 "/>
</bind>
</comp>

<comp id="824" class="1004" name="icmp_ln29_8_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_8/7 "/>
</bind>
</comp>

<comp id="830" class="1004" name="icmp_ln29_9_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="23" slack="0"/>
<pin id="832" dir="0" index="1" bw="23" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_9/7 "/>
</bind>
</comp>

<comp id="836" class="1004" name="or_ln29_4_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_4/7 "/>
</bind>
</comp>

<comp id="842" class="1004" name="and_ln29_3_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_3/7 "/>
</bind>
</comp>

<comp id="848" class="1004" name="and_ln29_4_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_4/7 "/>
</bind>
</comp>

<comp id="854" class="1004" name="select_ln29_2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="2"/>
<pin id="857" dir="0" index="2" bw="32" slack="1"/>
<pin id="858" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="bitcast_ln29_5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_5/8 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_10_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="6" slack="0"/>
<pin id="869" dir="0" index="3" bw="6" slack="0"/>
<pin id="870" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln29_5_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_5/8 "/>
</bind>
</comp>

<comp id="879" class="1004" name="bitcast_ln29_6_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_6/8 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_11_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="0" index="2" bw="6" slack="0"/>
<pin id="886" dir="0" index="3" bw="6" slack="0"/>
<pin id="887" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="892" class="1004" name="trunc_ln29_6_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_6/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="icmp_ln29_10_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_10/8 "/>
</bind>
</comp>

<comp id="902" class="1004" name="icmp_ln29_11_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="23" slack="0"/>
<pin id="904" dir="0" index="1" bw="23" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_11/8 "/>
</bind>
</comp>

<comp id="908" class="1004" name="or_ln29_5_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_5/8 "/>
</bind>
</comp>

<comp id="914" class="1004" name="icmp_ln29_12_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="0" index="1" bw="8" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_12/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="icmp_ln29_13_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="23" slack="0"/>
<pin id="922" dir="0" index="1" bw="23" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_13/8 "/>
</bind>
</comp>

<comp id="926" class="1004" name="or_ln29_6_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_6/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="and_ln29_5_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_5/8 "/>
</bind>
</comp>

<comp id="938" class="1004" name="and_ln29_6_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_6/8 "/>
</bind>
</comp>

<comp id="944" class="1004" name="select_ln29_3_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="1"/>
<pin id="947" dir="0" index="2" bw="32" slack="1"/>
<pin id="948" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/8 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln36_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="11" slack="5"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/8 "/>
</bind>
</comp>

<comp id="956" class="1007" name="grp_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="0" index="1" bw="4" slack="0"/>
<pin id="959" dir="0" index="2" bw="4" slack="0"/>
<pin id="960" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln36/3 add_ln36/3 "/>
</bind>
</comp>

<comp id="966" class="1005" name="icmp_ln10_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="970" class="1005" name="add_ln10_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="0"/>
<pin id="972" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="975" class="1005" name="icmp_ln13_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="980" class="1005" name="select_ln29_4_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="1"/>
<pin id="982" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_4 "/>
</bind>
</comp>

<comp id="985" class="1005" name="select_ln29_5_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="3" slack="0"/>
<pin id="987" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_5 "/>
</bind>
</comp>

<comp id="992" class="1005" name="and_ln29_7_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29_7 "/>
</bind>
</comp>

<comp id="997" class="1005" name="r_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="1"/>
<pin id="999" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1002" class="1005" name="select_ln13_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="4" slack="1"/>
<pin id="1004" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="mul_ln29_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="10" slack="1"/>
<pin id="1011" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="select_ln13_3_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="5" slack="1"/>
<pin id="1017" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_3 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="add_ln13_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="1"/>
<pin id="1022" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="select_ln13_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="4" slack="1"/>
<pin id="1027" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="conv_out_addr_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="12" slack="1"/>
<pin id="1032" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1035" class="1005" name="add_ln29_3_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="13" slack="1"/>
<pin id="1037" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_3 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="conv_out_addr_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="12" slack="1"/>
<pin id="1042" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="add_ln29_7_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="13" slack="3"/>
<pin id="1047" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="add_ln29_7 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="add_ln36_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="11" slack="5"/>
<pin id="1052" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="c_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="4" slack="1"/>
<pin id="1057" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1060" class="1005" name="select_ln13_4_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="1"/>
<pin id="1062" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_4 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="conv_out_addr_2_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="12" slack="1"/>
<pin id="1067" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr_2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="conv_out_load_1_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_load_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="select_ln29_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="conv_out_load_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="1"/>
<pin id="1086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_load_2 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="conv_out_addr_3_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="12" slack="1"/>
<pin id="1093" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr_3 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="select_ln29_1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="select_ln29_2_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="1"/>
<pin id="1105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="101" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="101" pin="7"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="101" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="219"><net_src comp="101" pin="7"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="185" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="152" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="152" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="163" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="174" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="185" pin="4"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="253" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="247" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="163" pin="4"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="253" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="221" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="253" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="229" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="253" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="196" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="291" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="259" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="303" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="253" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="196" pin="4"/><net_sink comp="321" pin=2"/></net>

<net id="334"><net_src comp="18" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="309" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="20" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="303" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="329" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="275" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="329" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="22" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="303" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="283" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="174" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="389"><net_src comp="381" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="12" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="48" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="410" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="20" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="415" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="378" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="456"><net_src comp="406" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="393" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="46" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="12" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="452" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="20" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="458" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="378" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="399" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="22" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="46" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="12" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="48" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="500" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="20" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="505" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="378" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="546"><net_src comp="496" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="393" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="46" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="12" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="48" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="542" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="20" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="548" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="378" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="588"><net_src comp="52" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="12" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="54" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="20" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="600"><net_src comp="590" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="583" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="375" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="38" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="42" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="631"><net_src comp="214" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="58" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="60" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="62" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="628" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="632" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="64" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="642" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="66" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="646" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="203" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="214" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="56" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="678"><net_src comp="670" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="692"><net_src comp="58" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="683" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="60" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="62" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="699"><net_src comp="683" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="709"><net_src comp="58" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="700" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="60" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="62" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="716"><net_src comp="700" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="686" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="64" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="696" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="66" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="717" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="703" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="64" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="713" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="66" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="735" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="729" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="203" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="759" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="765" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="781"><net_src comp="58" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="772" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="60" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="62" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="788"><net_src comp="772" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="798"><net_src comp="58" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="789" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="60" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="801"><net_src comp="62" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="805"><net_src comp="789" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="775" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="64" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="785" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="66" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="806" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="792" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="64" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="802" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="66" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="824" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="818" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="209" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="859"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="854" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="864"><net_src comp="214" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="871"><net_src comp="58" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="861" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="60" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="62" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="878"><net_src comp="861" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="888"><net_src comp="58" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="879" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="890"><net_src comp="60" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="891"><net_src comp="62" pin="0"/><net_sink comp="882" pin=3"/></net>

<net id="895"><net_src comp="879" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="865" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="64" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="875" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="66" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="902" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="896" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="882" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="64" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="892" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="66" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="920" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="914" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="908" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="926" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="209" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="949"><net_src comp="938" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="214" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="944" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="955"><net_src comp="952" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="961"><net_src comp="44" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="386" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="580" pin="1"/><net_sink comp="956" pin=2"/></net>

<net id="964"><net_src comp="956" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="965"><net_src comp="956" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="969"><net_src comp="235" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="241" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="978"><net_src comp="253" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="983"><net_src comp="259" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="988"><net_src comp="267" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="991"><net_src comp="985" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="995"><net_src comp="303" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1000"><net_src comp="309" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1005"><net_src comp="321" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1012"><net_src comp="349" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1018"><net_src comp="361" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1023"><net_src comp="369" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="1028"><net_src comp="381" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1033"><net_src comp="94" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1038"><net_src comp="484" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1043"><net_src comp="107" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="1048"><net_src comp="574" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1053"><net_src comp="607" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1058"><net_src comp="613" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1063"><net_src comp="618" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1068"><net_src comp="119" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1073"><net_src comp="101" pin="7"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1076"><net_src comp="1070" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1080"><net_src comp="670" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1083"><net_src comp="1077" pin="1"/><net_sink comp="765" pin=2"/></net>

<net id="1087"><net_src comp="101" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1090"><net_src comp="1084" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1094"><net_src comp="127" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="1099"><net_src comp="765" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="854" pin=2"/></net>

<net id="1106"><net_src comp="854" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1109"><net_src comp="1103" pin="1"/><net_sink comp="944" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {8 }
 - Input state : 
	Port: max_pool : conv_out | {3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		or_ln26 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_4 : 2
		select_ln29_5 : 2
		select_ln29_6 : 2
		select_ln29_7 : 2
		xor_ln29 : 2
		icmp_ln16 : 1
		and_ln29_7 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln26_mid1 : 4
		select_ln13_2 : 5
		zext_ln29_2 : 6
		mul_ln29 : 7
		or_ln26_1 : 5
		select_ln13_3 : 5
		add_ln13 : 1
	State 3
		zext_ln36 : 1
		mul_ln36 : 2
		mul_ln29_1 : 1
		zext_ln29_4 : 1
		add_ln29 : 2
		p_shl8_cast : 3
		tmp : 3
		zext_ln29_5 : 4
		sub_ln29 : 5
		add_ln29_1 : 6
		zext_ln29_6 : 7
		conv_out_addr : 8
		add_ln29_2 : 2
		p_shl6_cast : 3
		tmp_1 : 3
		zext_ln29_7 : 4
		sub_ln29_1 : 5
		add_ln29_3 : 6
		conv_out_load : 9
		or_ln27 : 1
		zext_ln29_9 : 1
		add_ln29_4 : 2
		p_shl4_cast : 3
		tmp_13 : 3
		zext_ln29_10 : 4
		sub_ln29_2 : 5
		add_ln29_5 : 6
		zext_ln29_11 : 7
		conv_out_addr_1 : 8
		add_ln29_6 : 2
		p_shl2_cast : 3
		tmp_14 : 3
		zext_ln29_12 : 4
		sub_ln29_3 : 5
		add_ln29_7 : 6
		conv_out_load_1 : 9
		add_ln36 : 3
		p_shl_cast : 4
		tmp_15 : 4
		zext_ln36_2 : 5
		sub_ln36 : 6
		add_ln36_1 : 7
	State 4
		conv_out_addr_2 : 1
		tmp_4 : 1
		conv_out_load_2 : 2
	State 5
		tmp_3 : 1
		trunc_ln29 : 1
		icmp_ln29 : 2
		icmp_ln29_1 : 2
		or_ln29 : 3
		and_ln29 : 3
		select_ln29 : 3
		tmp_7 : 4
	State 6
		conv_out_addr_3 : 1
		tmp_5 : 1
		trunc_ln29_1 : 1
		tmp_6 : 1
		trunc_ln29_2 : 1
		icmp_ln29_2 : 2
		icmp_ln29_3 : 2
		or_ln29_1 : 3
		icmp_ln29_4 : 2
		icmp_ln29_5 : 2
		or_ln29_2 : 3
		and_ln29_1 : 3
		and_ln29_2 : 3
		select_ln29_1 : 3
		tmp_s : 4
		conv_out_load_3 : 2
	State 7
		tmp_8 : 1
		trunc_ln29_3 : 1
		tmp_9 : 1
		trunc_ln29_4 : 1
		icmp_ln29_6 : 2
		icmp_ln29_7 : 2
		or_ln29_3 : 3
		icmp_ln29_8 : 2
		icmp_ln29_9 : 2
		or_ln29_4 : 3
		and_ln29_3 : 3
		and_ln29_4 : 3
		select_ln29_2 : 3
		tmp_12 : 4
	State 8
		tmp_10 : 1
		trunc_ln29_5 : 1
		tmp_11 : 1
		trunc_ln29_6 : 1
		icmp_ln29_10 : 2
		icmp_ln29_11 : 2
		or_ln29_5 : 3
		icmp_ln29_12 : 2
		icmp_ln29_13 : 2
		or_ln29_6 : 3
		and_ln29_5 : 3
		and_ln29_6 : 3
		select_ln29_3 : 3
		max_pool_out_addr : 1
		store_ln36 : 4
		empty_4 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_203      |    0    |    66   |   239   |
|          |      grp_fu_209      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_235   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_253   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_297   |    0    |    0    |    9    |
|          |   icmp_ln29_fu_646   |    0    |    0    |    11   |
|          |  icmp_ln29_1_fu_652  |    0    |    0    |    18   |
|          |  icmp_ln29_2_fu_717  |    0    |    0    |    11   |
|          |  icmp_ln29_3_fu_723  |    0    |    0    |    18   |
|          |  icmp_ln29_4_fu_735  |    0    |    0    |    11   |
|   icmp   |  icmp_ln29_5_fu_741  |    0    |    0    |    18   |
|          |  icmp_ln29_6_fu_806  |    0    |    0    |    11   |
|          |  icmp_ln29_7_fu_812  |    0    |    0    |    18   |
|          |  icmp_ln29_8_fu_824  |    0    |    0    |    11   |
|          |  icmp_ln29_9_fu_830  |    0    |    0    |    18   |
|          |  icmp_ln29_10_fu_896 |    0    |    0    |    11   |
|          |  icmp_ln29_11_fu_902 |    0    |    0    |    18   |
|          |  icmp_ln29_12_fu_914 |    0    |    0    |    11   |
|          |  icmp_ln29_13_fu_920 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_241   |    0    |    0    |    14   |
|          |       f_fu_247       |    0    |    0    |    12   |
|          |       r_fu_309       |    0    |    0    |    13   |
|          |    add_ln13_fu_369   |    0    |    0    |    15   |
|          |    add_ln29_fu_410   |    0    |    0    |    14   |
|          |   add_ln29_1_fu_441  |    0    |    0    |    11   |
|    add   |   add_ln29_2_fu_452  |    0    |    0    |    14   |
|          |   add_ln29_3_fu_484  |    0    |    0    |    11   |
|          |   add_ln29_4_fu_500  |    0    |    0    |    14   |
|          |   add_ln29_5_fu_531  |    0    |    0    |    11   |
|          |   add_ln29_6_fu_542  |    0    |    0    |    14   |
|          |   add_ln29_7_fu_574  |    0    |    0    |    11   |
|          |   add_ln36_1_fu_607  |    0    |    0    |    11   |
|          |       c_fu_613       |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_4_fu_259 |    0    |    0    |    4    |
|          | select_ln29_5_fu_267 |    0    |    0    |    3    |
|          | select_ln29_6_fu_275 |    0    |    0    |    5    |
|          | select_ln29_7_fu_283 |    0    |    0    |    5    |
|          |  select_ln13_fu_321  |    0    |    0    |    4    |
|          | select_ln13_2_fu_337 |    0    |    0    |    5    |
|  select  | select_ln13_3_fu_361 |    0    |    0    |    5    |
|          | select_ln13_1_fu_381 |    0    |    0    |    4    |
|          | select_ln13_4_fu_618 |    0    |    0    |    8    |
|          |  select_ln29_fu_670  |    0    |    0    |    32   |
|          | select_ln29_1_fu_765 |    0    |    0    |    32   |
|          | select_ln29_2_fu_854 |    0    |    0    |    32   |
|          | select_ln29_3_fu_944 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln29_fu_435   |    0    |    0    |    11   |
|          |   sub_ln29_1_fu_478  |    0    |    0    |    11   |
|    sub   |   sub_ln29_2_fu_525  |    0    |    0    |    11   |
|          |   sub_ln29_3_fu_568  |    0    |    0    |    11   |
|          |    sub_ln36_fu_601   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln29_fu_349   |    0    |    0    |    26   |
|          |   mul_ln29_1_fu_393  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln26_fu_229    |    0    |    0    |    0    |
|          |    or_ln13_fu_315    |    0    |    0    |    2    |
|          |   or_ln26_1_fu_355   |    0    |    0    |    0    |
|          |    or_ln27_fu_490    |    0    |    0    |    0    |
|          |    or_ln29_fu_658    |    0    |    0    |    2    |
|    or    |   or_ln29_1_fu_729   |    0    |    0    |    2    |
|          |   or_ln29_2_fu_747   |    0    |    0    |    2    |
|          |   or_ln29_3_fu_818   |    0    |    0    |    2    |
|          |   or_ln29_4_fu_836   |    0    |    0    |    2    |
|          |   or_ln29_5_fu_908   |    0    |    0    |    2    |
|          |   or_ln29_6_fu_926   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln29_7_fu_303  |    0    |    0    |    2    |
|          |    and_ln29_fu_664   |    0    |    0    |    2    |
|          |   and_ln29_1_fu_753  |    0    |    0    |    2    |
|    and   |   and_ln29_2_fu_759  |    0    |    0    |    2    |
|          |   and_ln29_3_fu_842  |    0    |    0    |    2    |
|          |   and_ln29_4_fu_848  |    0    |    0    |    2    |
|          |   and_ln29_5_fu_932  |    0    |    0    |    2    |
|          |   and_ln29_6_fu_938  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_291   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_956      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_221    |    0    |    0    |    0    |
|          | shl_ln26_mid1_fu_329 |    0    |    0    |    0    |
|          |    shl_ln1_fu_399    |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_415  |    0    |    0    |    0    |
|          |      tmp_fu_423      |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_458  |    0    |    0    |    0    |
|bitconcatenate|     tmp_1_fu_466     |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_505  |    0    |    0    |    0    |
|          |     tmp_13_fu_513    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_548  |    0    |    0    |    0    |
|          |     tmp_14_fu_556    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_583  |    0    |    0    |    0    |
|          |     tmp_15_fu_590    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln29_2_fu_345  |    0    |    0    |    0    |
|          |   zext_ln29_fu_375   |    0    |    0    |    0    |
|          |  zext_ln29_1_fu_378  |    0    |    0    |    0    |
|          |   zext_ln36_fu_386   |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_390  |    0    |    0    |    0    |
|          |  zext_ln29_4_fu_406  |    0    |    0    |    0    |
|          |  zext_ln29_5_fu_431  |    0    |    0    |    0    |
|          |  zext_ln29_6_fu_447  |    0    |    0    |    0    |
|   zext   |  zext_ln29_7_fu_474  |    0    |    0    |    0    |
|          |  zext_ln29_9_fu_496  |    0    |    0    |    0    |
|          |  zext_ln29_10_fu_521 |    0    |    0    |    0    |
|          |  zext_ln29_11_fu_537 |    0    |    0    |    0    |
|          |  zext_ln29_12_fu_564 |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_580  |    0    |    0    |    0    |
|          |  zext_ln36_2_fu_597  |    0    |    0    |    0    |
|          |  zext_ln29_8_fu_624  |    0    |    0    |    0    |
|          |  zext_ln29_13_fu_679 |    0    |    0    |    0    |
|          |  zext_ln36_3_fu_952  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_632     |    0    |    0    |    0    |
|          |     tmp_5_fu_686     |    0    |    0    |    0    |
|          |     tmp_6_fu_703     |    0    |    0    |    0    |
|partselect|     tmp_8_fu_775     |    0    |    0    |    0    |
|          |     tmp_9_fu_792     |    0    |    0    |    0    |
|          |     tmp_10_fu_865    |    0    |    0    |    0    |
|          |     tmp_11_fu_882    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_642  |    0    |    0    |    0    |
|          |  trunc_ln29_1_fu_696 |    0    |    0    |    0    |
|          |  trunc_ln29_2_fu_713 |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_3_fu_785 |    0    |    0    |    0    |
|          |  trunc_ln29_4_fu_802 |    0    |    0    |    0    |
|          |  trunc_ln29_5_fu_875 |    0    |    0    |    0    |
|          |  trunc_ln29_6_fu_892 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   132   |   1204  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln10_reg_970    |   10   |
|    add_ln13_reg_1020   |    8   |
|   add_ln29_3_reg_1035  |   13   |
|   add_ln29_7_reg_1045  |   13   |
|   add_ln36_1_reg_1050  |   11   |
|   and_ln29_7_reg_992   |    1   |
|       c_0_reg_192      |    4   |
|       c_reg_1055       |    4   |
|conv_out_addr_1_reg_1040|   12   |
|conv_out_addr_2_reg_1065|   12   |
|conv_out_addr_3_reg_1091|   12   |
| conv_out_addr_reg_1030 |   12   |
|conv_out_load_1_reg_1070|   32   |
|conv_out_load_2_reg_1084|   32   |
|       f_0_reg_159      |    3   |
|    icmp_ln10_reg_966   |    1   |
|    icmp_ln13_reg_975   |    1   |
|indvar_flatten23_reg_148|   10   |
| indvar_flatten_reg_170 |    8   |
|    mul_ln29_reg_1009   |   10   |
|       r_0_reg_181      |    4   |
|        r_reg_997       |    4   |
|         reg_214        |   32   |
| select_ln13_1_reg_1025 |    4   |
| select_ln13_3_reg_1015 |    5   |
| select_ln13_4_reg_1060 |    8   |
|  select_ln13_reg_1002  |    4   |
| select_ln29_1_reg_1096 |   32   |
| select_ln29_2_reg_1103 |   32   |
|  select_ln29_4_reg_980 |    4   |
|  select_ln29_5_reg_985 |    3   |
|  select_ln29_reg_1077  |   32   |
+------------------------+--------+
|          Total         |   373  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_101 |  p2  |   4  |   0  |    0   ||    21   |
|     grp_fu_203    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_203    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_209    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_209    |  p1  |   4  |  32  |   128  ||    21   |
|      reg_214      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   528  || 12.7948 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   132  |  1204  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   117  |
|  Register |    -   |    -   |   373  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   12   |   505  |  1321  |
+-----------+--------+--------+--------+--------+
