Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct  4 22:37:48 2025
| Host         : LAPTOP-TABE59UT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|      8 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             570 |           82 |
| Yes          | No                    | No                     |             104 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             308 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------+--------------------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal      |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------+-------------------------+--------------------------------+------------------+----------------+
|  task_r/Hz23/CLK    |                         |                                |                1 |              2 |
|  task_r/Hz6/CLK     |                         |                                |                1 |              2 |
| ~clk6p25m_BUFG      |                         |                                |                1 |              2 |
|  nolabel_line83/CLK |                         |                                |                1 |              4 |
|  clk6p25m_BUFG      |                         |                                |                2 |              8 |
|  CLOCK_IBUF_BUFG    | task_s/circle_y         | task_s/clear                   |                3 |             12 |
|  CLOCK_IBUF_BUFG    | task_s/circle_x         | task_s/clear                   |                3 |             14 |
|  task_r/Hz23/CLK    | sw_IBUF[5]              | task_r/clear                   |                2 |             16 |
|  task_r/Hz6/CLK     | sw_IBUF[4]              | task_r/clear                   |                3 |             16 |
|  CLOCK_IBUF_BUFG    |                         | task_q/p_0_in                  |                4 |             18 |
|  CLOCK_IBUF_BUFG    |                         | task_s/debounce_D[0]_i_1_n_0   |                4 |             32 |
|  CLOCK_IBUF_BUFG    |                         | task_s/debounce_L[0]_i_1_n_0   |                4 |             32 |
|  CLOCK_IBUF_BUFG    |                         | task_s/debounce_R[0]_i_1_n_0   |                4 |             32 |
|  CLOCK_IBUF_BUFG    |                         | task_s/debounce_U[0]_i_1_n_0   |                4 |             32 |
| ~clk6p25m_BUFG      |                         | oled/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25m_BUFG      | oled/delay[0]_i_1_n_0   |                                |                5 |             40 |
|  CLOCK_IBUF_BUFG    |                         | task_s/move_counter[0]_i_1_n_0 |                6 |             44 |
|  CLOCK_IBUF_BUFG    | task_p/debouncerL/count | task_q/dbL/btn_out0            |                7 |             50 |
|  CLOCK_IBUF_BUFG    | task_p/debouncerR/count | task_q/dbR/btn_out0_1          |                7 |             50 |
|  CLOCK_IBUF_BUFG    | task_q/dbC/count        | task_q/dbC/btn_out0            |                7 |             50 |
|  CLOCK_IBUF_BUFG    | task_q/dbL/count        | task_q/dbL/btn_out0_1          |                7 |             50 |
|  CLOCK_IBUF_BUFG    | task_q/dbR/count        | task_q/dbR/btn_out0            |                7 |             50 |
|  CLOCK_IBUF_BUFG    |                         |                                |               22 |             60 |
| ~clk6p25m_BUFG      | oled/state              |                                |                9 |             64 |
|  CLOCK_IBUF_BUFG    |                         | task_r/Hz23/clear              |                8 |             64 |
|  CLOCK_IBUF_BUFG    |                         | nolabel_line83/clear           |                8 |             64 |
|  CLOCK_IBUF_BUFG    |                         | task_r/Hz6/clear               |                8 |             64 |
|  CLOCK_IBUF_BUFG    |                         | nolabel_line89/clear           |                8 |             64 |
| ~clk6p25m_BUFG      |                         | oled/spi_word[39]_i_1_n_0      |               19 |             90 |
+---------------------+-------------------------+--------------------------------+------------------+----------------+


