v 20170226 2
C 40000 40000 0 0 0 title-B.sym
C 46200 46600 1 0 0 7400-1.sym
{
T 46700 47500 5 10 0 0 0 0 1
device=7400
T 46500 47500 5 10 1 1 0 0 1
refdes=U1
T 46700 48850 5 10 0 0 0 0 1
footprint=DIP14
T 46200 46600 5 10 0 0 0 0 1
slot=1
}
N 45800 47300 46200 47300 4
N 45800 46900 46200 46900 4
N 47500 47100 47800 47100 4
C 47800 46400 1 0 0 7400-1.sym
{
T 48300 47300 5 10 0 0 0 0 1
device=7400
T 48100 47300 5 10 1 1 0 0 1
refdes=U1
T 48300 48650 5 10 0 0 0 0 1
footprint=DIP14
T 47800 46400 5 10 0 0 0 0 1
slot=2
}
C 49300 46200 1 0 0 7400-1.sym
{
T 49800 47100 5 10 0 0 0 0 1
device=7400
T 49600 47100 5 10 1 1 0 0 1
refdes=U1
T 49800 48450 5 10 0 0 0 0 1
footprint=DIP14
T 49300 46200 5 10 0 0 0 0 1
slot=3
}
N 49100 46900 49300 46900 4
N 49300 46500 49000 46500 4
N 50600 46700 50900 46700 4
C 50900 46000 1 0 0 7400-1.sym
{
T 51400 46900 5 10 0 0 0 0 1
device=7400
T 51200 46900 5 10 1 1 0 0 1
refdes=U1
T 51400 48250 5 10 0 0 0 0 1
footprint=DIP14
T 50900 46000 5 10 0 0 0 0 1
slot=4
}
N 50900 46300 50600 46300 4
N 50600 46300 50600 45900 4
N 49000 45900 49000 46500 4
N 47600 46700 47800 46700 4
N 52200 46500 52500 46500 4
N 52500 46500 52500 45400 4
N 52500 45400 45800 45400 4
N 45800 45400 45800 47300 4
N 47600 46700 47600 47100 4
C 45400 47600 1 90 0 resistor-2.sym
{
T 45050 48000 5 10 0 0 90 0 1
device=RESISTOR
T 45100 47800 5 10 1 1 90 0 1
refdes=R1
}
C 45400 46500 1 90 0 resistor-2.sym
{
T 45050 46900 5 10 0 0 90 0 1
device=RESISTOR
T 45100 46700 5 10 1 1 90 0 1
refdes=R2
}
C 45200 46200 1 0 0 gnd-1.sym
C 45100 48500 1 0 0 vcc-1.sym
N 45300 47400 45300 47600 4
C 48300 45800 1 0 0 nc-left-1.sym
{
T 47800 45600 5 10 1 1 0 0 1
value=NoConnection
T 48300 46600 5 10 0 0 0 0 1
device=DRC_Directive
}
N 48700 45900 50600 45900 4
{
T 49300 45900 5 10 1 1 0 0 1
netname=undriven_net
}
