{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733797236835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733797236835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 09:20:36 2024 " "Processing started: Tue Dec 10 09:20:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733797236835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733797236835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05_datapath -c lab05_datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05_datapath -c lab05_datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733797236835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733797237034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/CE118/Lab05/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797237059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797237059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797237067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797237067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/CE118/Lab05/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797237067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797237067 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/CE118/Lab05/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1733797237070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/CE118/Lab05/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797237070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797237070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733797237070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733797237070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733797237084 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Out main.v(19) " "Output port \"Out\" at main.v(19) has no driver" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733797237084 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Datapath main.v(17) " "Output port \"Datapath\" at main.v(17) has no driver" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733797237084 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"mux:mux_inst\"" {  } { { "main.v" "mux_inst" { Text "C:/CE118/Lab05/main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797237092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:reg_file_inst " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:reg_file_inst\"" {  } { { "main.v" "reg_file_inst" { Text "C:/CE118/Lab05/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797237092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "main.v" "alu_inst" { Text "C:/CE118/Lab05/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797237092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(21) " "Verilog HDL assignment warning at alu.v(21): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/CE118/Lab05/alu.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733797237092 "|main|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter_inst " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter_inst\"" {  } { { "main.v" "shifter_inst" { Text "C:/CE118/Lab05/main.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733797237092 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RegisterFile:reg_file_inst\|register " "RAM logic \"RegisterFile:reg_file_inst\|register\" is uninferred due to inappropriate RAM size" {  } { { "RegisterFile.v" "register" { Text "C:/CE118/Lab05/RegisterFile.v" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1733797237158 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1733797237158 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733797237303 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDA\[0\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDA\[0\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDA\[1\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDA\[1\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDA\[2\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDA\[2\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDA\[3\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDA\[3\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDA\[4\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDA\[4\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDA\[5\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDA\[5\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDA\[6\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDA\[6\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDA\[7\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDA\[7\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDB\[0\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDB\[0\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDB\[1\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDB\[1\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDB\[2\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDB\[2\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDB\[3\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDB\[3\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDB\[4\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDB\[4\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDB\[5\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDB\[5\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDB\[6\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDB\[6\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:reg_file_inst\|RDB\[7\] alu:alu_inst\|out_alu " "Converted the fan-out from the tri-state buffer \"RegisterFile:reg_file_inst\|RDB\[7\]\" to the node \"alu:alu_inst\|out_alu\" into an OR gate" {  } { { "RegisterFile.v" "" { Text "C:/CE118/Lab05/RegisterFile.v" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733797237307 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733797237307 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Datapath GND " "Pin \"Datapath\" is stuck at GND" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733797237364 "|main|Datapath"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[0\] GND " "Pin \"Out\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733797237364 "|main|Out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[1\] GND " "Pin \"Out\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733797237364 "|main|Out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[2\] GND " "Pin \"Out\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733797237364 "|main|Out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out\[3\] GND " "Pin \"Out\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733797237364 "|main|Out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733797237364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733797237545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797237545 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OE " "No output dependent on input pin \"OE\"" {  } { { "main.v" "" { Text "C:/CE118/Lab05/main.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733797237587 "|main|OE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733797237587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733797237587 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733797237587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733797237587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733797237587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733797237603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 09:20:37 2024 " "Processing ended: Tue Dec 10 09:20:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733797237603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733797237603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733797237603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733797237603 ""}
