// Seed: 3931176853
module module_0;
  wire id_1;
  id_2 :
  assert property (@(1) id_2#(1, 1))
  else;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  xnor primCall (id_1, id_2, id_3, id_5, id_6);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire [1 : id_4] id_10;
  assign id_8[id_4-1'h0] = 1;
  wire id_11;
endmodule
