[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-09T20:14:52+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jvfla9/andes_technology_2025_riscv_con/\"> <img src=\"https://external-preview.redd.it/Ui5ZxWv72H8Oq1yIIzI_S0Ooizuc3r-GWEUwucW5pzI.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=3f0c182b648241c290483bb03405ab74a43f90d1\" alt=\"Andes Technology 2025 RISC-V CON\" title=\"Andes Technology 2025 RISC-V CON\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hi everyone, we wanted to invite you all to the Andes Technology 2025 RISC-V CON, where we\u2019re celebrating our 20<sup>th</sup> anniversary on April 29, 2025 in San Jose, CA at the DoubleTree Hotel.</p> <p>Here is a brief summary of the event:</p> <p>\ud83d\udd39 <strong>Main Conference + Expo</strong> (Open to all)</p> <ul> <li>Talks on RISC-V in AI, automotive, comms, etc.</li> <li>Fireside Chat on what&#39;s coming in AI?</li> <li>20+ exhibitors in the RISC-V ecosystem</li> </ul> <p>\ud83d\udd39 <strong>Developer Track</strong> (Limited seating)</p> <ul> <li>Hands-on RISC-V expert led sessions",
        "id": 2521352,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jvfla9/andes_technology_2025_riscv_con",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/Ui5ZxWv72H8Oq1yIIzI_S0Ooizuc3r-GWEUwucW5pzI.jpg?width=640&crop=smart&auto=webp&s=3f0c182b648241c290483bb03405ab74a43f90d1",
        "title": "Andes Technology 2025 RISC-V CON",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-09T16:23:25+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>So I heard a rumor that someone is getting ready to aquire Sifive. Who might be the potential candidate now in semi conductor industry to aquire Sifive? Last time when intel offered around 2B USD to aquire but fortunately they rejected the offer. I even contacted a friend of mine in sifive. Only clue he gave is that they started working on legacy features documentation. This is little fishy.</p> <p>What do you guys think?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/LynxMawa7\"> /u/LynxMawa7 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jv9wl3/is_someone_aquiring_sifive/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jv9wl3/is_someone_aquiring_sifive/\">[comments]</a></span>",
        "id": 2519625,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jv9wl3/is_someone_aquiring_sifive",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Is someone aquiring SiFive?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-09T12:41:44+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jv4tjn/framework_16_100_tops_riscv/\"> <img src=\"https://preview.redd.it/syxmgp5i1tte1.png?width=320&amp;crop=smart&amp;auto=webp&amp;s=635760633fa49cb7999a085b7e4b3aed2357523c\" alt=\"Framework 16 100 TOPS - RISCV\" title=\"Framework 16 100 TOPS - RISCV\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>What do you think? Will it be faster than Nvidia digits or Mac Studio?</p> <p>Source: in the comments</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/grigio\"> /u/grigio </a> <br/> <span><a href=\"https://i.redd.it/syxmgp5i1tte1.png\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jv4tjn/framework_16_100_tops_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 2517142,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jv4tjn/framework_16_100_tops_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/syxmgp5i1tte1.png?width=320&crop=smart&auto=webp&s=635760633fa49cb7999a085b7e4b3aed2357523c",
        "title": "Framework 16 100 TOPS - RISCV",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-09T09:29:49+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello,</p> <p>I have setup RISCOF with my DUT and the SAIL reference model and for RV32I things seem to work fine, after some tweaking.</p> <p>Now I am trying to make the same setup for the RV32E version of my DUT but I found some problems, like errors when selecting also the Zicond extension, or some tests from C and Zcb missing from the test list selection, like c.mul.</p> <p>Reading in the ISA I have found no mention of Zicond or c.mul being illegal for RV32E, so I am guessing it&#39;s just a problem from RISCOF not supporting RV32E very well.</p> <p>Does anyone have any other info on restrictions of RV32E except the usage of x16-x31 registers ?</p> <p>Thank you.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ghiga_andrei\"> /u/ghiga_andrei </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jv1ncv/restriction_of_extensions_for_rv32e/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.c",
        "id": 2515793,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jv1ncv/restriction_of_extensions_for_rv32e",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Restriction of extensions for RV32E ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-09T02:40:20+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1juviv3/ch570_is_real/\"> <img src=\"https://preview.redd.it/g5gqzog82qte1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=ce81b12ed2a3292580c14cfc569c4558d9847c04\" alt=\"CH570 is real\" title=\"CH570 is real\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://i.redd.it/g5gqzog82qte1.jpeg\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1juviv3/ch570_is_real/\">[comments]</a></span> </td></tr></table>",
        "id": 2514167,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1juviv3/ch570_is_real",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/g5gqzog82qte1.jpeg?width=640&crop=smart&auto=webp&s=ce81b12ed2a3292580c14cfc569c4558d9847c04",
        "title": "CH570 is real",
        "vote": 0
    }
]