#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018562764600 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v00000185628887d0_0 .net "ADDRESS", 7 0, L_00000185628e3ef0;  1 drivers
v00000185628878d0_0 .net "ADDRESS_DM", 5 0, v000001856281c6c0_0;  1 drivers
v00000185628889b0_0 .net "BUSYWAIT", 0 0, L_00000185628e2940;  1 drivers
v0000018562888230_0 .net "BUSYWAIT_DM", 0 0, v000001856287c880_0;  1 drivers
v0000018562887dd0_0 .var "CLK", 0 0;
v0000018562888d70_0 .net "INSTRUCTION", 31 0, L_00000185628e10e0;  1 drivers
v0000018562887470_0 .net "PC", 31 0, v0000018562885500_0;  1 drivers
v0000018562888cd0_0 .net "READ", 0 0, v0000018562886860_0;  1 drivers
v0000018562888f50_0 .net "READDATA", 7 0, L_00000185628e3fd0;  1 drivers
v0000018562888af0_0 .net "READDATA_DM", 31 0, v000001856287d960_0;  1 drivers
v00000185628882d0_0 .net "READ_DM", 0 0, v000001856281b9a0_0;  1 drivers
v0000018562887790_0 .var "RESET", 0 0;
v0000018562888870_0 .net "WRITE", 0 0, v0000018562887c90_0;  1 drivers
v0000018562887510_0 .net "WRITEDATA", 7 0, L_00000185628e32b0;  1 drivers
v0000018562888730_0 .net "WRITEDATA_DM", 31 0, v000001856281c4e0_0;  1 drivers
v00000185628885f0_0 .net "WRITE_DM", 0 0, v000001856281ca80_0;  1 drivers
v0000018562887970_0 .net *"_ivl_0", 7 0, L_0000018562887bf0;  1 drivers
v0000018562888690_0 .net *"_ivl_10", 31 0, L_00000185628e2120;  1 drivers
v0000018562887a10_0 .net *"_ivl_12", 7 0, L_00000185628e1cc0;  1 drivers
L_0000018562889108 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000185628875b0_0 .net/2u *"_ivl_14", 31 0, L_0000018562889108;  1 drivers
v0000018562888910_0 .net *"_ivl_16", 31 0, L_00000185628e17c0;  1 drivers
v0000018562888b90_0 .net *"_ivl_18", 7 0, L_00000185628e14a0;  1 drivers
L_0000018562889078 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000018562888a50_0 .net/2u *"_ivl_2", 31 0, L_0000018562889078;  1 drivers
v0000018562888e10_0 .net *"_ivl_4", 31 0, L_00000185628e1c20;  1 drivers
v0000018562887b50_0 .net *"_ivl_6", 7 0, L_00000185628e1180;  1 drivers
L_00000185628890c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000018562888eb0_0 .net/2u *"_ivl_8", 31 0, L_00000185628890c0;  1 drivers
v0000018562887650 .array "instr_mem", 1023 0, 7 0;
L_0000018562887bf0 .array/port v0000018562887650, L_00000185628e1c20;
L_00000185628e1c20 .arith/sum 32, v0000018562885500_0, L_0000018562889078;
L_00000185628e1180 .array/port v0000018562887650, L_00000185628e2120;
L_00000185628e2120 .arith/sum 32, v0000018562885500_0, L_00000185628890c0;
L_00000185628e1cc0 .array/port v0000018562887650, L_00000185628e17c0;
L_00000185628e17c0 .arith/sum 32, v0000018562885500_0, L_0000018562889108;
L_00000185628e14a0 .array/port v0000018562887650, v0000018562885500_0;
L_00000185628e10e0 .delay 32 (2,2,2) L_00000185628e10e0/d;
L_00000185628e10e0/d .concat [ 8 8 8 8], L_00000185628e14a0, L_00000185628e1cc0, L_00000185628e1180, L_0000018562887bf0;
S_0000018562775e80 .scope module, "cpu_dcache" "data_cache" 2 60, 3 5 0, S_0000018562764600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 1 "mem_Read";
    .port_info 9 /OUTPUT 1 "mem_Write";
    .port_info 10 /OUTPUT 6 "mem_Address";
    .port_info 11 /OUTPUT 32 "mem_Writedata";
    .port_info 12 /INPUT 32 "mem_Readdata";
    .port_info 13 /INPUT 1 "mem_BusyWait";
L_00000185628e3390 .functor BUFZ 3, L_00000185628e1ea0, C4<000>, C4<000>, C4<000>;
L_00000185628e35c0 .functor AND 1, L_00000185628e26c0, L_00000185628e34e0, C4<1>, C4<1>;
L_00000185628e3630 .functor BUFZ 1, L_00000185628e1720, C4<0>, C4<0>, C4<0>;
L_00000185628e3fd0/d .functor BUFZ 8, v000001856281c8a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000185628e3fd0 .delay 8 (1,1,1) L_00000185628e3fd0/d;
L_00000185628e3a90 .functor OR 1, v000001856281bf40_0, v000001856281c760_0, C4<0>, C4<0>;
v000001856281bf40_0 .var "Busywait", 0 0;
v000001856281bfe0_0 .var "Index", 2 0;
v000001856281c080_0 .var "Offset", 1 0;
v000001856281cc60_0 .var "READACCESS", 0 0;
v000001856281cbc0_0 .var "Tag", 2 0;
v000001856281cd00_0 .var "Tag1", 2 0;
v000001856281cda0_0 .var "WRITEACCESS", 0 0;
v000001856281cf80_0 .net *"_ivl_0", 2 0, L_00000185628e1ea0;  1 drivers
v000001856281d020_0 .net *"_ivl_10", 4 0, L_00000185628e2760;  1 drivers
L_0000018562889300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018562802200_0 .net *"_ivl_13", 1 0, L_0000018562889300;  1 drivers
v0000018562802700_0 .net *"_ivl_16", 0 0, L_00000185628e1720;  1 drivers
v0000018562802b60_0 .net *"_ivl_18", 4 0, L_00000185628e2bc0;  1 drivers
v00000185628034c0_0 .net *"_ivl_2", 4 0, L_00000185628e12c0;  1 drivers
L_0000018562889348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000185627ee480_0 .net *"_ivl_21", 1 0, L_0000018562889348;  1 drivers
v000001856287c740_0 .net *"_ivl_35", 0 0, L_00000185628e3a90;  1 drivers
L_0000018562889390 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001856287d1e0_0 .net/2s *"_ivl_36", 1 0, L_0000018562889390;  1 drivers
L_00000185628893d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001856287ddc0_0 .net/2s *"_ivl_38", 1 0, L_00000185628893d8;  1 drivers
v000001856287c100_0 .net *"_ivl_40", 1 0, L_00000185628e2800;  1 drivers
L_00000185628892b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001856287d460_0 .net *"_ivl_5", 1 0, L_00000185628892b8;  1 drivers
v000001856287c1a0_0 .net *"_ivl_8", 0 0, L_00000185628e26c0;  1 drivers
v000001856287d320_0 .net "address", 7 0, L_00000185628e3ef0;  alias, 1 drivers
v000001856287d500_0 .net "busywait", 0 0, L_00000185628e2940;  alias, 1 drivers
v000001856287c560 .array "cache", 0 7, 31 0;
v000001856287c9c0 .array "cacheDirty", 7 0, 0 0;
v000001856287da00 .array "cacheTag", 7 0, 2 0;
v000001856287cc40 .array "cacheValid", 7 0, 0 0;
v000001856287ca60_0 .net "clock", 0 0, v0000018562887dd0_0;  1 drivers
v000001856287dd20_0 .net "comparatorOut", 0 0, L_00000185628e34e0;  1 drivers
v000001856287c060_0 .net "comparatorTagIN", 2 0, L_00000185628e3390;  1 drivers
v000001856287cce0_0 .net "controllerBusywait", 0 0, v000001856281c760_0;  1 drivers
o0000018562820f88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001856287dbe0_0 .net "data", 31 0, o0000018562820f88;  0 drivers
v000001856287c240_0 .net "dataExtractMuxOut", 7 0, v000001856281c8a0_0;  1 drivers
v000001856287cd80_0 .net "dirty", 0 0, L_00000185628e3630;  1 drivers
v000001856287de60_0 .net "hit", 0 0, L_00000185628e35c0;  1 drivers
v000001856287d000_0 .var/i "i", 31 0;
v000001856287c600_0 .net "mem_Address", 5 0, v000001856281c6c0_0;  alias, 1 drivers
v000001856287cb00_0 .net "mem_BusyWait", 0 0, v000001856287c880_0;  alias, 1 drivers
v000001856287ce20_0 .net "mem_Read", 0 0, v000001856281b9a0_0;  alias, 1 drivers
v000001856287cec0_0 .net "mem_Readdata", 31 0, v000001856287d960_0;  alias, 1 drivers
v000001856287c7e0_0 .net "mem_Write", 0 0, v000001856281ca80_0;  alias, 1 drivers
v000001856287db40_0 .net "mem_Writedata", 31 0, v000001856281c4e0_0;  alias, 1 drivers
v000001856287cba0_0 .net "read", 0 0, v0000018562886860_0;  alias, 1 drivers
v000001856287c380_0 .net "readdata", 7 0, L_00000185628e3fd0;  alias, 1 drivers
v000001856287d640_0 .net "reset", 0 0, v0000018562887790_0;  1 drivers
v000001856287d5a0_0 .net "write", 0 0, v0000018562887c90_0;  alias, 1 drivers
v000001856287c920_0 .net "writedata", 7 0, L_00000185628e32b0;  alias, 1 drivers
v000001856287dc80_0 .var "writedata1", 31 0;
E_00000185627f7070 .event posedge, v000001856281bae0_0;
E_00000185627f6130 .event anyedge, v000001856281c440_0;
E_00000185627f69b0 .event anyedge, v000001856281be00_0;
E_00000185627f6270 .event posedge, v000001856281b7c0_0;
E_00000185627f6770 .event anyedge, v000001856281bea0_0, v000001856281c260_0;
E_00000185627f6db0 .event anyedge, v000001856281b4a0_0;
L_00000185628e1ea0 .array/port v000001856287da00, L_00000185628e12c0;
L_00000185628e12c0 .concat [ 3 2 0 0], v000001856281bfe0_0, L_00000185628892b8;
L_00000185628e26c0 .array/port v000001856287cc40, L_00000185628e2760;
L_00000185628e2760 .concat [ 3 2 0 0], v000001856281bfe0_0, L_0000018562889300;
L_00000185628e1720 .array/port v000001856287c9c0, L_00000185628e2bc0;
L_00000185628e2bc0 .concat [ 3 2 0 0], v000001856281bfe0_0, L_0000018562889348;
L_00000185628e1360 .part o0000018562820f88, 0, 8;
L_00000185628e2580 .part o0000018562820f88, 8, 8;
L_00000185628e2da0 .part o0000018562820f88, 16, 8;
L_00000185628e1400 .part o0000018562820f88, 24, 8;
L_00000185628e2800 .functor MUXZ 2, L_00000185628893d8, L_0000018562889390, L_00000185628e3a90, C4<>;
L_00000185628e2940 .part L_00000185628e2800, 0, 1;
S_0000018562776100 .scope module, "comparator_inst" "comparator" 3 47, 4 9 0, S_0000018562775e80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "IN1";
    .port_info 1 /INPUT 3 "IN2";
    .port_info 2 /OUTPUT 1 "OUT";
L_00000185628e3b70 .functor XNOR 1, L_00000185628e1f40, L_00000185628e1fe0, C4<0>, C4<0>;
L_00000185628e3240 .functor XNOR 1, L_00000185628e2300, L_00000185628e23a0, C4<0>, C4<0>;
L_00000185628e3320 .functor AND 1, L_00000185628e3b70, L_00000185628e3240, C4<1>, C4<1>;
L_00000185628e3400 .functor XNOR 1, L_00000185628e2440, L_00000185628e24e0, C4<0>, C4<0>;
L_00000185628e34e0/d .functor AND 1, L_00000185628e3320, L_00000185628e3400, C4<1>, C4<1>;
L_00000185628e34e0 .delay 1 (1,1,1) L_00000185628e34e0/d;
v000001856281b180_0 .net "IN1", 0 2, v000001856281cbc0_0;  1 drivers
v000001856281b400_0 .net "IN2", 0 2, L_00000185628e3390;  alias, 1 drivers
v000001856281b680_0 .net "OUT", 0 0, L_00000185628e34e0;  alias, 1 drivers
v000001856281b220_0 .net *"_ivl_1", 0 0, L_00000185628e1f40;  1 drivers
v000001856281b2c0_0 .net *"_ivl_10", 0 0, L_00000185628e3240;  1 drivers
v000001856281bb80_0 .net *"_ivl_13", 0 0, L_00000185628e3320;  1 drivers
v000001856281b720_0 .net *"_ivl_15", 0 0, L_00000185628e2440;  1 drivers
v000001856281b360_0 .net *"_ivl_17", 0 0, L_00000185628e24e0;  1 drivers
v000001856281c620_0 .net *"_ivl_18", 0 0, L_00000185628e3400;  1 drivers
v000001856281bcc0_0 .net *"_ivl_3", 0 0, L_00000185628e1fe0;  1 drivers
v000001856281c3a0_0 .net *"_ivl_4", 0 0, L_00000185628e3b70;  1 drivers
v000001856281bd60_0 .net *"_ivl_7", 0 0, L_00000185628e2300;  1 drivers
v000001856281c120_0 .net *"_ivl_9", 0 0, L_00000185628e23a0;  1 drivers
L_00000185628e1f40 .part v000001856281cbc0_0, 2, 1;
L_00000185628e1fe0 .part L_00000185628e3390, 2, 1;
L_00000185628e2300 .part v000001856281cbc0_0, 1, 1;
L_00000185628e23a0 .part L_00000185628e3390, 1, 1;
L_00000185628e2440 .part v000001856281cbc0_0, 0, 1;
L_00000185628e24e0 .part L_00000185628e3390, 0, 1;
S_00000185627798a0 .scope module, "dcache_inst" "dcache" 3 114, 5 8 0, S_0000018562775e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "busywait";
    .port_info 7 /INPUT 1 "mem_Busywait";
    .port_info 8 /INPUT 3 "Tag";
    .port_info 9 /INPUT 3 "Tag1";
    .port_info 10 /INPUT 3 "Index";
    .port_info 11 /INPUT 1 "hit";
    .port_info 12 /INPUT 1 "dirty";
    .port_info 13 /OUTPUT 1 "mem_read";
    .port_info 14 /OUTPUT 1 "mem_write";
    .port_info 15 /OUTPUT 32 "mem_writedata";
    .port_info 16 /OUTPUT 6 "mem_address";
P_000001856279e700 .param/l "IDLE" 0 5 33, C4<000>;
P_000001856279e738 .param/l "MEM_READ" 0 5 33, C4<001>;
P_000001856279e770 .param/l "MEM_WRITE" 0 5 33, C4<010>;
v000001856281b5e0_0 .net "Index", 2 0, v000001856281bfe0_0;  1 drivers
v000001856281ce40_0 .net "Tag", 2 0, v000001856281cbc0_0;  alias, 1 drivers
v000001856281c1c0_0 .net "Tag1", 2 0, v000001856281cd00_0;  1 drivers
v000001856281b4a0_0 .net "address", 7 0, L_00000185628e3ef0;  alias, 1 drivers
v000001856281c760_0 .var "busywait", 0 0;
v000001856281b7c0_0 .net "clock", 0 0, v0000018562887dd0_0;  alias, 1 drivers
v000001856281b860_0 .net "dirty", 0 0, L_00000185628e3630;  alias, 1 drivers
v000001856281c440_0 .net "hit", 0 0, L_00000185628e35c0;  alias, 1 drivers
v000001856281be00_0 .net "mem_Busywait", 0 0, v000001856287c880_0;  alias, 1 drivers
v000001856281c6c0_0 .var "mem_address", 5 0;
v000001856281b9a0_0 .var "mem_read", 0 0;
v000001856281ca80_0 .var "mem_write", 0 0;
v000001856281c4e0_0 .var "mem_writedata", 31 0;
v000001856281c580_0 .var "next_state", 2 0;
v000001856281c260_0 .net "read", 0 0, v0000018562886860_0;  alias, 1 drivers
v000001856281bae0_0 .net "reset", 0 0, v0000018562887790_0;  alias, 1 drivers
v000001856281ba40_0 .var "state", 2 0;
v000001856281bea0_0 .net "write", 0 0, v0000018562887c90_0;  alias, 1 drivers
v000001856281c9e0_0 .net "writedata", 31 0, v000001856287dc80_0;  1 drivers
E_00000185627f6170/0 .event anyedge, v000001856281bae0_0;
E_00000185627f6170/1 .event posedge, v000001856281b7c0_0;
E_00000185627f6170 .event/or E_00000185627f6170/0, E_00000185627f6170/1;
E_00000185627f6530/0 .event anyedge, v000001856281ba40_0, v000001856281b180_0, v000001856281b5e0_0, v000001856281c1c0_0;
E_00000185627f6530/1 .event anyedge, v000001856281c9e0_0;
E_00000185627f6530 .event/or E_00000185627f6530/0, E_00000185627f6530/1;
E_00000185627f6370/0 .event anyedge, v000001856281ba40_0, v000001856281c260_0, v000001856281bea0_0, v000001856281b860_0;
E_00000185627f6370/1 .event anyedge, v000001856281c440_0, v000001856281be00_0;
E_00000185627f6370 .event/or E_00000185627f6370/0, E_00000185627f6370/1;
S_0000018562779a30 .scope module, "mux4to1_inst" "mux4to1" 3 54, 6 8 0, S_0000018562775e80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 8 "IN3";
    .port_info 3 /INPUT 8 "IN4";
    .port_info 4 /INPUT 2 "SELECT";
    .port_info 5 /OUTPUT 8 "OUT";
v000001856281cee0_0 .net "IN1", 7 0, L_00000185628e1360;  1 drivers
v000001856281c800_0 .net "IN2", 7 0, L_00000185628e2580;  1 drivers
v000001856281c300_0 .net "IN3", 7 0, L_00000185628e2da0;  1 drivers
v000001856281bc20_0 .net "IN4", 7 0, L_00000185628e1400;  1 drivers
v000001856281c8a0_0 .var "OUT", 7 0;
v000001856281cb20_0 .net "SELECT", 1 0, v000001856281c080_0;  1 drivers
E_00000185627f9ab0/0 .event anyedge, v000001856281cb20_0, v000001856281cee0_0, v000001856281c800_0, v000001856281c300_0;
E_00000185627f9ab0/1 .event anyedge, v000001856281bc20_0;
E_00000185627f9ab0 .event/or E_00000185627f9ab0/0, E_00000185627f9ab0/1;
S_0000018562778240 .scope module, "cpu_dmem" "data_memory" 2 58, 7 12 0, S_0000018562764600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 6 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000001856287cf60_0 .var *"_ivl_10", 7 0; Local signal
v000001856287df00_0 .var *"_ivl_3", 7 0; Local signal
v000001856287d3c0_0 .var *"_ivl_4", 7 0; Local signal
v000001856287c2e0_0 .var *"_ivl_5", 7 0; Local signal
v000001856287d0a0_0 .var *"_ivl_6", 7 0; Local signal
v000001856287d140_0 .var *"_ivl_7", 7 0; Local signal
v000001856287c6a0_0 .var *"_ivl_8", 7 0; Local signal
v000001856287d280_0 .var *"_ivl_9", 7 0; Local signal
v000001856287d6e0_0 .net "address", 5 0, v000001856281c6c0_0;  alias, 1 drivers
v000001856287c880_0 .var "busywait", 0 0;
v000001856287d780_0 .net "clock", 0 0, v0000018562887dd0_0;  alias, 1 drivers
v000001856287d820_0 .var/i "i", 31 0;
v000001856287c420 .array "memory_array", 0 255, 7 0;
v000001856287d8c0_0 .net "read", 0 0, v000001856281b9a0_0;  alias, 1 drivers
v000001856287c4c0_0 .var "readaccess", 0 0;
v000001856287d960_0 .var "readdata", 31 0;
v000001856287daa0_0 .net "reset", 0 0, v0000018562887790_0;  alias, 1 drivers
v00000185628829e0_0 .net "write", 0 0, v000001856281ca80_0;  alias, 1 drivers
v0000018562882260_0 .var "writeaccess", 0 0;
v0000018562883340_0 .net "writedata", 31 0, v000001856281c4e0_0;  alias, 1 drivers
E_00000185627f8cf0 .event anyedge, v000001856281ca80_0, v000001856281b9a0_0;
S_000001856277b920 .scope module, "mycpu" "cpu" 2 56, 8 23 0, S_0000018562764600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "BUSYWAIT";
    .port_info 5 /INPUT 8 "READDATA";
    .port_info 6 /OUTPUT 1 "WRITE";
    .port_info 7 /OUTPUT 1 "READ";
    .port_info 8 /OUTPUT 8 "WRITEDATA";
    .port_info 9 /OUTPUT 8 "ADDRESS";
L_00000185627fe790 .functor AND 1, v0000018562887150_0, L_00000185628e2f80, C4<1>, C4<1>;
L_00000185628e32b0 .functor BUFZ 8, L_00000185627fe870, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000185628e3ef0 .functor BUFZ 8, v00000185628832a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000185628e39b0 .functor BUFZ 8, L_00000185627d1500, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000185628e3550 .functor BUFZ 8, v0000018562883d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000185628e3470 .functor AND 1, v0000018562885960_0, v0000018562882620_0, C4<1>, C4<1>;
L_00000185628e3a20 .functor OR 1, v0000018562886040_0, L_00000185628e3470, C4<0>, C4<0>;
L_00000185628e3da0 .functor BUFZ 8, L_00000185627fe870, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000185628e30f0 .functor BUFZ 8, v0000018562882760_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000018562886900_0 .net "ADDRESS", 7 0, L_00000185628e3ef0;  alias, 1 drivers
v00000185628853c0_0 .var "ALUOP", 2 0;
v0000018562886540_0 .net "ALURESULT", 7 0, v00000185628832a0_0;  1 drivers
v0000018562885960_0 .var "BEQSELECT", 0 0;
v0000018562886680_0 .net "BUSYWAIT", 0 0, L_00000185628e2940;  alias, 1 drivers
v0000018562885e60_0 .net "CLK", 0 0, v0000018562887dd0_0;  alias, 1 drivers
v0000018562885460_0 .net "DATA1", 7 0, L_00000185628e3da0;  1 drivers
v0000018562885f00_0 .net "DATA2", 7 0, L_00000185628e30f0;  1 drivers
v0000018562885280_0 .net "DATAMEM_TO_REG", 7 0, v0000018562886360_0;  1 drivers
v00000185628869a0_0 .var "DATA_MEM_SELECT", 0 0;
v0000018562886720_0 .net "IMMEDIATE", 7 0, L_00000185628e1d60;  1 drivers
v0000018562885a00_0 .net "IMMUXOUT", 7 0, v0000018562882760_0;  1 drivers
v00000185628850a0_0 .var "IMSELECT", 0 0;
v0000018562886180_0 .net "INSTRUCTION", 31 0, L_00000185628e10e0;  alias, 1 drivers
v0000018562886040_0 .var "JUMPSELECT", 0 0;
v00000185628860e0_0 .net "NEGMUXIN", 7 0, L_00000185628e39b0;  1 drivers
v0000018562885fa0_0 .net "NEGMUXOUT", 7 0, v0000018562883d40_0;  1 drivers
v0000018562885140_0 .var "NEGSELECT", 0 0;
v00000185628851e0_0 .net "OFFSET", 0 0, L_00000185628e28a0;  1 drivers
v0000018562886220_0 .var "OPCODE", 7 0;
v0000018562885500_0 .var "PC", 31 0;
v0000018562886a40_0 .net "PCADDED", 31 0, v0000018562883480_0;  1 drivers
v00000185628862c0_0 .net "PCADDED_J_BEQ", 31 0, v0000018562883700_0;  1 drivers
v00000185628867c0_0 .net "PCUPDATED", 31 0, v00000185628830c0_0;  1 drivers
v0000018562886860_0 .var "READ", 0 0;
v0000018562886ae0_0 .net "READDATA", 7 0, L_00000185628e3fd0;  alias, 1 drivers
v0000018562886c20_0 .net "READREG1", 2 0, L_00000185628e1900;  1 drivers
v0000018562886cc0_0 .net "READREG2", 2 0, L_00000185628e1220;  1 drivers
v0000018562885320_0 .net "REGOUT1", 7 0, L_00000185627fe870;  1 drivers
v0000018562887f10_0 .net "REGOUT2", 7 0, L_00000185627d1500;  1 drivers
v0000018562888190_0 .net "REGVAL", 7 0, L_00000185628e3550;  1 drivers
v0000018562887330_0 .net "RESET", 0 0, v0000018562887790_0;  alias, 1 drivers
v0000018562888c30_0 .net "SE_OFFSET_SHIFTED", 31 0, v0000018562885b40_0;  1 drivers
v00000185628880f0_0 .net "S_EXTENDED_OFFSET", 31 0, v0000018562886b80_0;  1 drivers
v0000018562888370_0 .net "TWOSOUT", 7 0, L_00000185628e2c60;  1 drivers
v0000018562887c90_0 .var "WRITE", 0 0;
v00000185628870b0_0 .net "WRITEDATA", 7 0, L_00000185628e32b0;  alias, 1 drivers
v0000018562887150_0 .var "WRITEENABLE", 0 0;
v00000185628871f0_0 .net "WRITEREG", 2 0, L_00000185628e1a40;  1 drivers
v0000018562888410_0 .net "WRITE_IN_REG", 0 0, L_00000185627fe790;  1 drivers
v0000018562887ab0_0 .net "ZERO", 0 0, v0000018562882620_0;  1 drivers
v0000018562887290_0 .net *"_ivl_1", 7 0, L_00000185628e21c0;  1 drivers
v00000185628884b0_0 .net *"_ivl_13", 7 0, L_00000185628e1ae0;  1 drivers
v0000018562888050_0 .net *"_ivl_18", 7 0, L_00000185628e2620;  1 drivers
L_0000018562889150 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000018562887830_0 .net *"_ivl_21", 6 0, L_0000018562889150;  1 drivers
L_0000018562889198 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000185628873d0_0 .net/2u *"_ivl_22", 7 0, L_0000018562889198;  1 drivers
v0000018562888550_0 .net *"_ivl_27", 0 0, L_00000185628e2f80;  1 drivers
v0000018562887d30_0 .net *"_ivl_5", 7 0, L_00000185628e1540;  1 drivers
v00000185628876f0_0 .net *"_ivl_9", 7 0, L_00000185628e19a0;  1 drivers
v0000018562887fb0_0 .net "isBEQ", 0 0, L_00000185628e3470;  1 drivers
v0000018562887e70_0 .net "isJ_OR_BEQ", 0 0, L_00000185628e3a20;  1 drivers
E_00000185627fae30 .event anyedge, v000001856287d500_0;
L_00000185628e21c0 .part L_00000185628e10e0, 16, 8;
L_00000185628e1a40 .part L_00000185628e21c0, 0, 3;
L_00000185628e1540 .part L_00000185628e10e0, 16, 8;
L_00000185628e28a0 .part L_00000185628e1540, 0, 1;
L_00000185628e19a0 .part L_00000185628e10e0, 8, 8;
L_00000185628e1900 .part L_00000185628e19a0, 0, 3;
L_00000185628e1ae0 .part L_00000185628e10e0, 0, 8;
L_00000185628e1220 .part L_00000185628e1ae0, 0, 3;
L_00000185628e1d60 .part L_00000185628e10e0, 0, 8;
L_00000185628e2620 .concat [ 1 7 0 0], L_00000185628e28a0, L_0000018562889150;
L_00000185628e15e0 .arith/sum 8, L_00000185628e2620, L_0000018562889198;
L_00000185628e2f80 .reduce/nor L_00000185628e2940;
S_000001856277bab0 .scope module, "cpu_alu" "alu" 8 343, 9 47 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0000018562883520_0 .net "ANS_ADD", 7 0, L_00000185628e2080;  1 drivers
v0000018562882c60_0 .net "ANS_AND", 7 0, L_00000185628e3160;  1 drivers
v0000018562882440_0 .net "ANS_FORWARD", 7 0, L_00000185628e3940;  1 drivers
v0000018562882da0_0 .net "ANS_OR", 7 0, L_00000185628e31d0;  1 drivers
v00000185628838e0_0 .net "DATA1", 7 0, L_00000185628e3da0;  alias, 1 drivers
v0000018562883200_0 .net "DATA2", 7 0, L_00000185628e30f0;  alias, 1 drivers
v00000185628832a0_0 .var "RESULT", 7 0;
v0000018562882e40_0 .net "SELECT", 2 0, v00000185628853c0_0;  1 drivers
v0000018562882620_0 .var "ZERO", 0 0;
E_00000185627faf30 .event anyedge, v00000185628823a0_0;
E_00000185627fafb0 .event anyedge, v00000185628832a0_0, v0000018562882d00_0, v00000185628837a0_0;
S_00000185627777d0 .scope module, "f1" "aluFORWARD" 9 58, 9 10 0, S_000001856277bab0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000185628e3940/d .functor BUFZ 8, L_00000185628e30f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000185628e3940 .delay 8 (1,1,1) L_00000185628e3940/d;
v0000018562882d00_0 .net "DATA2", 7 0, L_00000185628e30f0;  alias, 1 drivers
v0000018562883ca0_0 .net "RESULT", 7 0, L_00000185628e3940;  alias, 1 drivers
S_0000018562777960 .scope module, "f2" "aluADD" 9 59, 9 19 0, S_000001856277bab0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000185628837a0_0 .net "DATA1", 7 0, L_00000185628e3da0;  alias, 1 drivers
v0000018562882300_0 .net "DATA2", 7 0, L_00000185628e30f0;  alias, 1 drivers
v00000185628823a0_0 .net "RESULT", 7 0, L_00000185628e2080;  alias, 1 drivers
L_00000185628e2080 .delay 8 (2,2,2) L_00000185628e2080/d;
L_00000185628e2080/d .arith/sum 8, L_00000185628e3da0, L_00000185628e30f0;
S_00000185627af070 .scope module, "f3" "aluAND" 9 60, 9 28 0, S_000001856277bab0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000185628e3160/d .functor AND 8, L_00000185628e3da0, L_00000185628e30f0, C4<11111111>, C4<11111111>;
L_00000185628e3160 .delay 8 (1,1,1) L_00000185628e3160/d;
v0000018562882b20_0 .net "DATA1", 7 0, L_00000185628e3da0;  alias, 1 drivers
v0000018562882bc0_0 .net "DATA2", 7 0, L_00000185628e30f0;  alias, 1 drivers
v0000018562882580_0 .net "RESULT", 7 0, L_00000185628e3160;  alias, 1 drivers
S_00000185627af200 .scope module, "f4" "aluOR" 9 61, 9 37 0, S_000001856277bab0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000185628e31d0/d .functor OR 8, L_00000185628e3da0, L_00000185628e30f0, C4<00000000>, C4<00000000>;
L_00000185628e31d0 .delay 8 (1,1,1) L_00000185628e31d0/d;
v0000018562883b60_0 .net "DATA1", 7 0, L_00000185628e3da0;  alias, 1 drivers
v00000185628824e0_0 .net "DATA2", 7 0, L_00000185628e30f0;  alias, 1 drivers
v0000018562883e80_0 .net "RESULT", 7 0, L_00000185628e31d0;  alias, 1 drivers
S_000001856277e6d0 .scope module, "cpu_im_mux" "mux" 8 332, 10 10 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000185628826c0_0 .net "IN1", 7 0, L_00000185628e3550;  alias, 1 drivers
v00000185628833e0_0 .net "IN2", 7 0, L_00000185628e1d60;  alias, 1 drivers
v0000018562882760_0 .var "OUT", 7 0;
v0000018562882800_0 .net "SELECT", 0 0, v00000185628850a0_0;  1 drivers
E_00000185627fa1b0 .event anyedge, v0000018562882800_0, v00000185628833e0_0, v00000185628826c0_0;
S_000001856277e860 .scope module, "cpu_mux32" "mux32" 8 338, 11 9 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v0000018562883660_0 .net "IN1", 31 0, v0000018562883480_0;  alias, 1 drivers
v00000185628828a0_0 .net "IN2", 31 0, v0000018562883700_0;  alias, 1 drivers
v00000185628830c0_0 .var "OUT", 31 0;
v0000018562882940_0 .net "SELECT", 0 0, L_00000185628e3a20;  alias, 1 drivers
E_00000185627fa1f0 .event anyedge, v0000018562882940_0, v00000185628828a0_0, v0000018562883660_0;
S_0000018562772090 .scope module, "cpu_neg_mux" "mux" 8 328, 10 10 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000018562882ee0_0 .net "IN1", 7 0, L_00000185628e39b0;  alias, 1 drivers
v0000018562882f80_0 .net "IN2", 7 0, L_00000185628e2c60;  alias, 1 drivers
v0000018562883d40_0 .var "OUT", 7 0;
v0000018562882a80_0 .net "SELECT", 0 0, v0000018562885140_0;  1 drivers
E_00000185627fa2f0 .event anyedge, v0000018562882a80_0, v0000018562882f80_0, v0000018562882ee0_0;
S_0000018562772220 .scope module, "cpu_pc_add" "pc_add" 8 102, 12 10 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCADDED";
v0000018562883020_0 .net "PC", 31 0, v0000018562885500_0;  alias, 1 drivers
v0000018562883480_0 .var "PCADDED", 31 0;
E_00000185627fbaf0 .event anyedge, v0000018562883020_0;
S_00000185627a14f0 .scope module, "cpu_pc_add_j_beq" "pc_add_j_beq" 8 111, 13 10 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 32 "OFFSET";
    .port_info 3 /OUTPUT 32 "PCADDED";
v0000018562883160_0 .net "INSTRUCTION", 31 0, L_00000185628e10e0;  alias, 1 drivers
v0000018562882080_0 .net "OFFSET", 31 0, v0000018562885b40_0;  alias, 1 drivers
v00000185628835c0_0 .net "PC", 31 0, v0000018562883480_0;  alias, 1 drivers
v0000018562883700_0 .var "PCADDED", 31 0;
E_00000185627fb530 .event anyedge, v0000018562883160_0;
S_0000018562884090 .scope module, "cpu_reg_file" "reg_file" 8 319, 14 10 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000185627fe870/d .functor BUFZ 8, L_00000185628e1b80, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000185627fe870 .delay 8 (2,2,2) L_00000185627fe870/d;
L_00000185627d1500/d .functor BUFZ 8, L_00000185628e1e00, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000185627d1500 .delay 8 (2,2,2) L_00000185627d1500/d;
v0000018562883980_0 .net "CLK", 0 0, v0000018562887dd0_0;  alias, 1 drivers
v0000018562883a20_0 .net "IN", 7 0, v0000018562886360_0;  alias, 1 drivers
v0000018562883ac0_0 .net "INADDRESS", 2 0, L_00000185628e1a40;  alias, 1 drivers
v0000018562883c00_0 .net "OUT1", 7 0, L_00000185627fe870;  alias, 1 drivers
v0000018562883de0_0 .net "OUT1ADDRESS", 2 0, L_00000185628e1900;  alias, 1 drivers
v0000018562883f20_0 .net "OUT2", 7 0, L_00000185627d1500;  alias, 1 drivers
v0000018562882120_0 .net "OUT2ADDRESS", 2 0, L_00000185628e1220;  alias, 1 drivers
v00000185628821c0 .array "REGISTER", 7 0, 7 0;
v0000018562886f40_0 .net "RESET", 0 0, v0000018562887790_0;  alias, 1 drivers
v0000018562885c80_0 .net "WRITE", 0 0, L_00000185627fe790;  alias, 1 drivers
v0000018562885820_0 .net *"_ivl_0", 7 0, L_00000185628e1b80;  1 drivers
v0000018562885780_0 .net *"_ivl_10", 4 0, L_00000185628e1860;  1 drivers
L_0000018562889228 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018562886400_0 .net *"_ivl_13", 1 0, L_0000018562889228;  1 drivers
v00000185628856e0_0 .net *"_ivl_2", 4 0, L_00000185628e2260;  1 drivers
L_00000185628891e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018562885640_0 .net *"_ivl_5", 1 0, L_00000185628891e0;  1 drivers
v00000185628855a0_0 .net *"_ivl_8", 7 0, L_00000185628e1e00;  1 drivers
v00000185628864a0_0 .var/i "i", 31 0;
L_00000185628e1b80 .array/port v00000185628821c0, L_00000185628e2260;
L_00000185628e2260 .concat [ 3 2 0 0], L_00000185628e1900, L_00000185628891e0;
L_00000185628e1e00 .array/port v00000185628821c0, L_00000185628e1860;
L_00000185628e1860 .concat [ 3 2 0 0], L_00000185628e1220, L_0000018562889228;
S_0000018562884540 .scope module, "cpu_shift" "shift" 8 108, 15 9 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "OFFSET";
    .port_info 1 /OUTPUT 32 "SHIFTED_OFFSET";
v0000018562886ea0_0 .net "OFFSET", 31 0, v0000018562886b80_0;  alias, 1 drivers
v0000018562885b40_0 .var "SHIFTED_OFFSET", 31 0;
E_00000185627fbbf0 .event anyedge, v0000018562886ea0_0;
S_0000018562884220 .scope module, "cpu_sign_extend" "sign_extend" 8 105, 16 9 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v0000018562885aa0_0 .net "IN", 7 0, L_00000185628e15e0;  1 drivers
v0000018562886b80_0 .var "OUT", 31 0;
E_00000185627fbef0 .event anyedge, v0000018562885aa0_0;
S_0000018562884b80 .scope module, "cpu_tc" "twos_compliment" 8 324, 17 9 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000185628e3f60 .functor NOT 8, L_00000185627d1500, C4<00000000>, C4<00000000>, C4<00000000>;
v00000185628865e0_0 .net "IN", 7 0, L_00000185627d1500;  alias, 1 drivers
v00000185628858c0_0 .net "OUT", 7 0, L_00000185628e2c60;  alias, 1 drivers
v0000018562886d60_0 .net *"_ivl_0", 7 0, L_00000185628e3f60;  1 drivers
L_0000018562889270 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000018562886e00_0 .net/2u *"_ivl_2", 7 0, L_0000018562889270;  1 drivers
L_00000185628e2c60 .delay 8 (1,1,1) L_00000185628e2c60/d;
L_00000185628e2c60/d .arith/sum 8, L_00000185628e3f60, L_0000018562889270;
S_00000185628843b0 .scope module, "data_mem_mux" "mux" 8 346, 10 10 0, S_000001856277b920;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v0000018562885be0_0 .net "IN1", 7 0, v00000185628832a0_0;  alias, 1 drivers
v0000018562885dc0_0 .net "IN2", 7 0, L_00000185628e3fd0;  alias, 1 drivers
v0000018562886360_0 .var "OUT", 7 0;
v0000018562885d20_0 .net "SELECT", 0 0, v00000185628869a0_0;  1 drivers
E_00000185627fb130 .event anyedge, v0000018562885d20_0, v000001856287c380_0, v00000185628832a0_0;
    .scope S_0000018562772220;
T_0 ;
    %wait E_00000185627fbaf0;
    %delay 1, 0;
    %load/vec4 v0000018562883020_0;
    %addi 4, 0, 32;
    %store/vec4 v0000018562883480_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018562884220;
T_1 ;
    %wait E_00000185627fbef0;
    %load/vec4 v0000018562885aa0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000018562885aa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018562886b80_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018562884540;
T_2 ;
    %wait E_00000185627fbbf0;
    %load/vec4 v0000018562886ea0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000018562885b40_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000185627a14f0;
T_3 ;
    %wait E_00000185627fb530;
    %delay 2, 0;
    %load/vec4 v00000185628835c0_0;
    %load/vec4 v0000018562882080_0;
    %add;
    %store/vec4 v0000018562883700_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018562884090;
T_4 ;
    %wait E_00000185627f6270;
    %load/vec4 v0000018562886f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000185628864a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000185628864a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000185628864a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185628821c0, 0, 4;
    %load/vec4 v00000185628864a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000185628864a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018562885c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %delay 1, 0;
    %load/vec4 v0000018562883a20_0;
    %load/vec4 v0000018562883ac0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000185628821c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018562884090;
T_5 ;
    %delay 5, 0;
    %vpi_call 14 88 "$display", "\011\011 TIME \011 R1 \011 R2 \011 R3 \011 R4 \011 R5" {0 0 0};
    %vpi_call 14 89 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011", &A<v00000185628821c0, 1>, &A<v00000185628821c0, 2>, &A<v00000185628821c0, 3>, &A<v00000185628821c0, 4>, &A<v00000185628821c0, 5> {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000018562772090;
T_6 ;
    %wait E_00000185627fa2f0;
    %load/vec4 v0000018562882a80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000018562882ee0_0;
    %cassign/vec4 v0000018562883d40_0;
    %cassign/link v0000018562883d40_0, v0000018562882ee0_0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000018562882f80_0;
    %cassign/vec4 v0000018562883d40_0;
    %cassign/link v0000018562883d40_0, v0000018562882f80_0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001856277e6d0;
T_7 ;
    %wait E_00000185627fa1b0;
    %load/vec4 v0000018562882800_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000185628826c0_0;
    %cassign/vec4 v0000018562882760_0;
    %cassign/link v0000018562882760_0, v00000185628826c0_0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000185628833e0_0;
    %cassign/vec4 v0000018562882760_0;
    %cassign/link v0000018562882760_0, v00000185628833e0_0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001856277e860;
T_8 ;
    %wait E_00000185627fa1f0;
    %load/vec4 v0000018562882940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000185628828a0_0;
    %store/vec4 v00000185628830c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000018562883660_0;
    %store/vec4 v00000185628830c0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001856277bab0;
T_9 ;
    %wait E_00000185627fafb0;
    %load/vec4 v0000018562882e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v00000185628832a0_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0000018562882440_0;
    %cassign/vec4 v00000185628832a0_0;
    %cassign/link v00000185628832a0_0, v0000018562882440_0;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0000018562883520_0;
    %cassign/vec4 v00000185628832a0_0;
    %cassign/link v00000185628832a0_0, v0000018562883520_0;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0000018562882c60_0;
    %cassign/vec4 v00000185628832a0_0;
    %cassign/link v00000185628832a0_0, v0000018562882c60_0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000018562882da0_0;
    %cassign/vec4 v00000185628832a0_0;
    %cassign/link v00000185628832a0_0, v0000018562882da0_0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001856277bab0;
T_10 ;
    %wait E_00000185627faf30;
    %load/vec4 v0000018562883520_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562882620_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562882620_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000185628843b0;
T_11 ;
    %wait E_00000185627fb130;
    %load/vec4 v0000018562885d20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000018562885be0_0;
    %cassign/vec4 v0000018562886360_0;
    %cassign/link v0000018562886360_0, v0000018562885be0_0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018562885dc0_0;
    %cassign/vec4 v0000018562886360_0;
    %cassign/link v0000018562886360_0, v0000018562885dc0_0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001856277b920;
T_12 ;
    %wait E_00000185627f6270;
    %load/vec4 v0000018562887330_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018562885500_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000018562886680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %delay 1, 0;
    %load/vec4 v00000185628867c0_0;
    %store/vec4 v0000018562885500_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001856277b920;
T_13 ;
    %wait E_00000185627fae30;
    %load/vec4 v0000018562886680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001856277b920;
T_14 ;
    %wait E_00000185627fb530;
    %load/vec4 v0000018562886180_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000018562886220_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v0000018562886220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000185628853c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628850a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562885960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562886860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185628869a0_0, 0, 1;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000018562778240;
T_15 ;
    %wait E_00000185627f8cf0;
    %load/vec4 v000001856287d8c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v00000185628829e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/s 1;
    %store/vec4 v000001856287c880_0, 0, 1;
    %load/vec4 v000001856287d8c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.5, 9;
    %load/vec4 v00000185628829e0_0;
    %nor/r;
    %and;
T_15.5;
    %flag_set/vec4 8;
    %jmp/0 T_15.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.4, 8;
T_15.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.4, 8;
 ; End of false expr.
    %blend;
T_15.4;
    %pad/s 1;
    %store/vec4 v000001856287c4c0_0, 0, 1;
    %load/vec4 v000001856287d8c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.8, 9;
    %load/vec4 v00000185628829e0_0;
    %and;
T_15.8;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %pad/s 1;
    %store/vec4 v0000018562882260_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000018562778240;
T_16 ;
    %wait E_00000185627f6270;
    %load/vec4 v000001856287c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001856287d6e0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001856287c420, 4;
    %store/vec4 v000001856287df00_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001856287df00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001856287d960_0, 4, 8;
    %load/vec4 v000001856287d6e0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001856287c420, 4;
    %store/vec4 v000001856287d3c0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001856287d3c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001856287d960_0, 4, 8;
    %load/vec4 v000001856287d6e0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001856287c420, 4;
    %store/vec4 v000001856287c2e0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001856287c2e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001856287d960_0, 4, 8;
    %load/vec4 v000001856287d6e0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001856287c420, 4;
    %store/vec4 v000001856287d0a0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001856287d0a0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001856287d960_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856287c880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856287c4c0_0, 0, 1;
T_16.0 ;
    %load/vec4 v0000018562882260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000018562883340_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001856287d140_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001856287d140_0;
    %load/vec4 v000001856287d6e0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001856287c420, 4, 0;
    %load/vec4 v0000018562883340_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001856287c6a0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001856287c6a0_0;
    %load/vec4 v000001856287d6e0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001856287c420, 4, 0;
    %load/vec4 v0000018562883340_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001856287d280_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001856287d280_0;
    %load/vec4 v000001856287d6e0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001856287c420, 4, 0;
    %load/vec4 v0000018562883340_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001856287cf60_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001856287cf60_0;
    %load/vec4 v000001856287d6e0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001856287c420, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856287c880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562882260_0, 0, 1;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000018562778240;
T_17 ;
    %wait E_00000185627f7070;
    %load/vec4 v000001856287daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001856287d820_0, 0, 32;
T_17.2 ;
    %load/vec4 v000001856287d820_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001856287d820_0;
    %store/vec4a v000001856287c420, 4, 0;
    %load/vec4 v000001856287d820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001856287d820_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856287c880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856287c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562882260_0, 0, 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000018562779a30;
T_18 ;
    %wait E_00000185627f9ab0;
    %load/vec4 v000001856281cb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001856281c8a0_0, 0, 8;
    %jmp T_18.5;
T_18.0 ;
    %load/vec4 v000001856281cee0_0;
    %store/vec4 v000001856281c8a0_0, 0, 8;
    %jmp T_18.5;
T_18.1 ;
    %load/vec4 v000001856281c800_0;
    %store/vec4 v000001856281c8a0_0, 0, 8;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v000001856281c300_0;
    %store/vec4 v000001856281c8a0_0, 0, 8;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v000001856281bc20_0;
    %store/vec4 v000001856281c8a0_0, 0, 8;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000185627798a0;
T_19 ;
    %wait E_00000185627f6370;
    %load/vec4 v000001856281ba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v000001856281c260_0;
    %flag_set/vec4 10;
    %jmp/1 T_19.8, 10;
    %load/vec4 v000001856281bea0_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_19.8;
    %flag_get/vec4 10;
    %jmp/0 T_19.7, 10;
    %load/vec4 v000001856281b860_0;
    %nor/r;
    %and;
T_19.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v000001856281c440_0;
    %nor/r;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001856281c580_0, 0, 3;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v000001856281c260_0;
    %flag_set/vec4 10;
    %jmp/1 T_19.13, 10;
    %load/vec4 v000001856281bea0_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_19.13;
    %flag_get/vec4 10;
    %jmp/0 T_19.12, 10;
    %load/vec4 v000001856281b860_0;
    %and;
T_19.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.11, 9;
    %load/vec4 v000001856281c440_0;
    %nor/r;
    %and;
T_19.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001856281c580_0, 0, 3;
    %jmp T_19.10;
T_19.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001856281c580_0, 0, 3;
T_19.10 ;
T_19.5 ;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v000001856281be00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001856281c580_0, 0, 3;
    %jmp T_19.15;
T_19.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001856281c580_0, 0, 3;
T_19.15 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v000001856281be00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001856281c580_0, 0, 3;
    %jmp T_19.17;
T_19.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001856281c580_0, 0, 3;
T_19.17 ;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000185627798a0;
T_20 ;
    %wait E_00000185627f6530;
    %load/vec4 v000001856281ba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %jmp T_20.3;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281ca80_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v000001856281c6c0_0, 0, 6;
    %pushi/vec4 255, 255, 32;
    %store/vec4 v000001856281c4e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281c760_0, 0, 1;
    %jmp T_20.3;
T_20.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001856281b9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281ca80_0, 0, 1;
    %load/vec4 v000001856281ce40_0;
    %load/vec4 v000001856281b5e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001856281c6c0_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001856281c4e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001856281c760_0, 0, 1;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281b9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001856281ca80_0, 0, 1;
    %load/vec4 v000001856281c1c0_0;
    %load/vec4 v000001856281b5e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001856281c6c0_0, 0, 6;
    %load/vec4 v000001856281c9e0_0;
    %store/vec4 v000001856281c4e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001856281c760_0, 0, 1;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000185627798a0;
T_21 ;
    %wait E_00000185627f6170;
    %load/vec4 v000001856281bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001856281ba40_0, 0, 3;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001856281c580_0;
    %store/vec4 v000001856281ba40_0, 0, 3;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000018562775e80;
T_22 ;
    %wait E_00000185627f6db0;
    %load/vec4 v000001856287cba0_0;
    %flag_set/vec4 8;
    %jmp/1 T_22.2, 8;
    %load/vec4 v000001856287d5a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.2;
    %jmp/0xz  T_22.0, 8;
    %delay 1, 0;
    %load/vec4 v000001856287d320_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000001856281c080_0, 0;
    %load/vec4 v000001856287d320_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v000001856281bfe0_0, 0;
    %load/vec4 v000001856287d320_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v000001856281cbc0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000018562775e80;
T_23 ;
    %wait E_00000185627f6770;
    %load/vec4 v000001856287cba0_0;
    %flag_set/vec4 8;
    %jmp/1 T_23.2, 8;
    %load/vec4 v000001856287d5a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.2;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %pad/s 1;
    %store/vec4 v000001856281bf40_0, 0, 1;
    %load/vec4 v000001856287cba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.5, 9;
    %load/vec4 v000001856287d5a0_0;
    %nor/r;
    %and;
T_23.5;
    %flag_set/vec4 8;
    %jmp/0 T_23.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.4, 8;
T_23.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.4, 8;
 ; End of false expr.
    %blend;
T_23.4;
    %pad/s 1;
    %store/vec4 v000001856281cc60_0, 0, 1;
    %load/vec4 v000001856287cba0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.8, 9;
    %load/vec4 v000001856287d5a0_0;
    %and;
T_23.8;
    %flag_set/vec4 8;
    %jmp/0 T_23.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.7, 8;
T_23.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.7, 8;
 ; End of false expr.
    %blend;
T_23.7;
    %pad/s 1;
    %store/vec4 v000001856281cda0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000018562775e80;
T_24 ;
    %wait E_00000185627f6270;
    %load/vec4 v000001856281cc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v000001856287de60_0;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281bf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281cc60_0, 0, 1;
T_24.0 ;
    %load/vec4 v000001856281cda0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.5, 9;
    %load/vec4 v000001856287de60_0;
    %and;
T_24.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281bf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281cda0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001856287c9c0, 4, 0;
    %load/vec4 v000001856281c080_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %jmp T_24.10;
T_24.6 ;
    %load/vec4 v000001856287c920_0;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001856287c560, 4, 5;
    %jmp T_24.10;
T_24.7 ;
    %load/vec4 v000001856287c920_0;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001856287c560, 4, 5;
    %jmp T_24.10;
T_24.8 ;
    %load/vec4 v000001856287c920_0;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001856287c560, 4, 5;
    %jmp T_24.10;
T_24.9 ;
    %load/vec4 v000001856287c920_0;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001856287c560, 4, 5;
    %jmp T_24.10;
T_24.10 ;
    %pop/vec4 1;
T_24.3 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000018562775e80;
T_25 ;
    %wait E_00000185627f69b0;
    %load/vec4 v000001856287cb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %delay 1, 0;
    %load/vec4 v000001856287cec0_0;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001856287c560, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001856287cc40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001856287c9c0, 4, 0;
    %load/vec4 v000001856281cbc0_0;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001856287da00, 4, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000018562775e80;
T_26 ;
    %wait E_00000185627f6130;
    %load/vec4 v000001856287de60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v000001856287cd80_0;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001856287c560, 4;
    %store/vec4 v000001856287dc80_0, 0, 32;
    %load/vec4 v000001856281bfe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001856287da00, 4;
    %store/vec4 v000001856281cd00_0, 0, 3;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000018562775e80;
T_27 ;
    %wait E_00000185627f7070;
    %load/vec4 v000001856287d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001856287d000_0, 0, 32;
T_27.2 ;
    %load/vec4 v000001856287d000_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001856287d000_0;
    %store/vec4a v000001856287c560, 4, 0;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 4, v000001856287d000_0;
    %store/vec4a v000001856287da00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001856287d000_0;
    %store/vec4a v000001856287c9c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001856287d000_0;
    %store/vec4a v000001856287cc40, 4, 0;
    %load/vec4 v000001856287d000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001856287d000_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281bf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001856281cda0_0, 0, 1;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000018562764600;
T_28 ;
    %vpi_call 2 40 "$readmemb", "instr_mem.mem", v0000018562887650 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0000018562764600;
T_29 ;
    %vpi_call 2 66 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018562764600 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018562887790_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018562887790_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_29;
    .scope S_0000018562764600;
T_30 ;
    %delay 4, 0;
    %load/vec4 v0000018562887dd0_0;
    %inv;
    %store/vec4 v0000018562887dd0_0, 0, 1;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./dataCache.v";
    "./comparator.v";
    "./dcacheFSM_skeleton.v";
    "./mux4to1.v";
    "./dataMemory.v";
    "./cpu.v";
    "./alu.v";
    "./mux.v";
    "./mux32.v";
    "./pc_add.v";
    "./pc_add_j_beq.v";
    "./reg_file.v";
    "./shift.v";
    "./sign_extend.v";
    "./twos_compliment.v";
