
Exam3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dd8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  08006fb8  08006fb8  00016fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800715c  0800715c  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  0800715c  0800715c  0001715c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007164  08007164  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007164  08007164  00017164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007168  08007168  00017168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800716c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  2000006c  080071d8  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000035c  080071d8  0002035c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001437b  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002907  00000000  00000000  0003445a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001108  00000000  00000000  00036d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d1c  00000000  00000000  00037e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002822e  00000000  00000000  00038b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001419f  00000000  00000000  00060dba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001041f0  00000000  00000000  00074f59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005048  00000000  00000000  0017914c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0017e194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006fa0 	.word	0x08006fa0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	08006fa0 	.word	0x08006fa0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b5b0      	push	{r4, r5, r7, lr}
 80005be:	b08a      	sub	sp, #40	; 0x28
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f000 fe5c 	bl	800127e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f86b 	bl	80006a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 f9b5 	bl	8000938 <MX_GPIO_Init>
  MX_SPI3_Init();
 80005ce:	f000 f975 	bl	80008bc <MX_SPI3_Init>
  MX_ADC1_Init();
 80005d2:	f000 f8b1 	bl	8000738 <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 80005d6:	f000 f927 	bl	8000828 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */


  SPITxRx_Setup();
 80005da:	f000 fa3d 	bl	8000a58 <SPITxRx_Setup>

  reload();
 80005de:	f000 fac3 	bl	8000b68 <reload>

  Write_LED_SPI(makeLEDTable(p2HP,p1HP));
 80005e2:	4b29      	ldr	r3, [pc, #164]	; (8000688 <main+0xcc>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	461a      	mov	r2, r3
 80005e8:	4b28      	ldr	r3, [pc, #160]	; (800068c <main+0xd0>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	4619      	mov	r1, r3
 80005ee:	4610      	mov	r0, r2
 80005f0:	f000 fba2 	bl	8000d38 <makeLEDTable>
 80005f4:	4603      	mov	r3, r0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 fa60 	bl	8000abc <Write_LED_SPI>
  {
    /* USER CODE END WHILE */


    /* USER CODE BEGIN 3 */
	  while(magcap > 0){
 80005fc:	e03c      	b.n	8000678 <main+0xbc>
		  shoot();
 80005fe:	f000 fb13 	bl	8000c28 <shoot>

		  Write_LED_SPI(makeLEDTable(p2HP,p1HP));
 8000602:	4b21      	ldr	r3, [pc, #132]	; (8000688 <main+0xcc>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	461a      	mov	r2, r3
 8000608:	4b20      	ldr	r3, [pc, #128]	; (800068c <main+0xd0>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	4619      	mov	r1, r3
 800060e:	4610      	mov	r0, r2
 8000610:	f000 fb92 	bl	8000d38 <makeLEDTable>
 8000614:	4603      	mov	r3, r0
 8000616:	4618      	mov	r0, r3
 8000618:	f000 fa50 	bl	8000abc <Write_LED_SPI>

		  if(p1HP <= 0){
 800061c:	4b1b      	ldr	r3, [pc, #108]	; (800068c <main+0xd0>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d113      	bne.n	800064c <main+0x90>
			  uint8_t txt1[] = "Player 2 survived.";
 8000624:	4b1a      	ldr	r3, [pc, #104]	; (8000690 <main+0xd4>)
 8000626:	f107 0414 	add.w	r4, r7, #20
 800062a:	461d      	mov	r5, r3
 800062c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000630:	682b      	ldr	r3, [r5, #0]
 8000632:	461a      	mov	r2, r3
 8000634:	8022      	strh	r2, [r4, #0]
 8000636:	3402      	adds	r4, #2
 8000638:	0c1b      	lsrs	r3, r3, #16
 800063a:	7023      	strb	r3, [r4, #0]
			  HAL_UART_Transmit(&hlpuart1, txt1, 18, 100);
 800063c:	f107 0114 	add.w	r1, r7, #20
 8000640:	2364      	movs	r3, #100	; 0x64
 8000642:	2212      	movs	r2, #18
 8000644:	4813      	ldr	r0, [pc, #76]	; (8000694 <main+0xd8>)
 8000646:	f004 fd23 	bl	8005090 <HAL_UART_Transmit>
			  while(1){}
 800064a:	e7fe      	b.n	800064a <main+0x8e>

		  }
		  if(p2HP <= 0){
 800064c:	4b0e      	ldr	r3, [pc, #56]	; (8000688 <main+0xcc>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d111      	bne.n	8000678 <main+0xbc>
			  uint8_t txt2[] = "Player 1 survived.";
 8000654:	4b10      	ldr	r3, [pc, #64]	; (8000698 <main+0xdc>)
 8000656:	463c      	mov	r4, r7
 8000658:	461d      	mov	r5, r3
 800065a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800065c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800065e:	682b      	ldr	r3, [r5, #0]
 8000660:	461a      	mov	r2, r3
 8000662:	8022      	strh	r2, [r4, #0]
 8000664:	3402      	adds	r4, #2
 8000666:	0c1b      	lsrs	r3, r3, #16
 8000668:	7023      	strb	r3, [r4, #0]
			  HAL_UART_Transmit(&hlpuart1, txt2, 18, 100);
 800066a:	4639      	mov	r1, r7
 800066c:	2364      	movs	r3, #100	; 0x64
 800066e:	2212      	movs	r2, #18
 8000670:	4808      	ldr	r0, [pc, #32]	; (8000694 <main+0xd8>)
 8000672:	f004 fd0d 	bl	8005090 <HAL_UART_Transmit>
			  while(1){}
 8000676:	e7fe      	b.n	8000676 <main+0xba>
	  while(magcap > 0){
 8000678:	4b08      	ldr	r3, [pc, #32]	; (800069c <main+0xe0>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d1be      	bne.n	80005fe <main+0x42>
		  }
	  }
	  reload();
 8000680:	f000 fa72 	bl	8000b68 <reload>
	  while(magcap > 0){
 8000684:	e7f8      	b.n	8000678 <main+0xbc>
 8000686:	bf00      	nop
 8000688:	20000002 	.word	0x20000002
 800068c:	20000001 	.word	0x20000001
 8000690:	08006fb8 	.word	0x08006fb8
 8000694:	200000f4 	.word	0x200000f4
 8000698:	08006fcc 	.word	0x08006fcc
 800069c:	200001ed 	.word	0x200001ed

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b094      	sub	sp, #80	; 0x50
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 0318 	add.w	r3, r7, #24
 80006aa:	2238      	movs	r2, #56	; 0x38
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f005 fe78 	bl	80063a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006c2:	2000      	movs	r0, #0
 80006c4:	f002 ff3c 	bl	8003540 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c8:	2302      	movs	r3, #2
 80006ca:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d2:	2340      	movs	r3, #64	; 0x40
 80006d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d6:	2302      	movs	r3, #2
 80006d8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006da:	2302      	movs	r3, #2
 80006dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80006de:	2304      	movs	r3, #4
 80006e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006e2:	2355      	movs	r3, #85	; 0x55
 80006e4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e6:	2302      	movs	r3, #2
 80006e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006ea:	2302      	movs	r3, #2
 80006ec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006ee:	2302      	movs	r3, #2
 80006f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f2:	f107 0318 	add.w	r3, r7, #24
 80006f6:	4618      	mov	r0, r3
 80006f8:	f002 ffd6 	bl	80036a8 <HAL_RCC_OscConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000702:	f000 fb7f 	bl	8000e04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000706:	230f      	movs	r3, #15
 8000708:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800070a:	2303      	movs	r3, #3
 800070c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000712:	2300      	movs	r3, #0
 8000714:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000716:	2300      	movs	r3, #0
 8000718:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	2104      	movs	r1, #4
 800071e:	4618      	mov	r0, r3
 8000720:	f003 fad4 	bl	8003ccc <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800072a:	f000 fb6b 	bl	8000e04 <Error_Handler>
  }
}
 800072e:	bf00      	nop
 8000730:	3750      	adds	r7, #80	; 0x50
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
	...

08000738 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08c      	sub	sp, #48	; 0x30
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800073e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800074a:	1d3b      	adds	r3, r7, #4
 800074c:	2220      	movs	r2, #32
 800074e:	2100      	movs	r1, #0
 8000750:	4618      	mov	r0, r3
 8000752:	f005 fe27 	bl	80063a4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000756:	4b32      	ldr	r3, [pc, #200]	; (8000820 <MX_ADC1_Init+0xe8>)
 8000758:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800075c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800075e:	4b30      	ldr	r3, [pc, #192]	; (8000820 <MX_ADC1_Init+0xe8>)
 8000760:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000764:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000766:	4b2e      	ldr	r3, [pc, #184]	; (8000820 <MX_ADC1_Init+0xe8>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800076c:	4b2c      	ldr	r3, [pc, #176]	; (8000820 <MX_ADC1_Init+0xe8>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000772:	4b2b      	ldr	r3, [pc, #172]	; (8000820 <MX_ADC1_Init+0xe8>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000778:	4b29      	ldr	r3, [pc, #164]	; (8000820 <MX_ADC1_Init+0xe8>)
 800077a:	2200      	movs	r2, #0
 800077c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800077e:	4b28      	ldr	r3, [pc, #160]	; (8000820 <MX_ADC1_Init+0xe8>)
 8000780:	2204      	movs	r2, #4
 8000782:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000784:	4b26      	ldr	r3, [pc, #152]	; (8000820 <MX_ADC1_Init+0xe8>)
 8000786:	2200      	movs	r2, #0
 8000788:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800078a:	4b25      	ldr	r3, [pc, #148]	; (8000820 <MX_ADC1_Init+0xe8>)
 800078c:	2200      	movs	r2, #0
 800078e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000790:	4b23      	ldr	r3, [pc, #140]	; (8000820 <MX_ADC1_Init+0xe8>)
 8000792:	2201      	movs	r2, #1
 8000794:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000796:	4b22      	ldr	r3, [pc, #136]	; (8000820 <MX_ADC1_Init+0xe8>)
 8000798:	2200      	movs	r2, #0
 800079a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800079e:	4b20      	ldr	r3, [pc, #128]	; (8000820 <MX_ADC1_Init+0xe8>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007a4:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <MX_ADC1_Init+0xe8>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007aa:	4b1d      	ldr	r3, [pc, #116]	; (8000820 <MX_ADC1_Init+0xe8>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007b2:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <MX_ADC1_Init+0xe8>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80007b8:	4b19      	ldr	r3, [pc, #100]	; (8000820 <MX_ADC1_Init+0xe8>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007c0:	4817      	ldr	r0, [pc, #92]	; (8000820 <MX_ADC1_Init+0xe8>)
 80007c2:	f001 f869 	bl	8001898 <HAL_ADC_Init>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80007cc:	f000 fb1a 	bl	8000e04 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007d0:	2300      	movs	r3, #0
 80007d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d8:	4619      	mov	r1, r3
 80007da:	4811      	ldr	r0, [pc, #68]	; (8000820 <MX_ADC1_Init+0xe8>)
 80007dc:	f002 fa5c 	bl	8002c98 <HAL_ADCEx_MultiModeConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80007e6:	f000 fb0d 	bl	8000e04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <MX_ADC1_Init+0xec>)
 80007ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ee:	2306      	movs	r3, #6
 80007f0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007f6:	237f      	movs	r3, #127	; 0x7f
 80007f8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007fa:	2304      	movs	r3, #4
 80007fc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007fe:	2300      	movs	r3, #0
 8000800:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000802:	1d3b      	adds	r3, r7, #4
 8000804:	4619      	mov	r1, r3
 8000806:	4806      	ldr	r0, [pc, #24]	; (8000820 <MX_ADC1_Init+0xe8>)
 8000808:	f001 fc2e 	bl	8002068 <HAL_ADC_ConfigChannel>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000812:	f000 faf7 	bl	8000e04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	3730      	adds	r7, #48	; 0x30
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000088 	.word	0x20000088
 8000824:	04300002 	.word	0x04300002

08000828 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800082c:	4b21      	ldr	r3, [pc, #132]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 800082e:	4a22      	ldr	r2, [pc, #136]	; (80008b8 <MX_LPUART1_UART_Init+0x90>)
 8000830:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 57600;
 8000832:	4b20      	ldr	r3, [pc, #128]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 8000834:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000838:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800083a:	4b1e      	ldr	r3, [pc, #120]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000840:	4b1c      	ldr	r3, [pc, #112]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000846:	4b1b      	ldr	r3, [pc, #108]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800084c:	4b19      	ldr	r3, [pc, #100]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 800084e:	220c      	movs	r2, #12
 8000850:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000852:	4b18      	ldr	r3, [pc, #96]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000858:	4b16      	ldr	r3, [pc, #88]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 800085a:	2200      	movs	r2, #0
 800085c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800085e:	4b15      	ldr	r3, [pc, #84]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 8000860:	2200      	movs	r2, #0
 8000862:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000864:	4b13      	ldr	r3, [pc, #76]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 8000866:	2200      	movs	r2, #0
 8000868:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800086a:	4812      	ldr	r0, [pc, #72]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 800086c:	f004 fbc0 	bl	8004ff0 <HAL_UART_Init>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000876:	f000 fac5 	bl	8000e04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800087a:	2100      	movs	r1, #0
 800087c:	480d      	ldr	r0, [pc, #52]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 800087e:	f005 fab1 	bl	8005de4 <HAL_UARTEx_SetTxFifoThreshold>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000888:	f000 fabc 	bl	8000e04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088c:	2100      	movs	r1, #0
 800088e:	4809      	ldr	r0, [pc, #36]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 8000890:	f005 fae6 	bl	8005e60 <HAL_UARTEx_SetRxFifoThreshold>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800089a:	f000 fab3 	bl	8000e04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800089e:	4805      	ldr	r0, [pc, #20]	; (80008b4 <MX_LPUART1_UART_Init+0x8c>)
 80008a0:	f005 fa67 	bl	8005d72 <HAL_UARTEx_DisableFifoMode>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80008aa:	f000 faab 	bl	8000e04 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	200000f4 	.word	0x200000f4
 80008b8:	40008000 	.word	0x40008000

080008bc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80008c0:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <MX_SPI3_Init+0x74>)
 80008c2:	4a1c      	ldr	r2, [pc, #112]	; (8000934 <MX_SPI3_Init+0x78>)
 80008c4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80008c6:	4b1a      	ldr	r3, [pc, #104]	; (8000930 <MX_SPI3_Init+0x74>)
 80008c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008cc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80008ce:	4b18      	ldr	r3, [pc, #96]	; (8000930 <MX_SPI3_Init+0x74>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80008d4:	4b16      	ldr	r3, [pc, #88]	; (8000930 <MX_SPI3_Init+0x74>)
 80008d6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80008da:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <MX_SPI3_Init+0x74>)
 80008de:	2200      	movs	r2, #0
 80008e0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008e2:	4b13      	ldr	r3, [pc, #76]	; (8000930 <MX_SPI3_Init+0x74>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <MX_SPI3_Init+0x74>)
 80008ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008ee:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <MX_SPI3_Init+0x74>)
 80008f2:	2238      	movs	r2, #56	; 0x38
 80008f4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <MX_SPI3_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <MX_SPI3_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <MX_SPI3_Init+0x74>)
 8000904:	2200      	movs	r2, #0
 8000906:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <MX_SPI3_Init+0x74>)
 800090a:	2207      	movs	r2, #7
 800090c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800090e:	4b08      	ldr	r3, [pc, #32]	; (8000930 <MX_SPI3_Init+0x74>)
 8000910:	2200      	movs	r2, #0
 8000912:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <MX_SPI3_Init+0x74>)
 8000916:	2208      	movs	r2, #8
 8000918:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800091a:	4805      	ldr	r0, [pc, #20]	; (8000930 <MX_SPI3_Init+0x74>)
 800091c:	f003 fe40 	bl	80045a0 <HAL_SPI_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000926:	f000 fa6d 	bl	8000e04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000188 	.word	0x20000188
 8000934:	40003c00 	.word	0x40003c00

08000938 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b08a      	sub	sp, #40	; 0x28
 800093c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093e:	f107 0314 	add.w	r3, r7, #20
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
 800094c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800094e:	4b3f      	ldr	r3, [pc, #252]	; (8000a4c <MX_GPIO_Init+0x114>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000952:	4a3e      	ldr	r2, [pc, #248]	; (8000a4c <MX_GPIO_Init+0x114>)
 8000954:	f043 0304 	orr.w	r3, r3, #4
 8000958:	64d3      	str	r3, [r2, #76]	; 0x4c
 800095a:	4b3c      	ldr	r3, [pc, #240]	; (8000a4c <MX_GPIO_Init+0x114>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800095e:	f003 0304 	and.w	r3, r3, #4
 8000962:	613b      	str	r3, [r7, #16]
 8000964:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000966:	4b39      	ldr	r3, [pc, #228]	; (8000a4c <MX_GPIO_Init+0x114>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096a:	4a38      	ldr	r2, [pc, #224]	; (8000a4c <MX_GPIO_Init+0x114>)
 800096c:	f043 0320 	orr.w	r3, r3, #32
 8000970:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000972:	4b36      	ldr	r3, [pc, #216]	; (8000a4c <MX_GPIO_Init+0x114>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000976:	f003 0320 	and.w	r3, r3, #32
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800097e:	4b33      	ldr	r3, [pc, #204]	; (8000a4c <MX_GPIO_Init+0x114>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000982:	4a32      	ldr	r2, [pc, #200]	; (8000a4c <MX_GPIO_Init+0x114>)
 8000984:	f043 0301 	orr.w	r3, r3, #1
 8000988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800098a:	4b30      	ldr	r3, [pc, #192]	; (8000a4c <MX_GPIO_Init+0x114>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	60bb      	str	r3, [r7, #8]
 8000994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000996:	4b2d      	ldr	r3, [pc, #180]	; (8000a4c <MX_GPIO_Init+0x114>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099a:	4a2c      	ldr	r2, [pc, #176]	; (8000a4c <MX_GPIO_Init+0x114>)
 800099c:	f043 0308 	orr.w	r3, r3, #8
 80009a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009a2:	4b2a      	ldr	r3, [pc, #168]	; (8000a4c <MX_GPIO_Init+0x114>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a6:	f003 0308 	and.w	r3, r3, #8
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	4b27      	ldr	r3, [pc, #156]	; (8000a4c <MX_GPIO_Init+0x114>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b2:	4a26      	ldr	r2, [pc, #152]	; (8000a4c <MX_GPIO_Init+0x114>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ba:	4b24      	ldr	r3, [pc, #144]	; (8000a4c <MX_GPIO_Init+0x114>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009be:	f003 0302 	and.w	r3, r3, #2
 80009c2:	603b      	str	r3, [r7, #0]
 80009c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2120      	movs	r1, #32
 80009ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009ce:	f002 fd7b 	bl	80034c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 80009d2:	2201      	movs	r2, #1
 80009d4:	2104      	movs	r1, #4
 80009d6:	481e      	ldr	r0, [pc, #120]	; (8000a50 <MX_GPIO_Init+0x118>)
 80009d8:	f002 fd76 	bl	80034c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009e2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80009e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	4619      	mov	r1, r3
 80009f2:	4818      	ldr	r0, [pc, #96]	; (8000a54 <MX_GPIO_Init+0x11c>)
 80009f4:	f002 fbce 	bl	8003194 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009f8:	2320      	movs	r3, #32
 80009fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a04:	2300      	movs	r3, #0
 8000a06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a12:	f002 fbbf 	bl	8003194 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a16:	2304      	movs	r3, #4
 8000a18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a22:	2300      	movs	r3, #0
 8000a24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4808      	ldr	r0, [pc, #32]	; (8000a50 <MX_GPIO_Init+0x118>)
 8000a2e:	f002 fbb1 	bl	8003194 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a32:	2200      	movs	r2, #0
 8000a34:	2100      	movs	r1, #0
 8000a36:	2028      	movs	r0, #40	; 0x28
 8000a38:	f002 fb11 	bl	800305e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a3c:	2028      	movs	r0, #40	; 0x28
 8000a3e:	f002 fb28 	bl	8003092 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a42:	bf00      	nop
 8000a44:	3728      	adds	r7, #40	; 0x28
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40021000 	.word	0x40021000
 8000a50:	48000c00 	.word	0x48000c00
 8000a54:	48000800 	.word	0x48000800

08000a58 <SPITxRx_Setup>:

/* USER CODE BEGIN 4 */
void SPITxRx_Setup(){
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
	uint8_t buffer[4];

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2104      	movs	r1, #4
 8000a62:	4814      	ldr	r0, [pc, #80]	; (8000ab4 <SPITxRx_Setup+0x5c>)
 8000a64:	f002 fd30 	bl	80034c8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000a68:	2001      	movs	r0, #1
 8000a6a:	f000 fc79 	bl	8001360 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1);
 8000a6e:	2201      	movs	r2, #1
 8000a70:	2104      	movs	r1, #4
 8000a72:	4810      	ldr	r0, [pc, #64]	; (8000ab4 <SPITxRx_Setup+0x5c>)
 8000a74:	f002 fd28 	bl	80034c8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000a78:	2001      	movs	r0, #1
 8000a7a:	f000 fc71 	bl	8001360 <HAL_Delay>

	HAL_Delay(200);
 8000a7e:	20c8      	movs	r0, #200	; 0xc8
 8000a80:	f000 fc6e 	bl	8001360 <HAL_Delay>
	SPITx[0] = 0b01000000;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <SPITxRx_Setup+0x60>)
 8000a86:	2240      	movs	r2, #64	; 0x40
 8000a88:	701a      	strb	r2, [r3, #0]
	SPITx[1] = 0x01;
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <SPITxRx_Setup+0x60>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	705a      	strb	r2, [r3, #1]
	SPITx[2] = 0x00;
 8000a90:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <SPITxRx_Setup+0x60>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	709a      	strb	r2, [r3, #2]
	SPITx[3] = 0x00;
 8000a96:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <SPITxRx_Setup+0x60>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	70da      	strb	r2, [r3, #3]
	SPITx[4] = 0x00;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <SPITxRx_Setup+0x60>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	711a      	strb	r2, [r3, #4]
	SPITxRx_readIO();
 8000aa2:	f000 f981 	bl	8000da8 <SPITxRx_readIO>
	HAL_Delay(200);
 8000aa6:	20c8      	movs	r0, #200	; 0xc8
 8000aa8:	f000 fc5a 	bl	8001360 <HAL_Delay>
//	buffer[2] = 0xFF;
//	buffer[3] = 0x00;
//	buffer[4] = 0x00;
//	HAL_SPI_Transmit(&hspi3, buffer, 4, 100);
//	HAL_Delay(200);
}
 8000aac:	bf00      	nop
 8000aae:	3708      	adds	r7, #8
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	48000c00 	.word	0x48000c00
 8000ab8:	200001f0 	.word	0x200001f0

08000abc <Write_LED_SPI>:

void Write_LED_SPI(uint8_t ledTable){
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	71fb      	strb	r3, [r7, #7]

	SPITx[0] = 0b01000000;
 8000ac6:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <Write_LED_SPI+0x3c>)
 8000ac8:	2240      	movs	r2, #64	; 0x40
 8000aca:	701a      	strb	r2, [r3, #0]
	SPITx[1] = 0x15;
 8000acc:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <Write_LED_SPI+0x3c>)
 8000ace:	2215      	movs	r2, #21
 8000ad0:	705a      	strb	r2, [r3, #1]
	SPITx[2] = ledTable;
 8000ad2:	4a09      	ldr	r2, [pc, #36]	; (8000af8 <Write_LED_SPI+0x3c>)
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	7093      	strb	r3, [r2, #2]
	SPITx[3] = 0x00;
 8000ad8:	4b07      	ldr	r3, [pc, #28]	; (8000af8 <Write_LED_SPI+0x3c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	70da      	strb	r2, [r3, #3]
	SPITx[4] = 0x00;
 8000ade:	4b06      	ldr	r3, [pc, #24]	; (8000af8 <Write_LED_SPI+0x3c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	711a      	strb	r2, [r3, #4]
	SPITxRx_readIO();
 8000ae4:	f000 f960 	bl	8000da8 <SPITxRx_readIO>

	HAL_Delay(100);
 8000ae8:	2064      	movs	r0, #100	; 0x64
 8000aea:	f000 fc39 	bl	8001360 <HAL_Delay>
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2,GPIO_PIN_RESET);
//	HAL_SPI_Transmit(&hspi3, buffer, 4, 100);
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);


}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	200001f0 	.word	0x200001f0

08000afc <Read_Val>:

uint8_t Read_Val(){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b09a      	sub	sp, #104	; 0x68
 8000b00:	af00      	add	r7, sp, #0

	uint8_t RxBuff = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	while(1){
		HAL_UART_Receive(&hlpuart1, &RxBuff, 1, 60000);
 8000b08:	f107 0167 	add.w	r1, r7, #103	; 0x67
 8000b0c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8000b10:	2201      	movs	r2, #1
 8000b12:	4813      	ldr	r0, [pc, #76]	; (8000b60 <Read_Val+0x64>)
 8000b14:	f004 fb4a 	bl	80051ac <HAL_UART_Receive>
		if (RxBuff == '1'){
 8000b18:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b1c:	2b31      	cmp	r3, #49	; 0x31
 8000b1e:	d101      	bne.n	8000b24 <Read_Val+0x28>
			return 1;
 8000b20:	2301      	movs	r3, #1
 8000b22:	e019      	b.n	8000b58 <Read_Val+0x5c>
		}
		else if (RxBuff == '2'){
 8000b24:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b28:	2b32      	cmp	r3, #50	; 0x32
 8000b2a:	d101      	bne.n	8000b30 <Read_Val+0x34>
			return 2;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	e013      	b.n	8000b58 <Read_Val+0x5c>
		}
		uint8_t TXBuffer[100] = "";
 8000b30:	2300      	movs	r3, #0
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	1d3b      	adds	r3, r7, #4
 8000b36:	2260      	movs	r2, #96	; 0x60
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f005 fc32 	bl	80063a4 <memset>
		sprintf((char*)TXBuffer, "Invalid input. Try again.\r\n");
 8000b40:	463b      	mov	r3, r7
 8000b42:	4908      	ldr	r1, [pc, #32]	; (8000b64 <Read_Val+0x68>)
 8000b44:	4618      	mov	r0, r3
 8000b46:	f005 fb35 	bl	80061b4 <siprintf>
		HAL_UART_Transmit(&hlpuart1, TXBuffer, 27, 100);
 8000b4a:	4639      	mov	r1, r7
 8000b4c:	2364      	movs	r3, #100	; 0x64
 8000b4e:	221b      	movs	r2, #27
 8000b50:	4803      	ldr	r0, [pc, #12]	; (8000b60 <Read_Val+0x64>)
 8000b52:	f004 fa9d 	bl	8005090 <HAL_UART_Transmit>
	while(1){
 8000b56:	e7d7      	b.n	8000b08 <Read_Val+0xc>
	}
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3768      	adds	r7, #104	; 0x68
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	200000f4 	.word	0x200000f4
 8000b64:	08006fe0 	.word	0x08006fe0

08000b68 <reload>:

void reload(){
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b09c      	sub	sp, #112	; 0x70
 8000b6c:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8000b6e:	4829      	ldr	r0, [pc, #164]	; (8000c14 <reload+0xac>)
 8000b70:	f001 f84e 	bl	8001c10 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8000b74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b78:	4826      	ldr	r0, [pc, #152]	; (8000c14 <reload+0xac>)
 8000b7a:	f001 f961 	bl	8001e40 <HAL_ADC_PollForConversion>
	magazine = HAL_ADC_GetValue(&hadc1) % 64;
 8000b7e:	4825      	ldr	r0, [pc, #148]	; (8000c14 <reload+0xac>)
 8000b80:	f001 fa64 	bl	800204c <HAL_ADC_GetValue>
 8000b84:	4603      	mov	r3, r0
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	4b22      	ldr	r3, [pc, #136]	; (8000c18 <reload+0xb0>)
 8000b90:	701a      	strb	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 8000b92:	4820      	ldr	r0, [pc, #128]	; (8000c14 <reload+0xac>)
 8000b94:	f001 f920 	bl	8001dd8 <HAL_ADC_Stop>

	magcap = 6;
 8000b98:	4b20      	ldr	r3, [pc, #128]	; (8000c1c <reload+0xb4>)
 8000b9a:	2206      	movs	r2, #6
 8000b9c:	701a      	strb	r2, [r3, #0]
	uint8_t liveRound = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	uint8_t buffMagazine = magazine;
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	; (8000c18 <reload+0xb0>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

	for (int i = 0; i < 6; i++){
 8000bac:	2300      	movs	r3, #0
 8000bae:	66bb      	str	r3, [r7, #104]	; 0x68
 8000bb0:	e012      	b.n	8000bd8 <reload+0x70>
		if(buffMagazine & 0x01){
 8000bb2:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d004      	beq.n	8000bc8 <reload+0x60>
			liveRound++;
 8000bbe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		}
		buffMagazine = buffMagazine >> 1;
 8000bc8:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8000bcc:	085b      	lsrs	r3, r3, #1
 8000bce:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
	for (int i = 0; i < 6; i++){
 8000bd2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	66bb      	str	r3, [r7, #104]	; 0x68
 8000bd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000bda:	2b05      	cmp	r3, #5
 8000bdc:	dde9      	ble.n	8000bb2 <reload+0x4a>
	}

	uint8_t TXBuffer[100] = {};
 8000bde:	2300      	movs	r3, #0
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	f107 0308 	add.w	r3, r7, #8
 8000be6:	2260      	movs	r2, #96	; 0x60
 8000be8:	2100      	movs	r1, #0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f005 fbda 	bl	80063a4 <memset>
	sprintf((char*)TXBuffer, "\nNew round. There are %u live round(s) out of 6 chambers.\r\n", liveRound);
 8000bf0:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000bf4:	1d3b      	adds	r3, r7, #4
 8000bf6:	490a      	ldr	r1, [pc, #40]	; (8000c20 <reload+0xb8>)
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f005 fadb 	bl	80061b4 <siprintf>
	HAL_UART_Transmit(&hlpuart1, TXBuffer, 58, 100);
 8000bfe:	1d39      	adds	r1, r7, #4
 8000c00:	2364      	movs	r3, #100	; 0x64
 8000c02:	223a      	movs	r2, #58	; 0x3a
 8000c04:	4807      	ldr	r0, [pc, #28]	; (8000c24 <reload+0xbc>)
 8000c06:	f004 fa43 	bl	8005090 <HAL_UART_Transmit>

}
 8000c0a:	bf00      	nop
 8000c0c:	3770      	adds	r7, #112	; 0x70
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000088 	.word	0x20000088
 8000c18:	200001ec 	.word	0x200001ec
 8000c1c:	200001ed 	.word	0x200001ed
 8000c20:	08006ffc 	.word	0x08006ffc
 8000c24:	200000f4 	.word	0x200000f4

08000c28 <shoot>:


void shoot(){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b09a      	sub	sp, #104	; 0x68
 8000c2c:	af00      	add	r7, sp, #0

	uint8_t TXBuffer[100] = {};
 8000c2e:	2300      	movs	r3, #0
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	f107 0308 	add.w	r3, r7, #8
 8000c36:	2260      	movs	r2, #96	; 0x60
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f005 fbb2 	bl	80063a4 <memset>
	sprintf((char*)TXBuffer, "Player%u's turn, choose your target.\r\n", playerstat);
 8000c40:	4b32      	ldr	r3, [pc, #200]	; (8000d0c <shoot+0xe4>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	461a      	mov	r2, r3
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	4931      	ldr	r1, [pc, #196]	; (8000d10 <shoot+0xe8>)
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f005 fab2 	bl	80061b4 <siprintf>
	HAL_UART_Transmit(&hlpuart1, TXBuffer, 37, 100);
 8000c50:	1d39      	adds	r1, r7, #4
 8000c52:	2364      	movs	r3, #100	; 0x64
 8000c54:	2225      	movs	r2, #37	; 0x25
 8000c56:	482f      	ldr	r0, [pc, #188]	; (8000d14 <shoot+0xec>)
 8000c58:	f004 fa1a 	bl	8005090 <HAL_UART_Transmit>

    // Get target from user
    playerstat = Read_Val();
 8000c5c:	f7ff ff4e 	bl	8000afc <Read_Val>
 8000c60:	4603      	mov	r3, r0
 8000c62:	461a      	mov	r2, r3
 8000c64:	4b29      	ldr	r3, [pc, #164]	; (8000d0c <shoot+0xe4>)
 8000c66:	701a      	strb	r2, [r3, #0]

    sprintf((char*)TXBuffer, "Aim at player%u.\r\n", playerstat);
 8000c68:	4b28      	ldr	r3, [pc, #160]	; (8000d0c <shoot+0xe4>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	4929      	ldr	r1, [pc, #164]	; (8000d18 <shoot+0xf0>)
 8000c72:	4618      	mov	r0, r3
 8000c74:	f005 fa9e 	bl	80061b4 <siprintf>
    HAL_UART_Transmit(&hlpuart1, TXBuffer, 17, 100);
 8000c78:	1d39      	adds	r1, r7, #4
 8000c7a:	2364      	movs	r3, #100	; 0x64
 8000c7c:	2211      	movs	r2, #17
 8000c7e:	4825      	ldr	r0, [pc, #148]	; (8000d14 <shoot+0xec>)
 8000c80:	f004 fa06 	bl	8005090 <HAL_UART_Transmit>

    // Check ammo
    if (magazine & 0x01){
 8000c84:	4b25      	ldr	r3, [pc, #148]	; (8000d1c <shoot+0xf4>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	f003 0301 	and.w	r3, r3, #1
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d01f      	beq.n	8000cd0 <shoot+0xa8>
    	sprintf((char*)TXBuffer, "The chamber have live round. Player%u is shot.\r\n\r\n", playerstat);
 8000c90:	4b1e      	ldr	r3, [pc, #120]	; (8000d0c <shoot+0xe4>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	461a      	mov	r2, r3
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	4921      	ldr	r1, [pc, #132]	; (8000d20 <shoot+0xf8>)
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f005 fa8a 	bl	80061b4 <siprintf>
    	HAL_UART_Transmit(&hlpuart1, TXBuffer, 49, 100);
 8000ca0:	1d39      	adds	r1, r7, #4
 8000ca2:	2364      	movs	r3, #100	; 0x64
 8000ca4:	2231      	movs	r2, #49	; 0x31
 8000ca6:	481b      	ldr	r0, [pc, #108]	; (8000d14 <shoot+0xec>)
 8000ca8:	f004 f9f2 	bl	8005090 <HAL_UART_Transmit>

    	// Deal damage
        if (playerstat - 1){
 8000cac:	4b17      	ldr	r3, [pc, #92]	; (8000d0c <shoot+0xe4>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d006      	beq.n	8000cc2 <shoot+0x9a>
            p2HP--;
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	; (8000d24 <shoot+0xfc>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	3b01      	subs	r3, #1
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	4b19      	ldr	r3, [pc, #100]	; (8000d24 <shoot+0xfc>)
 8000cbe:	701a      	strb	r2, [r3, #0]
 8000cc0:	e014      	b.n	8000cec <shoot+0xc4>
        }
        else{
            p1HP--;
 8000cc2:	4b19      	ldr	r3, [pc, #100]	; (8000d28 <shoot+0x100>)
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	4b17      	ldr	r3, [pc, #92]	; (8000d28 <shoot+0x100>)
 8000ccc:	701a      	strb	r2, [r3, #0]
 8000cce:	e00d      	b.n	8000cec <shoot+0xc4>
        }
    }
        else{
            printf("The chamber is empty.\n");
 8000cd0:	4816      	ldr	r0, [pc, #88]	; (8000d2c <shoot+0x104>)
 8000cd2:	f005 fa67 	bl	80061a4 <puts>
            sprintf((char*)TXBuffer, "Fortunately, the chamber is empty.\r\n\r\n");
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	4915      	ldr	r1, [pc, #84]	; (8000d30 <shoot+0x108>)
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f005 fa6a 	bl	80061b4 <siprintf>
            HAL_UART_Transmit(&hlpuart1, TXBuffer, 38, 100);
 8000ce0:	1d39      	adds	r1, r7, #4
 8000ce2:	2364      	movs	r3, #100	; 0x64
 8000ce4:	2226      	movs	r2, #38	; 0x26
 8000ce6:	480b      	ldr	r0, [pc, #44]	; (8000d14 <shoot+0xec>)
 8000ce8:	f004 f9d2 	bl	8005090 <HAL_UART_Transmit>
        }
        magcap--;
 8000cec:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <shoot+0x10c>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	b2da      	uxtb	r2, r3
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <shoot+0x10c>)
 8000cf6:	701a      	strb	r2, [r3, #0]
        magazine = magazine >> 1;
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <shoot+0xf4>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	085b      	lsrs	r3, r3, #1
 8000cfe:	b2da      	uxtb	r2, r3
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <shoot+0xf4>)
 8000d02:	701a      	strb	r2, [r3, #0]



}
 8000d04:	bf00      	nop
 8000d06:	3768      	adds	r7, #104	; 0x68
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20000000 	.word	0x20000000
 8000d10:	08007038 	.word	0x08007038
 8000d14:	200000f4 	.word	0x200000f4
 8000d18:	08007060 	.word	0x08007060
 8000d1c:	200001ec 	.word	0x200001ec
 8000d20:	08007074 	.word	0x08007074
 8000d24:	20000002 	.word	0x20000002
 8000d28:	20000001 	.word	0x20000001
 8000d2c:	080070a8 	.word	0x080070a8
 8000d30:	080070c0 	.word	0x080070c0
 8000d34:	200001ed 	.word	0x200001ed

08000d38 <makeLEDTable>:

uint8_t makeLEDTable(int a, int b){
 8000d38:	b480      	push	{r7}
 8000d3a:	b087      	sub	sp, #28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]

	    uint8_t buff = 0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	75fb      	strb	r3, [r7, #23]

		for(int i = 0; i < a; i++){
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
 8000d4a:	e00c      	b.n	8000d66 <makeLEDTable+0x2e>
			buff = buff | (0x01 << i);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	b25a      	sxtb	r2, r3
 8000d56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	b25b      	sxtb	r3, r3
 8000d5e:	75fb      	strb	r3, [r7, #23]
		for(int i = 0; i < a; i++){
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	3301      	adds	r3, #1
 8000d64:	613b      	str	r3, [r7, #16]
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	dbee      	blt.n	8000d4c <makeLEDTable+0x14>
		}


		for(int i = 0; i < b; i++){
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	e00c      	b.n	8000d8e <makeLEDTable+0x56>
			buff = buff | (0x80 >> i);
 8000d74:	2280      	movs	r2, #128	; 0x80
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	fa42 f303 	asr.w	r3, r2, r3
 8000d7c:	b25a      	sxtb	r2, r3
 8000d7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000d82:	4313      	orrs	r3, r2
 8000d84:	b25b      	sxtb	r3, r3
 8000d86:	75fb      	strb	r3, [r7, #23]
		for(int i = 0; i < b; i++){
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	60fb      	str	r3, [r7, #12]
 8000d8e:	68fa      	ldr	r2, [r7, #12]
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	429a      	cmp	r2, r3
 8000d94:	dbee      	blt.n	8000d74 <makeLEDTable+0x3c>
		}


		return ~buff;
 8000d96:	7dfb      	ldrb	r3, [r7, #23]
 8000d98:	43db      	mvns	r3, r3
 8000d9a:	b2db      	uxtb	r3, r3
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	371c      	adds	r7, #28
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <SPITxRx_readIO>:

void SPITxRx_readIO(){
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2)){
 8000dac:	2104      	movs	r1, #4
 8000dae:	4809      	ldr	r0, [pc, #36]	; (8000dd4 <SPITxRx_readIO+0x2c>)
 8000db0:	f002 fb72 	bl	8003498 <HAL_GPIO_ReadPin>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d00a      	beq.n	8000dd0 <SPITxRx_readIO+0x28>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2,0);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2104      	movs	r1, #4
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <SPITxRx_readIO+0x2c>)
 8000dc0:	f002 fb82 	bl	80034c8 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive_IT(&hspi3, SPITx, SPIRx, 5);
 8000dc4:	2305      	movs	r3, #5
 8000dc6:	4a04      	ldr	r2, [pc, #16]	; (8000dd8 <SPITxRx_readIO+0x30>)
 8000dc8:	4904      	ldr	r1, [pc, #16]	; (8000ddc <SPITxRx_readIO+0x34>)
 8000dca:	4805      	ldr	r0, [pc, #20]	; (8000de0 <SPITxRx_readIO+0x38>)
 8000dcc:	f003 fc94 	bl	80046f8 <HAL_SPI_TransmitReceive_IT>
	}
}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	48000c00 	.word	0x48000c00
 8000dd8:	200001fc 	.word	0x200001fc
 8000ddc:	200001f0 	.word	0x200001f0
 8000de0:	20000188 	.word	0x20000188

08000de4 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1);
 8000dec:	2201      	movs	r2, #1
 8000dee:	2104      	movs	r1, #4
 8000df0:	4803      	ldr	r0, [pc, #12]	; (8000e00 <HAL_SPI_TxRxCpltCallback+0x1c>)
 8000df2:	f002 fb69 	bl	80034c8 <HAL_GPIO_WritePin>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	48000c00 	.word	0x48000c00

08000e04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e08:	b672      	cpsid	i
}
 8000e0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <Error_Handler+0x8>
	...

08000e10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e16:	4b0f      	ldr	r3, [pc, #60]	; (8000e54 <HAL_MspInit+0x44>)
 8000e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e1a:	4a0e      	ldr	r2, [pc, #56]	; (8000e54 <HAL_MspInit+0x44>)
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	6613      	str	r3, [r2, #96]	; 0x60
 8000e22:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <HAL_MspInit+0x44>)
 8000e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <HAL_MspInit+0x44>)
 8000e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e32:	4a08      	ldr	r2, [pc, #32]	; (8000e54 <HAL_MspInit+0x44>)
 8000e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e38:	6593      	str	r3, [r2, #88]	; 0x58
 8000e3a:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <HAL_MspInit+0x44>)
 8000e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e42:	603b      	str	r3, [r7, #0]
 8000e44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000e46:	f002 fc1f 	bl	8003688 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40021000 	.word	0x40021000

08000e58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b09e      	sub	sp, #120	; 0x78
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e60:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	605a      	str	r2, [r3, #4]
 8000e6a:	609a      	str	r2, [r3, #8]
 8000e6c:	60da      	str	r2, [r3, #12]
 8000e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e70:	f107 0310 	add.w	r3, r7, #16
 8000e74:	2254      	movs	r2, #84	; 0x54
 8000e76:	2100      	movs	r1, #0
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f005 fa93 	bl	80063a4 <memset>
  if(hadc->Instance==ADC1)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e86:	d134      	bne.n	8000ef2 <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000e88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e8c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000e8e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000e92:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e94:	f107 0310 	add.w	r3, r7, #16
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f003 f933 	bl	8004104 <HAL_RCCEx_PeriphCLKConfig>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000ea4:	f7ff ffae 	bl	8000e04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000ea8:	4b14      	ldr	r3, [pc, #80]	; (8000efc <HAL_ADC_MspInit+0xa4>)
 8000eaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eac:	4a13      	ldr	r2, [pc, #76]	; (8000efc <HAL_ADC_MspInit+0xa4>)
 8000eae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000eb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eb4:	4b11      	ldr	r3, [pc, #68]	; (8000efc <HAL_ADC_MspInit+0xa4>)
 8000eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ebc:	60fb      	str	r3, [r7, #12]
 8000ebe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec0:	4b0e      	ldr	r3, [pc, #56]	; (8000efc <HAL_ADC_MspInit+0xa4>)
 8000ec2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec4:	4a0d      	ldr	r2, [pc, #52]	; (8000efc <HAL_ADC_MspInit+0xa4>)
 8000ec6:	f043 0301 	orr.w	r3, r3, #1
 8000eca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ecc:	4b0b      	ldr	r3, [pc, #44]	; (8000efc <HAL_ADC_MspInit+0xa4>)
 8000ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed0:	f003 0301 	and.w	r3, r3, #1
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000edc:	2303      	movs	r3, #3
 8000ede:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ee8:	4619      	mov	r1, r3
 8000eea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eee:	f002 f951 	bl	8003194 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000ef2:	bf00      	nop
 8000ef4:	3778      	adds	r7, #120	; 0x78
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40021000 	.word	0x40021000

08000f00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b09e      	sub	sp, #120	; 0x78
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f18:	f107 0310 	add.w	r3, r7, #16
 8000f1c:	2254      	movs	r2, #84	; 0x54
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4618      	mov	r0, r3
 8000f22:	f005 fa3f 	bl	80063a4 <memset>
  if(huart->Instance==LPUART1)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a1f      	ldr	r2, [pc, #124]	; (8000fa8 <HAL_UART_MspInit+0xa8>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d136      	bne.n	8000f9e <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000f30:	2320      	movs	r3, #32
 8000f32:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000f34:	2300      	movs	r3, #0
 8000f36:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f38:	f107 0310 	add.w	r3, r7, #16
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f003 f8e1 	bl	8004104 <HAL_RCCEx_PeriphCLKConfig>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f48:	f7ff ff5c 	bl	8000e04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000f4c:	4b17      	ldr	r3, [pc, #92]	; (8000fac <HAL_UART_MspInit+0xac>)
 8000f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f50:	4a16      	ldr	r2, [pc, #88]	; (8000fac <HAL_UART_MspInit+0xac>)
 8000f52:	f043 0301 	orr.w	r3, r3, #1
 8000f56:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000f58:	4b14      	ldr	r3, [pc, #80]	; (8000fac <HAL_UART_MspInit+0xac>)
 8000f5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f5c:	f003 0301 	and.w	r3, r3, #1
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f64:	4b11      	ldr	r3, [pc, #68]	; (8000fac <HAL_UART_MspInit+0xac>)
 8000f66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f68:	4a10      	ldr	r2, [pc, #64]	; (8000fac <HAL_UART_MspInit+0xac>)
 8000f6a:	f043 0301 	orr.w	r3, r3, #1
 8000f6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f70:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <HAL_UART_MspInit+0xac>)
 8000f72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f74:	f003 0301 	and.w	r3, r3, #1
 8000f78:	60bb      	str	r3, [r7, #8]
 8000f7a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f7c:	230c      	movs	r3, #12
 8000f7e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f80:	2302      	movs	r3, #2
 8000f82:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000f8c:	230c      	movs	r3, #12
 8000f8e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000f94:	4619      	mov	r1, r3
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9a:	f002 f8fb 	bl	8003194 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000f9e:	bf00      	nop
 8000fa0:	3778      	adds	r7, #120	; 0x78
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40008000 	.word	0x40008000
 8000fac:	40021000 	.word	0x40021000

08000fb0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	; (800103c <HAL_SPI_MspInit+0x8c>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d130      	bne.n	8001034 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000fd2:	4b1b      	ldr	r3, [pc, #108]	; (8001040 <HAL_SPI_MspInit+0x90>)
 8000fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fd6:	4a1a      	ldr	r2, [pc, #104]	; (8001040 <HAL_SPI_MspInit+0x90>)
 8000fd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fdc:	6593      	str	r3, [r2, #88]	; 0x58
 8000fde:	4b18      	ldr	r3, [pc, #96]	; (8001040 <HAL_SPI_MspInit+0x90>)
 8000fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fe2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fea:	4b15      	ldr	r3, [pc, #84]	; (8001040 <HAL_SPI_MspInit+0x90>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fee:	4a14      	ldr	r2, [pc, #80]	; (8001040 <HAL_SPI_MspInit+0x90>)
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff6:	4b12      	ldr	r3, [pc, #72]	; (8001040 <HAL_SPI_MspInit+0x90>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	f003 0304 	and.w	r3, r3, #4
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001002:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001008:	2302      	movs	r3, #2
 800100a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001010:	2300      	movs	r3, #0
 8001012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001014:	2306      	movs	r3, #6
 8001016:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	4619      	mov	r1, r3
 800101e:	4809      	ldr	r0, [pc, #36]	; (8001044 <HAL_SPI_MspInit+0x94>)
 8001020:	f002 f8b8 	bl	8003194 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8001024:	2200      	movs	r2, #0
 8001026:	2100      	movs	r1, #0
 8001028:	2033      	movs	r0, #51	; 0x33
 800102a:	f002 f818 	bl	800305e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800102e:	2033      	movs	r0, #51	; 0x33
 8001030:	f002 f82f 	bl	8003092 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001034:	bf00      	nop
 8001036:	3728      	adds	r7, #40	; 0x28
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40003c00 	.word	0x40003c00
 8001040:	40021000 	.word	0x40021000
 8001044:	48000800 	.word	0x48000800

08001048 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800104c:	e7fe      	b.n	800104c <NMI_Handler+0x4>

0800104e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800104e:	b480      	push	{r7}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001052:	e7fe      	b.n	8001052 <HardFault_Handler+0x4>

08001054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001058:	e7fe      	b.n	8001058 <MemManage_Handler+0x4>

0800105a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800105e:	e7fe      	b.n	800105e <BusFault_Handler+0x4>

08001060 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001064:	e7fe      	b.n	8001064 <UsageFault_Handler+0x4>

08001066 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001082:	b480      	push	{r7}
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001094:	f000 f946 	bl	8001324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}

0800109c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80010a0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80010a4:	f002 fa28 	bl	80034f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}

080010ac <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80010b0:	4802      	ldr	r0, [pc, #8]	; (80010bc <SPI3_IRQHandler+0x10>)
 80010b2:	f003 fbcf 	bl	8004854 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000188 	.word	0x20000188

080010c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010cc:	2300      	movs	r3, #0
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	e00a      	b.n	80010e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010d2:	f3af 8000 	nop.w
 80010d6:	4601      	mov	r1, r0
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	1c5a      	adds	r2, r3, #1
 80010dc:	60ba      	str	r2, [r7, #8]
 80010de:	b2ca      	uxtb	r2, r1
 80010e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	3301      	adds	r3, #1
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	dbf0      	blt.n	80010d2 <_read+0x12>
  }

  return len;
 80010f0:	687b      	ldr	r3, [r7, #4]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b086      	sub	sp, #24
 80010fe:	af00      	add	r7, sp, #0
 8001100:	60f8      	str	r0, [r7, #12]
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	e009      	b.n	8001120 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	1c5a      	adds	r2, r3, #1
 8001110:	60ba      	str	r2, [r7, #8]
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	3301      	adds	r3, #1
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	429a      	cmp	r2, r3
 8001126:	dbf1      	blt.n	800110c <_write+0x12>
  }
  return len;
 8001128:	687b      	ldr	r3, [r7, #4]
}
 800112a:	4618      	mov	r0, r3
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <_close>:

int _close(int file)
{
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800113e:	4618      	mov	r0, r3
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr

0800114a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800115a:	605a      	str	r2, [r3, #4]
  return 0;
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <_isatty>:

int _isatty(int file)
{
 800116a:	b480      	push	{r7}
 800116c:	b083      	sub	sp, #12
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001172:	2301      	movs	r3, #1
}
 8001174:	4618      	mov	r0, r3
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011a4:	4a14      	ldr	r2, [pc, #80]	; (80011f8 <_sbrk+0x5c>)
 80011a6:	4b15      	ldr	r3, [pc, #84]	; (80011fc <_sbrk+0x60>)
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b0:	4b13      	ldr	r3, [pc, #76]	; (8001200 <_sbrk+0x64>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d102      	bne.n	80011be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b8:	4b11      	ldr	r3, [pc, #68]	; (8001200 <_sbrk+0x64>)
 80011ba:	4a12      	ldr	r2, [pc, #72]	; (8001204 <_sbrk+0x68>)
 80011bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011be:	4b10      	ldr	r3, [pc, #64]	; (8001200 <_sbrk+0x64>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4413      	add	r3, r2
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d207      	bcs.n	80011dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011cc:	f005 f938 	bl	8006440 <__errno>
 80011d0:	4603      	mov	r3, r0
 80011d2:	220c      	movs	r2, #12
 80011d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
 80011da:	e009      	b.n	80011f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011dc:	4b08      	ldr	r3, [pc, #32]	; (8001200 <_sbrk+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011e2:	4b07      	ldr	r3, [pc, #28]	; (8001200 <_sbrk+0x64>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	4a05      	ldr	r2, [pc, #20]	; (8001200 <_sbrk+0x64>)
 80011ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ee:	68fb      	ldr	r3, [r7, #12]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3718      	adds	r7, #24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20020000 	.word	0x20020000
 80011fc:	00000400 	.word	0x00000400
 8001200:	20000208 	.word	0x20000208
 8001204:	20000360 	.word	0x20000360

08001208 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <SystemInit+0x20>)
 800120e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001212:	4a05      	ldr	r2, [pc, #20]	; (8001228 <SystemInit+0x20>)
 8001214:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001218:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800122c:	480d      	ldr	r0, [pc, #52]	; (8001264 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800122e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001230:	f7ff ffea 	bl	8001208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001234:	480c      	ldr	r0, [pc, #48]	; (8001268 <LoopForever+0x6>)
  ldr r1, =_edata
 8001236:	490d      	ldr	r1, [pc, #52]	; (800126c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001238:	4a0d      	ldr	r2, [pc, #52]	; (8001270 <LoopForever+0xe>)
  movs r3, #0
 800123a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800123c:	e002      	b.n	8001244 <LoopCopyDataInit>

0800123e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800123e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001242:	3304      	adds	r3, #4

08001244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001248:	d3f9      	bcc.n	800123e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800124a:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <LoopForever+0x12>)
  ldr r4, =_ebss
 800124c:	4c0a      	ldr	r4, [pc, #40]	; (8001278 <LoopForever+0x16>)
  movs r3, #0
 800124e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001250:	e001      	b.n	8001256 <LoopFillZerobss>

08001252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001254:	3204      	adds	r2, #4

08001256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001258:	d3fb      	bcc.n	8001252 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800125a:	f005 f8f7 	bl	800644c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800125e:	f7ff f9ad 	bl	80005bc <main>

08001262 <LoopForever>:

LoopForever:
    b LoopForever
 8001262:	e7fe      	b.n	8001262 <LoopForever>
  ldr   r0, =_estack
 8001264:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800126c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001270:	0800716c 	.word	0x0800716c
  ldr r2, =_sbss
 8001274:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001278:	2000035c 	.word	0x2000035c

0800127c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800127c:	e7fe      	b.n	800127c <ADC1_2_IRQHandler>

0800127e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001284:	2300      	movs	r3, #0
 8001286:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001288:	2003      	movs	r0, #3
 800128a:	f001 fedd 	bl	8003048 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800128e:	2000      	movs	r0, #0
 8001290:	f000 f80e 	bl	80012b0 <HAL_InitTick>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d002      	beq.n	80012a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	71fb      	strb	r3, [r7, #7]
 800129e:	e001      	b.n	80012a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012a0:	f7ff fdb6 	bl	8000e10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012a4:	79fb      	ldrb	r3, [r7, #7]

}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012b8:	2300      	movs	r3, #0
 80012ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80012bc:	4b16      	ldr	r3, [pc, #88]	; (8001318 <HAL_InitTick+0x68>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d022      	beq.n	800130a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80012c4:	4b15      	ldr	r3, [pc, #84]	; (800131c <HAL_InitTick+0x6c>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b13      	ldr	r3, [pc, #76]	; (8001318 <HAL_InitTick+0x68>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80012d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d8:	4618      	mov	r0, r3
 80012da:	f001 fee8 	bl	80030ae <HAL_SYSTICK_Config>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d10f      	bne.n	8001304 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b0f      	cmp	r3, #15
 80012e8:	d809      	bhi.n	80012fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ea:	2200      	movs	r2, #0
 80012ec:	6879      	ldr	r1, [r7, #4]
 80012ee:	f04f 30ff 	mov.w	r0, #4294967295
 80012f2:	f001 feb4 	bl	800305e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012f6:	4a0a      	ldr	r2, [pc, #40]	; (8001320 <HAL_InitTick+0x70>)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6013      	str	r3, [r2, #0]
 80012fc:	e007      	b.n	800130e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	73fb      	strb	r3, [r7, #15]
 8001302:	e004      	b.n	800130e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	73fb      	strb	r3, [r7, #15]
 8001308:	e001      	b.n	800130e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800130e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2000000c 	.word	0x2000000c
 800131c:	20000004 	.word	0x20000004
 8001320:	20000008 	.word	0x20000008

08001324 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001328:	4b05      	ldr	r3, [pc, #20]	; (8001340 <HAL_IncTick+0x1c>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <HAL_IncTick+0x20>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4413      	add	r3, r2
 8001332:	4a03      	ldr	r2, [pc, #12]	; (8001340 <HAL_IncTick+0x1c>)
 8001334:	6013      	str	r3, [r2, #0]
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	2000020c 	.word	0x2000020c
 8001344:	2000000c 	.word	0x2000000c

08001348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  return uwTick;
 800134c:	4b03      	ldr	r3, [pc, #12]	; (800135c <HAL_GetTick+0x14>)
 800134e:	681b      	ldr	r3, [r3, #0]
}
 8001350:	4618      	mov	r0, r3
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	2000020c 	.word	0x2000020c

08001360 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001368:	f7ff ffee 	bl	8001348 <HAL_GetTick>
 800136c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001378:	d004      	beq.n	8001384 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_Delay+0x40>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4413      	add	r3, r2
 8001382:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001384:	bf00      	nop
 8001386:	f7ff ffdf 	bl	8001348 <HAL_GetTick>
 800138a:	4602      	mov	r2, r0
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	429a      	cmp	r2, r3
 8001394:	d8f7      	bhi.n	8001386 <HAL_Delay+0x26>
  {
  }
}
 8001396:	bf00      	nop
 8001398:	bf00      	nop
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	2000000c 	.word	0x2000000c

080013a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	431a      	orrs	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	609a      	str	r2, [r3, #8]
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80013ca:	b480      	push	{r7}
 80013cc:	b083      	sub	sp, #12
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
 80013d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	431a      	orrs	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	609a      	str	r2, [r3, #8]
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001400:	4618      	mov	r0, r3
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800140c:	b480      	push	{r7}
 800140e:	b087      	sub	sp, #28
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
 8001418:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	3360      	adds	r3, #96	; 0x60
 800141e:	461a      	mov	r2, r3
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4413      	add	r3, r2
 8001426:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4b08      	ldr	r3, [pc, #32]	; (8001450 <LL_ADC_SetOffset+0x44>)
 800142e:	4013      	ands	r3, r2
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	430a      	orrs	r2, r1
 800143a:	4313      	orrs	r3, r2
 800143c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001444:	bf00      	nop
 8001446:	371c      	adds	r7, #28
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	03fff000 	.word	0x03fff000

08001454 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001454:	b480      	push	{r7}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3360      	adds	r3, #96	; 0x60
 8001462:	461a      	mov	r2, r3
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001474:	4618      	mov	r0, r3
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001480:	b480      	push	{r7}
 8001482:	b087      	sub	sp, #28
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	3360      	adds	r3, #96	; 0x60
 8001490:	461a      	mov	r2, r3
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4413      	add	r3, r2
 8001498:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	431a      	orrs	r2, r3
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80014aa:	bf00      	nop
 80014ac:	371c      	adds	r7, #28
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b087      	sub	sp, #28
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	60f8      	str	r0, [r7, #12]
 80014be:	60b9      	str	r1, [r7, #8]
 80014c0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	3360      	adds	r3, #96	; 0x60
 80014c6:	461a      	mov	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4413      	add	r3, r2
 80014ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	431a      	orrs	r2, r3
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80014e0:	bf00      	nop
 80014e2:	371c      	adds	r7, #28
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b087      	sub	sp, #28
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3360      	adds	r3, #96	; 0x60
 80014fc:	461a      	mov	r2, r3
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	4413      	add	r3, r2
 8001504:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	431a      	orrs	r2, r3
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001516:	bf00      	nop
 8001518:	371c      	adds	r7, #28
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	695b      	ldr	r3, [r3, #20]
 8001530:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	431a      	orrs	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	615a      	str	r2, [r3, #20]
}
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001558:	2b00      	cmp	r3, #0
 800155a:	d101      	bne.n	8001560 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800155c:	2301      	movs	r3, #1
 800155e:	e000      	b.n	8001562 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800156e:	b480      	push	{r7}
 8001570:	b087      	sub	sp, #28
 8001572:	af00      	add	r7, sp, #0
 8001574:	60f8      	str	r0, [r7, #12]
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	3330      	adds	r3, #48	; 0x30
 800157e:	461a      	mov	r2, r3
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	0a1b      	lsrs	r3, r3, #8
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	f003 030c 	and.w	r3, r3, #12
 800158a:	4413      	add	r3, r2
 800158c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	f003 031f 	and.w	r3, r3, #31
 8001598:	211f      	movs	r1, #31
 800159a:	fa01 f303 	lsl.w	r3, r1, r3
 800159e:	43db      	mvns	r3, r3
 80015a0:	401a      	ands	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	0e9b      	lsrs	r3, r3, #26
 80015a6:	f003 011f 	and.w	r1, r3, #31
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	f003 031f 	and.w	r3, r3, #31
 80015b0:	fa01 f303 	lsl.w	r3, r1, r3
 80015b4:	431a      	orrs	r2, r3
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80015ba:	bf00      	nop
 80015bc:	371c      	adds	r7, #28
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b087      	sub	sp, #28
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	60f8      	str	r0, [r7, #12]
 80015ce:	60b9      	str	r1, [r7, #8]
 80015d0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	3314      	adds	r3, #20
 80015d6:	461a      	mov	r2, r3
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	0e5b      	lsrs	r3, r3, #25
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	f003 0304 	and.w	r3, r3, #4
 80015e2:	4413      	add	r3, r2
 80015e4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	0d1b      	lsrs	r3, r3, #20
 80015ee:	f003 031f 	and.w	r3, r3, #31
 80015f2:	2107      	movs	r1, #7
 80015f4:	fa01 f303 	lsl.w	r3, r1, r3
 80015f8:	43db      	mvns	r3, r3
 80015fa:	401a      	ands	r2, r3
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	0d1b      	lsrs	r3, r3, #20
 8001600:	f003 031f 	and.w	r3, r3, #31
 8001604:	6879      	ldr	r1, [r7, #4]
 8001606:	fa01 f303 	lsl.w	r3, r1, r3
 800160a:	431a      	orrs	r2, r3
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001610:	bf00      	nop
 8001612:	371c      	adds	r7, #28
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001634:	43db      	mvns	r3, r3
 8001636:	401a      	ands	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f003 0318 	and.w	r3, r3, #24
 800163e:	4908      	ldr	r1, [pc, #32]	; (8001660 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001640:	40d9      	lsrs	r1, r3
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	400b      	ands	r3, r1
 8001646:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800164a:	431a      	orrs	r2, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001652:	bf00      	nop
 8001654:	3714      	adds	r7, #20
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	0007ffff 	.word	0x0007ffff

08001664 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f003 031f 	and.w	r3, r3, #31
}
 8001674:	4618      	mov	r0, r3
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001690:	4618      	mov	r0, r3
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80016ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6093      	str	r3, [r2, #8]
}
 80016b4:	bf00      	nop
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80016d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80016d4:	d101      	bne.n	80016da <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80016d6:	2301      	movs	r3, #1
 80016d8:	e000      	b.n	80016dc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80016da:	2300      	movs	r3, #0
}
 80016dc:	4618      	mov	r0, r3
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80016f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80016fc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001720:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001724:	d101      	bne.n	800172a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001726:	2301      	movs	r3, #1
 8001728:	e000      	b.n	800172c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800172a:	2300      	movs	r3, #0
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001748:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800174c:	f043 0201 	orr.w	r2, r3, #1
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001754:	bf00      	nop
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001770:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001774:	f043 0202 	orr.w	r2, r3, #2
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	f003 0301 	and.w	r3, r3, #1
 8001798:	2b01      	cmp	r3, #1
 800179a:	d101      	bne.n	80017a0 <LL_ADC_IsEnabled+0x18>
 800179c:	2301      	movs	r3, #1
 800179e:	e000      	b.n	80017a2 <LL_ADC_IsEnabled+0x1a>
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr

080017ae <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80017ae:	b480      	push	{r7}
 80017b0:	b083      	sub	sp, #12
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d101      	bne.n	80017c6 <LL_ADC_IsDisableOngoing+0x18>
 80017c2:	2301      	movs	r3, #1
 80017c4:	e000      	b.n	80017c8 <LL_ADC_IsDisableOngoing+0x1a>
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80017e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80017e8:	f043 0204 	orr.w	r2, r3, #4
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800180c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001810:	f043 0210 	orr.w	r2, r3, #16
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr

08001824 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	f003 0304 	and.w	r3, r3, #4
 8001834:	2b04      	cmp	r3, #4
 8001836:	d101      	bne.n	800183c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001838:	2301      	movs	r3, #1
 800183a:	e000      	b.n	800183e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800185a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800185e:	f043 0220 	orr.w	r2, r3, #32
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001872:	b480      	push	{r7}
 8001874:	b083      	sub	sp, #12
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 0308 	and.w	r3, r3, #8
 8001882:	2b08      	cmp	r3, #8
 8001884:	d101      	bne.n	800188a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001886:	2301      	movs	r3, #1
 8001888:	e000      	b.n	800188c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001898:	b590      	push	{r4, r7, lr}
 800189a:	b089      	sub	sp, #36	; 0x24
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018a0:	2300      	movs	r3, #0
 80018a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d101      	bne.n	80018b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e1a9      	b.n	8001c06 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	695b      	ldr	r3, [r3, #20]
 80018b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d109      	bne.n	80018d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f7ff fac9 	bl	8000e58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff fef1 	bl	80016c0 <LL_ADC_IsDeepPowerDownEnabled>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d004      	beq.n	80018ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fed7 	bl	800169c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff ff0c 	bl	8001710 <LL_ADC_IsInternalRegulatorEnabled>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d115      	bne.n	800192a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff fef0 	bl	80016e8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001908:	4b9c      	ldr	r3, [pc, #624]	; (8001b7c <HAL_ADC_Init+0x2e4>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	099b      	lsrs	r3, r3, #6
 800190e:	4a9c      	ldr	r2, [pc, #624]	; (8001b80 <HAL_ADC_Init+0x2e8>)
 8001910:	fba2 2303 	umull	r2, r3, r2, r3
 8001914:	099b      	lsrs	r3, r3, #6
 8001916:	3301      	adds	r3, #1
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800191c:	e002      	b.n	8001924 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	3b01      	subs	r3, #1
 8001922:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f9      	bne.n	800191e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff feee 	bl	8001710 <LL_ADC_IsInternalRegulatorEnabled>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d10d      	bne.n	8001956 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800193e:	f043 0210 	orr.w	r2, r3, #16
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800194a:	f043 0201 	orr.w	r2, r3, #1
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff ff62 	bl	8001824 <LL_ADC_REG_IsConversionOngoing>
 8001960:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001966:	f003 0310 	and.w	r3, r3, #16
 800196a:	2b00      	cmp	r3, #0
 800196c:	f040 8142 	bne.w	8001bf4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	2b00      	cmp	r3, #0
 8001974:	f040 813e 	bne.w	8001bf4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800197c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001980:	f043 0202 	orr.w	r2, r3, #2
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fefb 	bl	8001788 <LL_ADC_IsEnabled>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d141      	bne.n	8001a1c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019a0:	d004      	beq.n	80019ac <HAL_ADC_Init+0x114>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a77      	ldr	r2, [pc, #476]	; (8001b84 <HAL_ADC_Init+0x2ec>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d10f      	bne.n	80019cc <HAL_ADC_Init+0x134>
 80019ac:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80019b0:	f7ff feea 	bl	8001788 <LL_ADC_IsEnabled>
 80019b4:	4604      	mov	r4, r0
 80019b6:	4873      	ldr	r0, [pc, #460]	; (8001b84 <HAL_ADC_Init+0x2ec>)
 80019b8:	f7ff fee6 	bl	8001788 <LL_ADC_IsEnabled>
 80019bc:	4603      	mov	r3, r0
 80019be:	4323      	orrs	r3, r4
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	bf0c      	ite	eq
 80019c4:	2301      	moveq	r3, #1
 80019c6:	2300      	movne	r3, #0
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	e012      	b.n	80019f2 <HAL_ADC_Init+0x15a>
 80019cc:	486e      	ldr	r0, [pc, #440]	; (8001b88 <HAL_ADC_Init+0x2f0>)
 80019ce:	f7ff fedb 	bl	8001788 <LL_ADC_IsEnabled>
 80019d2:	4604      	mov	r4, r0
 80019d4:	486d      	ldr	r0, [pc, #436]	; (8001b8c <HAL_ADC_Init+0x2f4>)
 80019d6:	f7ff fed7 	bl	8001788 <LL_ADC_IsEnabled>
 80019da:	4603      	mov	r3, r0
 80019dc:	431c      	orrs	r4, r3
 80019de:	486c      	ldr	r0, [pc, #432]	; (8001b90 <HAL_ADC_Init+0x2f8>)
 80019e0:	f7ff fed2 	bl	8001788 <LL_ADC_IsEnabled>
 80019e4:	4603      	mov	r3, r0
 80019e6:	4323      	orrs	r3, r4
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	bf0c      	ite	eq
 80019ec:	2301      	moveq	r3, #1
 80019ee:	2300      	movne	r3, #0
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d012      	beq.n	8001a1c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019fe:	d004      	beq.n	8001a0a <HAL_ADC_Init+0x172>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a5f      	ldr	r2, [pc, #380]	; (8001b84 <HAL_ADC_Init+0x2ec>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d101      	bne.n	8001a0e <HAL_ADC_Init+0x176>
 8001a0a:	4a62      	ldr	r2, [pc, #392]	; (8001b94 <HAL_ADC_Init+0x2fc>)
 8001a0c:	e000      	b.n	8001a10 <HAL_ADC_Init+0x178>
 8001a0e:	4a62      	ldr	r2, [pc, #392]	; (8001b98 <HAL_ADC_Init+0x300>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	4619      	mov	r1, r3
 8001a16:	4610      	mov	r0, r2
 8001a18:	f7ff fcc4 	bl	80013a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	7f5b      	ldrb	r3, [r3, #29]
 8001a20:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a26:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001a2c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001a32:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a3a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d106      	bne.n	8001a58 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	045b      	lsls	r3, r3, #17
 8001a52:	69ba      	ldr	r2, [r7, #24]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d009      	beq.n	8001a74 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a64:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	68da      	ldr	r2, [r3, #12]
 8001a7a:	4b48      	ldr	r3, [pc, #288]	; (8001b9c <HAL_ADC_Init+0x304>)
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6812      	ldr	r2, [r2, #0]
 8001a82:	69b9      	ldr	r1, [r7, #24]
 8001a84:	430b      	orrs	r3, r1
 8001a86:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff fee5 	bl	8001872 <LL_ADC_INJ_IsConversionOngoing>
 8001aa8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d17f      	bne.n	8001bb0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d17c      	bne.n	8001bb0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001aba:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ac2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ad2:	f023 0302 	bic.w	r3, r3, #2
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	6812      	ldr	r2, [r2, #0]
 8001ada:	69b9      	ldr	r1, [r7, #24]
 8001adc:	430b      	orrs	r3, r1
 8001ade:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d017      	beq.n	8001b18 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	691a      	ldr	r2, [r3, #16]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001af6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001b00:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001b04:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	6911      	ldr	r1, [r2, #16]
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	6812      	ldr	r2, [r2, #0]
 8001b10:	430b      	orrs	r3, r1
 8001b12:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001b16:	e013      	b.n	8001b40 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	691a      	ldr	r2, [r3, #16]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001b26:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001b38:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b3c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d12a      	bne.n	8001ba0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001b54:	f023 0304 	bic.w	r3, r3, #4
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001b60:	4311      	orrs	r1, r2
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001b66:	4311      	orrs	r1, r2
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f042 0201 	orr.w	r2, r2, #1
 8001b78:	611a      	str	r2, [r3, #16]
 8001b7a:	e019      	b.n	8001bb0 <HAL_ADC_Init+0x318>
 8001b7c:	20000004 	.word	0x20000004
 8001b80:	053e2d63 	.word	0x053e2d63
 8001b84:	50000100 	.word	0x50000100
 8001b88:	50000400 	.word	0x50000400
 8001b8c:	50000500 	.word	0x50000500
 8001b90:	50000600 	.word	0x50000600
 8001b94:	50000300 	.word	0x50000300
 8001b98:	50000700 	.word	0x50000700
 8001b9c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	691a      	ldr	r2, [r3, #16]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f022 0201 	bic.w	r2, r2, #1
 8001bae:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	695b      	ldr	r3, [r3, #20]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d10c      	bne.n	8001bd2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	f023 010f 	bic.w	r1, r3, #15
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a1b      	ldr	r3, [r3, #32]
 8001bc6:	1e5a      	subs	r2, r3, #1
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	631a      	str	r2, [r3, #48]	; 0x30
 8001bd0:	e007      	b.n	8001be2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f022 020f 	bic.w	r2, r2, #15
 8001be0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001be6:	f023 0303 	bic.w	r3, r3, #3
 8001bea:	f043 0201 	orr.w	r2, r3, #1
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bf2:	e007      	b.n	8001c04 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bf8:	f043 0210 	orr.w	r2, r3, #16
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c04:	7ffb      	ldrb	r3, [r7, #31]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3724      	adds	r7, #36	; 0x24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd90      	pop	{r4, r7, pc}
 8001c0e:	bf00      	nop

08001c10 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c20:	d004      	beq.n	8001c2c <HAL_ADC_Start+0x1c>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a67      	ldr	r2, [pc, #412]	; (8001dc4 <HAL_ADC_Start+0x1b4>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d101      	bne.n	8001c30 <HAL_ADC_Start+0x20>
 8001c2c:	4b66      	ldr	r3, [pc, #408]	; (8001dc8 <HAL_ADC_Start+0x1b8>)
 8001c2e:	e000      	b.n	8001c32 <HAL_ADC_Start+0x22>
 8001c30:	4b66      	ldr	r3, [pc, #408]	; (8001dcc <HAL_ADC_Start+0x1bc>)
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff fd16 	bl	8001664 <LL_ADC_GetMultimode>
 8001c38:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff fdf0 	bl	8001824 <LL_ADC_REG_IsConversionOngoing>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	f040 80b4 	bne.w	8001db4 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d101      	bne.n	8001c5a <HAL_ADC_Start+0x4a>
 8001c56:	2302      	movs	r3, #2
 8001c58:	e0af      	b.n	8001dba <HAL_ADC_Start+0x1aa>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 fefc 	bl	8002a60 <ADC_Enable>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001c6c:	7dfb      	ldrb	r3, [r7, #23]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f040 809b 	bne.w	8001daa <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c78:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001c7c:	f023 0301 	bic.w	r3, r3, #1
 8001c80:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a4d      	ldr	r2, [pc, #308]	; (8001dc4 <HAL_ADC_Start+0x1b4>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d009      	beq.n	8001ca6 <HAL_ADC_Start+0x96>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a4e      	ldr	r2, [pc, #312]	; (8001dd0 <HAL_ADC_Start+0x1c0>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d002      	beq.n	8001ca2 <HAL_ADC_Start+0x92>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	e003      	b.n	8001caa <HAL_ADC_Start+0x9a>
 8001ca2:	4b4c      	ldr	r3, [pc, #304]	; (8001dd4 <HAL_ADC_Start+0x1c4>)
 8001ca4:	e001      	b.n	8001caa <HAL_ADC_Start+0x9a>
 8001ca6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	6812      	ldr	r2, [r2, #0]
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d002      	beq.n	8001cb8 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d105      	bne.n	8001cc4 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cbc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cd0:	d106      	bne.n	8001ce0 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cd6:	f023 0206 	bic.w	r2, r3, #6
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	661a      	str	r2, [r3, #96]	; 0x60
 8001cde:	e002      	b.n	8001ce6 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	221c      	movs	r2, #28
 8001cec:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a32      	ldr	r2, [pc, #200]	; (8001dc4 <HAL_ADC_Start+0x1b4>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d009      	beq.n	8001d14 <HAL_ADC_Start+0x104>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a32      	ldr	r2, [pc, #200]	; (8001dd0 <HAL_ADC_Start+0x1c0>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d002      	beq.n	8001d10 <HAL_ADC_Start+0x100>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	e003      	b.n	8001d18 <HAL_ADC_Start+0x108>
 8001d10:	4b30      	ldr	r3, [pc, #192]	; (8001dd4 <HAL_ADC_Start+0x1c4>)
 8001d12:	e001      	b.n	8001d18 <HAL_ADC_Start+0x108>
 8001d14:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d008      	beq.n	8001d32 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d005      	beq.n	8001d32 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	2b05      	cmp	r3, #5
 8001d2a:	d002      	beq.n	8001d32 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	2b09      	cmp	r3, #9
 8001d30:	d114      	bne.n	8001d5c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d007      	beq.n	8001d50 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d44:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d48:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff fd3d 	bl	80017d4 <LL_ADC_REG_StartConversion>
 8001d5a:	e02d      	b.n	8001db8 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d60:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a15      	ldr	r2, [pc, #84]	; (8001dc4 <HAL_ADC_Start+0x1b4>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d009      	beq.n	8001d86 <HAL_ADC_Start+0x176>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a16      	ldr	r2, [pc, #88]	; (8001dd0 <HAL_ADC_Start+0x1c0>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d002      	beq.n	8001d82 <HAL_ADC_Start+0x172>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	e003      	b.n	8001d8a <HAL_ADC_Start+0x17a>
 8001d82:	4b14      	ldr	r3, [pc, #80]	; (8001dd4 <HAL_ADC_Start+0x1c4>)
 8001d84:	e001      	b.n	8001d8a <HAL_ADC_Start+0x17a>
 8001d86:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001d8a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d00f      	beq.n	8001db8 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d9c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001da0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	65da      	str	r2, [r3, #92]	; 0x5c
 8001da8:	e006      	b.n	8001db8 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8001db2:	e001      	b.n	8001db8 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001db4:	2302      	movs	r3, #2
 8001db6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	50000100 	.word	0x50000100
 8001dc8:	50000300 	.word	0x50000300
 8001dcc:	50000700 	.word	0x50000700
 8001dd0:	50000500 	.word	0x50000500
 8001dd4:	50000400 	.word	0x50000400

08001dd8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d101      	bne.n	8001dee <HAL_ADC_Stop+0x16>
 8001dea:	2302      	movs	r3, #2
 8001dec:	e023      	b.n	8001e36 <HAL_ADC_Stop+0x5e>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2201      	movs	r2, #1
 8001df2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001df6:	2103      	movs	r1, #3
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 fd75 	bl	80028e8 <ADC_ConversionStop>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d111      	bne.n	8001e2c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f000 febf 	bl	8002b8c <ADC_Disable>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001e12:	7bfb      	ldrb	r3, [r7, #15]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d109      	bne.n	8001e2c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e1c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e20:	f023 0301 	bic.w	r3, r3, #1
 8001e24:	f043 0201 	orr.w	r2, r3, #1
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
	...

08001e40 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e52:	d004      	beq.n	8001e5e <HAL_ADC_PollForConversion+0x1e>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a77      	ldr	r2, [pc, #476]	; (8002038 <HAL_ADC_PollForConversion+0x1f8>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d101      	bne.n	8001e62 <HAL_ADC_PollForConversion+0x22>
 8001e5e:	4b77      	ldr	r3, [pc, #476]	; (800203c <HAL_ADC_PollForConversion+0x1fc>)
 8001e60:	e000      	b.n	8001e64 <HAL_ADC_PollForConversion+0x24>
 8001e62:	4b77      	ldr	r3, [pc, #476]	; (8002040 <HAL_ADC_PollForConversion+0x200>)
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff fbfd 	bl	8001664 <LL_ADC_GetMultimode>
 8001e6a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	2b08      	cmp	r3, #8
 8001e72:	d102      	bne.n	8001e7a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001e74:	2308      	movs	r3, #8
 8001e76:	61fb      	str	r3, [r7, #28]
 8001e78:	e037      	b.n	8001eea <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d005      	beq.n	8001e8c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	2b05      	cmp	r3, #5
 8001e84:	d002      	beq.n	8001e8c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	2b09      	cmp	r3, #9
 8001e8a:	d111      	bne.n	8001eb0 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d007      	beq.n	8001eaa <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e9e:	f043 0220 	orr.w	r2, r3, #32
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e0c1      	b.n	800202e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001eaa:	2304      	movs	r3, #4
 8001eac:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001eae:	e01c      	b.n	8001eea <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001eb8:	d004      	beq.n	8001ec4 <HAL_ADC_PollForConversion+0x84>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a5e      	ldr	r2, [pc, #376]	; (8002038 <HAL_ADC_PollForConversion+0x1f8>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d101      	bne.n	8001ec8 <HAL_ADC_PollForConversion+0x88>
 8001ec4:	4b5d      	ldr	r3, [pc, #372]	; (800203c <HAL_ADC_PollForConversion+0x1fc>)
 8001ec6:	e000      	b.n	8001eca <HAL_ADC_PollForConversion+0x8a>
 8001ec8:	4b5d      	ldr	r3, [pc, #372]	; (8002040 <HAL_ADC_PollForConversion+0x200>)
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff fbd8 	bl	8001680 <LL_ADC_GetMultiDMATransfer>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d007      	beq.n	8001ee6 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eda:	f043 0220 	orr.w	r2, r3, #32
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e0a3      	b.n	800202e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001ee6:	2304      	movs	r3, #4
 8001ee8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001eea:	f7ff fa2d 	bl	8001348 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001ef0:	e021      	b.n	8001f36 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef8:	d01d      	beq.n	8001f36 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001efa:	f7ff fa25 	bl	8001348 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d302      	bcc.n	8001f10 <HAL_ADC_PollForConversion+0xd0>
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d112      	bne.n	8001f36 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d10b      	bne.n	8001f36 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f22:	f043 0204 	orr.w	r2, r3, #4
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e07b      	b.n	800202e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0d6      	beq.n	8001ef2 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f48:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff faf7 	bl	8001548 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d01c      	beq.n	8001f9a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	7f5b      	ldrb	r3, [r3, #29]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d118      	bne.n	8001f9a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0308 	and.w	r3, r3, #8
 8001f72:	2b08      	cmp	r3, #8
 8001f74:	d111      	bne.n	8001f9a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d105      	bne.n	8001f9a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f92:	f043 0201 	orr.w	r2, r3, #1
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a26      	ldr	r2, [pc, #152]	; (8002038 <HAL_ADC_PollForConversion+0x1f8>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d009      	beq.n	8001fb8 <HAL_ADC_PollForConversion+0x178>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a26      	ldr	r2, [pc, #152]	; (8002044 <HAL_ADC_PollForConversion+0x204>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d002      	beq.n	8001fb4 <HAL_ADC_PollForConversion+0x174>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	e003      	b.n	8001fbc <HAL_ADC_PollForConversion+0x17c>
 8001fb4:	4b24      	ldr	r3, [pc, #144]	; (8002048 <HAL_ADC_PollForConversion+0x208>)
 8001fb6:	e001      	b.n	8001fbc <HAL_ADC_PollForConversion+0x17c>
 8001fb8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	6812      	ldr	r2, [r2, #0]
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d008      	beq.n	8001fd6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d005      	beq.n	8001fd6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	2b05      	cmp	r3, #5
 8001fce:	d002      	beq.n	8001fd6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	2b09      	cmp	r3, #9
 8001fd4:	d104      	bne.n	8001fe0 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	61bb      	str	r3, [r7, #24]
 8001fde:	e014      	b.n	800200a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a14      	ldr	r2, [pc, #80]	; (8002038 <HAL_ADC_PollForConversion+0x1f8>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d009      	beq.n	8001ffe <HAL_ADC_PollForConversion+0x1be>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a15      	ldr	r2, [pc, #84]	; (8002044 <HAL_ADC_PollForConversion+0x204>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d002      	beq.n	8001ffa <HAL_ADC_PollForConversion+0x1ba>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	e003      	b.n	8002002 <HAL_ADC_PollForConversion+0x1c2>
 8001ffa:	4b13      	ldr	r3, [pc, #76]	; (8002048 <HAL_ADC_PollForConversion+0x208>)
 8001ffc:	e001      	b.n	8002002 <HAL_ADC_PollForConversion+0x1c2>
 8001ffe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002002:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	2b08      	cmp	r3, #8
 800200e:	d104      	bne.n	800201a <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2208      	movs	r2, #8
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	e008      	b.n	800202c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d103      	bne.n	800202c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	220c      	movs	r2, #12
 800202a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3720      	adds	r7, #32
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	50000100 	.word	0x50000100
 800203c:	50000300 	.word	0x50000300
 8002040:	50000700 	.word	0x50000700
 8002044:	50000500 	.word	0x50000500
 8002048:	50000400 	.word	0x50000400

0800204c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800205a:	4618      	mov	r0, r3
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b0b6      	sub	sp, #216	; 0xd8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002078:	2300      	movs	r3, #0
 800207a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002082:	2b01      	cmp	r3, #1
 8002084:	d102      	bne.n	800208c <HAL_ADC_ConfigChannel+0x24>
 8002086:	2302      	movs	r3, #2
 8002088:	f000 bc13 	b.w	80028b2 <HAL_ADC_ConfigChannel+0x84a>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff fbc3 	bl	8001824 <LL_ADC_REG_IsConversionOngoing>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f040 83f3 	bne.w	800288c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6818      	ldr	r0, [r3, #0]
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	6859      	ldr	r1, [r3, #4]
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	461a      	mov	r2, r3
 80020b4:	f7ff fa5b 	bl	800156e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff fbb1 	bl	8001824 <LL_ADC_REG_IsConversionOngoing>
 80020c2:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff fbd1 	bl	8001872 <LL_ADC_INJ_IsConversionOngoing>
 80020d0:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020d4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	f040 81d9 	bne.w	8002490 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f040 81d4 	bne.w	8002490 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80020f0:	d10f      	bne.n	8002112 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6818      	ldr	r0, [r3, #0]
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2200      	movs	r2, #0
 80020fc:	4619      	mov	r1, r3
 80020fe:	f7ff fa62 	bl	80015c6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff fa09 	bl	8001522 <LL_ADC_SetSamplingTimeCommonConfig>
 8002110:	e00e      	b.n	8002130 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6818      	ldr	r0, [r3, #0]
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	6819      	ldr	r1, [r3, #0]
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	461a      	mov	r2, r3
 8002120:	f7ff fa51 	bl	80015c6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2100      	movs	r1, #0
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff f9f9 	bl	8001522 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	695a      	ldr	r2, [r3, #20]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	08db      	lsrs	r3, r3, #3
 800213c:	f003 0303 	and.w	r3, r3, #3
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	2b04      	cmp	r3, #4
 8002150:	d022      	beq.n	8002198 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6818      	ldr	r0, [r3, #0]
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	6919      	ldr	r1, [r3, #16]
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002162:	f7ff f953 	bl	800140c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6818      	ldr	r0, [r3, #0]
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	6919      	ldr	r1, [r3, #16]
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	461a      	mov	r2, r3
 8002174:	f7ff f99f 	bl	80014b6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6818      	ldr	r0, [r3, #0]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002184:	2b01      	cmp	r3, #1
 8002186:	d102      	bne.n	800218e <HAL_ADC_ConfigChannel+0x126>
 8002188:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800218c:	e000      	b.n	8002190 <HAL_ADC_ConfigChannel+0x128>
 800218e:	2300      	movs	r3, #0
 8002190:	461a      	mov	r2, r3
 8002192:	f7ff f9ab 	bl	80014ec <LL_ADC_SetOffsetSaturation>
 8002196:	e17b      	b.n	8002490 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2100      	movs	r1, #0
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff f958 	bl	8001454 <LL_ADC_GetOffsetChannel>
 80021a4:	4603      	mov	r3, r0
 80021a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d10a      	bne.n	80021c4 <HAL_ADC_ConfigChannel+0x15c>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2100      	movs	r1, #0
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff f94d 	bl	8001454 <LL_ADC_GetOffsetChannel>
 80021ba:	4603      	mov	r3, r0
 80021bc:	0e9b      	lsrs	r3, r3, #26
 80021be:	f003 021f 	and.w	r2, r3, #31
 80021c2:	e01e      	b.n	8002202 <HAL_ADC_ConfigChannel+0x19a>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2100      	movs	r1, #0
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7ff f942 	bl	8001454 <LL_ADC_GetOffsetChannel>
 80021d0:	4603      	mov	r3, r0
 80021d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80021da:	fa93 f3a3 	rbit	r3, r3
 80021de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80021e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80021f2:	2320      	movs	r3, #32
 80021f4:	e004      	b.n	8002200 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80021f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021fa:	fab3 f383 	clz	r3, r3
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800220a:	2b00      	cmp	r3, #0
 800220c:	d105      	bne.n	800221a <HAL_ADC_ConfigChannel+0x1b2>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	0e9b      	lsrs	r3, r3, #26
 8002214:	f003 031f 	and.w	r3, r3, #31
 8002218:	e018      	b.n	800224c <HAL_ADC_ConfigChannel+0x1e4>
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002222:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002226:	fa93 f3a3 	rbit	r3, r3
 800222a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800222e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002232:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002236:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800223e:	2320      	movs	r3, #32
 8002240:	e004      	b.n	800224c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002242:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002246:	fab3 f383 	clz	r3, r3
 800224a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800224c:	429a      	cmp	r2, r3
 800224e:	d106      	bne.n	800225e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2200      	movs	r2, #0
 8002256:	2100      	movs	r1, #0
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff f911 	bl	8001480 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2101      	movs	r1, #1
 8002264:	4618      	mov	r0, r3
 8002266:	f7ff f8f5 	bl	8001454 <LL_ADC_GetOffsetChannel>
 800226a:	4603      	mov	r3, r0
 800226c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002270:	2b00      	cmp	r3, #0
 8002272:	d10a      	bne.n	800228a <HAL_ADC_ConfigChannel+0x222>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2101      	movs	r1, #1
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff f8ea 	bl	8001454 <LL_ADC_GetOffsetChannel>
 8002280:	4603      	mov	r3, r0
 8002282:	0e9b      	lsrs	r3, r3, #26
 8002284:	f003 021f 	and.w	r2, r3, #31
 8002288:	e01e      	b.n	80022c8 <HAL_ADC_ConfigChannel+0x260>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2101      	movs	r1, #1
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff f8df 	bl	8001454 <LL_ADC_GetOffsetChannel>
 8002296:	4603      	mov	r3, r0
 8002298:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80022a0:	fa93 f3a3 	rbit	r3, r3
 80022a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80022a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80022ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80022b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80022b8:	2320      	movs	r3, #32
 80022ba:	e004      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80022bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80022c0:	fab3 f383 	clz	r3, r3
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d105      	bne.n	80022e0 <HAL_ADC_ConfigChannel+0x278>
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	0e9b      	lsrs	r3, r3, #26
 80022da:	f003 031f 	and.w	r3, r3, #31
 80022de:	e018      	b.n	8002312 <HAL_ADC_ConfigChannel+0x2aa>
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80022ec:	fa93 f3a3 	rbit	r3, r3
 80022f0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80022f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80022f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80022fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002304:	2320      	movs	r3, #32
 8002306:	e004      	b.n	8002312 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002308:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800230c:	fab3 f383 	clz	r3, r3
 8002310:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002312:	429a      	cmp	r2, r3
 8002314:	d106      	bne.n	8002324 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2200      	movs	r2, #0
 800231c:	2101      	movs	r1, #1
 800231e:	4618      	mov	r0, r3
 8002320:	f7ff f8ae 	bl	8001480 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2102      	movs	r1, #2
 800232a:	4618      	mov	r0, r3
 800232c:	f7ff f892 	bl	8001454 <LL_ADC_GetOffsetChannel>
 8002330:	4603      	mov	r3, r0
 8002332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002336:	2b00      	cmp	r3, #0
 8002338:	d10a      	bne.n	8002350 <HAL_ADC_ConfigChannel+0x2e8>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2102      	movs	r1, #2
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff f887 	bl	8001454 <LL_ADC_GetOffsetChannel>
 8002346:	4603      	mov	r3, r0
 8002348:	0e9b      	lsrs	r3, r3, #26
 800234a:	f003 021f 	and.w	r2, r3, #31
 800234e:	e01e      	b.n	800238e <HAL_ADC_ConfigChannel+0x326>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2102      	movs	r1, #2
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff f87c 	bl	8001454 <LL_ADC_GetOffsetChannel>
 800235c:	4603      	mov	r3, r0
 800235e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002362:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002366:	fa93 f3a3 	rbit	r3, r3
 800236a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800236e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002372:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002376:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800237e:	2320      	movs	r3, #32
 8002380:	e004      	b.n	800238c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002382:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002386:	fab3 f383 	clz	r3, r3
 800238a:	b2db      	uxtb	r3, r3
 800238c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002396:	2b00      	cmp	r3, #0
 8002398:	d105      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x33e>
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	0e9b      	lsrs	r3, r3, #26
 80023a0:	f003 031f 	and.w	r3, r3, #31
 80023a4:	e016      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x36c>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80023b2:	fa93 f3a3 	rbit	r3, r3
 80023b6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80023b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80023ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80023be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80023c6:	2320      	movs	r3, #32
 80023c8:	e004      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80023ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023ce:	fab3 f383 	clz	r3, r3
 80023d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d106      	bne.n	80023e6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2200      	movs	r2, #0
 80023de:	2102      	movs	r1, #2
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff f84d 	bl	8001480 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2103      	movs	r1, #3
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff f831 	bl	8001454 <LL_ADC_GetOffsetChannel>
 80023f2:	4603      	mov	r3, r0
 80023f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10a      	bne.n	8002412 <HAL_ADC_ConfigChannel+0x3aa>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2103      	movs	r1, #3
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff f826 	bl	8001454 <LL_ADC_GetOffsetChannel>
 8002408:	4603      	mov	r3, r0
 800240a:	0e9b      	lsrs	r3, r3, #26
 800240c:	f003 021f 	and.w	r2, r3, #31
 8002410:	e017      	b.n	8002442 <HAL_ADC_ConfigChannel+0x3da>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2103      	movs	r1, #3
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff f81b 	bl	8001454 <LL_ADC_GetOffsetChannel>
 800241e:	4603      	mov	r3, r0
 8002420:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002424:	fa93 f3a3 	rbit	r3, r3
 8002428:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800242a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800242c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800242e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002434:	2320      	movs	r3, #32
 8002436:	e003      	b.n	8002440 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002438:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800243a:	fab3 f383 	clz	r3, r3
 800243e:	b2db      	uxtb	r3, r3
 8002440:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800244a:	2b00      	cmp	r3, #0
 800244c:	d105      	bne.n	800245a <HAL_ADC_ConfigChannel+0x3f2>
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	0e9b      	lsrs	r3, r3, #26
 8002454:	f003 031f 	and.w	r3, r3, #31
 8002458:	e011      	b.n	800247e <HAL_ADC_ConfigChannel+0x416>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002460:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002462:	fa93 f3a3 	rbit	r3, r3
 8002466:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002468:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800246a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800246c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002472:	2320      	movs	r3, #32
 8002474:	e003      	b.n	800247e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002478:	fab3 f383 	clz	r3, r3
 800247c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800247e:	429a      	cmp	r2, r3
 8002480:	d106      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2200      	movs	r2, #0
 8002488:	2103      	movs	r1, #3
 800248a:	4618      	mov	r0, r3
 800248c:	f7fe fff8 	bl	8001480 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff f977 	bl	8001788 <LL_ADC_IsEnabled>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	f040 813d 	bne.w	800271c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6818      	ldr	r0, [r3, #0]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	6819      	ldr	r1, [r3, #0]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	461a      	mov	r2, r3
 80024b0:	f7ff f8b4 	bl	800161c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	4aa2      	ldr	r2, [pc, #648]	; (8002744 <HAL_ADC_ConfigChannel+0x6dc>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	f040 812e 	bne.w	800271c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10b      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x480>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	0e9b      	lsrs	r3, r3, #26
 80024d6:	3301      	adds	r3, #1
 80024d8:	f003 031f 	and.w	r3, r3, #31
 80024dc:	2b09      	cmp	r3, #9
 80024de:	bf94      	ite	ls
 80024e0:	2301      	movls	r3, #1
 80024e2:	2300      	movhi	r3, #0
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	e019      	b.n	800251c <HAL_ADC_ConfigChannel+0x4b4>
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024f0:	fa93 f3a3 	rbit	r3, r3
 80024f4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80024f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024f8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80024fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d101      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002500:	2320      	movs	r3, #32
 8002502:	e003      	b.n	800250c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002504:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002506:	fab3 f383 	clz	r3, r3
 800250a:	b2db      	uxtb	r3, r3
 800250c:	3301      	adds	r3, #1
 800250e:	f003 031f 	and.w	r3, r3, #31
 8002512:	2b09      	cmp	r3, #9
 8002514:	bf94      	ite	ls
 8002516:	2301      	movls	r3, #1
 8002518:	2300      	movhi	r3, #0
 800251a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800251c:	2b00      	cmp	r3, #0
 800251e:	d079      	beq.n	8002614 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002528:	2b00      	cmp	r3, #0
 800252a:	d107      	bne.n	800253c <HAL_ADC_ConfigChannel+0x4d4>
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	0e9b      	lsrs	r3, r3, #26
 8002532:	3301      	adds	r3, #1
 8002534:	069b      	lsls	r3, r3, #26
 8002536:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800253a:	e015      	b.n	8002568 <HAL_ADC_ConfigChannel+0x500>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002542:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002544:	fa93 f3a3 	rbit	r3, r3
 8002548:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800254a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800254c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800254e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002550:	2b00      	cmp	r3, #0
 8002552:	d101      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002554:	2320      	movs	r3, #32
 8002556:	e003      	b.n	8002560 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002558:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800255a:	fab3 f383 	clz	r3, r3
 800255e:	b2db      	uxtb	r3, r3
 8002560:	3301      	adds	r3, #1
 8002562:	069b      	lsls	r3, r3, #26
 8002564:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002570:	2b00      	cmp	r3, #0
 8002572:	d109      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x520>
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	0e9b      	lsrs	r3, r3, #26
 800257a:	3301      	adds	r3, #1
 800257c:	f003 031f 	and.w	r3, r3, #31
 8002580:	2101      	movs	r1, #1
 8002582:	fa01 f303 	lsl.w	r3, r1, r3
 8002586:	e017      	b.n	80025b8 <HAL_ADC_ConfigChannel+0x550>
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002590:	fa93 f3a3 	rbit	r3, r3
 8002594:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002596:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002598:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800259a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80025a0:	2320      	movs	r3, #32
 80025a2:	e003      	b.n	80025ac <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80025a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025a6:	fab3 f383 	clz	r3, r3
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	3301      	adds	r3, #1
 80025ae:	f003 031f 	and.w	r3, r3, #31
 80025b2:	2101      	movs	r1, #1
 80025b4:	fa01 f303 	lsl.w	r3, r1, r3
 80025b8:	ea42 0103 	orr.w	r1, r2, r3
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d10a      	bne.n	80025de <HAL_ADC_ConfigChannel+0x576>
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	0e9b      	lsrs	r3, r3, #26
 80025ce:	3301      	adds	r3, #1
 80025d0:	f003 021f 	and.w	r2, r3, #31
 80025d4:	4613      	mov	r3, r2
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	4413      	add	r3, r2
 80025da:	051b      	lsls	r3, r3, #20
 80025dc:	e018      	b.n	8002610 <HAL_ADC_ConfigChannel+0x5a8>
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025e6:	fa93 f3a3 	rbit	r3, r3
 80025ea:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80025ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80025f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d101      	bne.n	80025fa <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80025f6:	2320      	movs	r3, #32
 80025f8:	e003      	b.n	8002602 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80025fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025fc:	fab3 f383 	clz	r3, r3
 8002600:	b2db      	uxtb	r3, r3
 8002602:	3301      	adds	r3, #1
 8002604:	f003 021f 	and.w	r2, r3, #31
 8002608:	4613      	mov	r3, r2
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	4413      	add	r3, r2
 800260e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002610:	430b      	orrs	r3, r1
 8002612:	e07e      	b.n	8002712 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800261c:	2b00      	cmp	r3, #0
 800261e:	d107      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x5c8>
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	0e9b      	lsrs	r3, r3, #26
 8002626:	3301      	adds	r3, #1
 8002628:	069b      	lsls	r3, r3, #26
 800262a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800262e:	e015      	b.n	800265c <HAL_ADC_ConfigChannel+0x5f4>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002638:	fa93 f3a3 	rbit	r3, r3
 800263c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800263e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002640:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002648:	2320      	movs	r3, #32
 800264a:	e003      	b.n	8002654 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800264c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264e:	fab3 f383 	clz	r3, r3
 8002652:	b2db      	uxtb	r3, r3
 8002654:	3301      	adds	r3, #1
 8002656:	069b      	lsls	r3, r3, #26
 8002658:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002664:	2b00      	cmp	r3, #0
 8002666:	d109      	bne.n	800267c <HAL_ADC_ConfigChannel+0x614>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	0e9b      	lsrs	r3, r3, #26
 800266e:	3301      	adds	r3, #1
 8002670:	f003 031f 	and.w	r3, r3, #31
 8002674:	2101      	movs	r1, #1
 8002676:	fa01 f303 	lsl.w	r3, r1, r3
 800267a:	e017      	b.n	80026ac <HAL_ADC_ConfigChannel+0x644>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002682:	6a3b      	ldr	r3, [r7, #32]
 8002684:	fa93 f3a3 	rbit	r3, r3
 8002688:	61fb      	str	r3, [r7, #28]
  return result;
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800268e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002694:	2320      	movs	r3, #32
 8002696:	e003      	b.n	80026a0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	fab3 f383 	clz	r3, r3
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	3301      	adds	r3, #1
 80026a2:	f003 031f 	and.w	r3, r3, #31
 80026a6:	2101      	movs	r1, #1
 80026a8:	fa01 f303 	lsl.w	r3, r1, r3
 80026ac:	ea42 0103 	orr.w	r1, r2, r3
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d10d      	bne.n	80026d8 <HAL_ADC_ConfigChannel+0x670>
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	0e9b      	lsrs	r3, r3, #26
 80026c2:	3301      	adds	r3, #1
 80026c4:	f003 021f 	and.w	r2, r3, #31
 80026c8:	4613      	mov	r3, r2
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	4413      	add	r3, r2
 80026ce:	3b1e      	subs	r3, #30
 80026d0:	051b      	lsls	r3, r3, #20
 80026d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026d6:	e01b      	b.n	8002710 <HAL_ADC_ConfigChannel+0x6a8>
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	fa93 f3a3 	rbit	r3, r3
 80026e4:	613b      	str	r3, [r7, #16]
  return result;
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80026f0:	2320      	movs	r3, #32
 80026f2:	e003      	b.n	80026fc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	fab3 f383 	clz	r3, r3
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	3301      	adds	r3, #1
 80026fe:	f003 021f 	and.w	r2, r3, #31
 8002702:	4613      	mov	r3, r2
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4413      	add	r3, r2
 8002708:	3b1e      	subs	r3, #30
 800270a:	051b      	lsls	r3, r3, #20
 800270c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002710:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002712:	683a      	ldr	r2, [r7, #0]
 8002714:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002716:	4619      	mov	r1, r3
 8002718:	f7fe ff55 	bl	80015c6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	4b09      	ldr	r3, [pc, #36]	; (8002748 <HAL_ADC_ConfigChannel+0x6e0>)
 8002722:	4013      	ands	r3, r2
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 80be 	beq.w	80028a6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002732:	d004      	beq.n	800273e <HAL_ADC_ConfigChannel+0x6d6>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a04      	ldr	r2, [pc, #16]	; (800274c <HAL_ADC_ConfigChannel+0x6e4>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d10a      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x6ec>
 800273e:	4b04      	ldr	r3, [pc, #16]	; (8002750 <HAL_ADC_ConfigChannel+0x6e8>)
 8002740:	e009      	b.n	8002756 <HAL_ADC_ConfigChannel+0x6ee>
 8002742:	bf00      	nop
 8002744:	407f0000 	.word	0x407f0000
 8002748:	80080000 	.word	0x80080000
 800274c:	50000100 	.word	0x50000100
 8002750:	50000300 	.word	0x50000300
 8002754:	4b59      	ldr	r3, [pc, #356]	; (80028bc <HAL_ADC_ConfigChannel+0x854>)
 8002756:	4618      	mov	r0, r3
 8002758:	f7fe fe4a 	bl	80013f0 <LL_ADC_GetCommonPathInternalCh>
 800275c:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a56      	ldr	r2, [pc, #344]	; (80028c0 <HAL_ADC_ConfigChannel+0x858>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d004      	beq.n	8002774 <HAL_ADC_ConfigChannel+0x70c>
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a55      	ldr	r2, [pc, #340]	; (80028c4 <HAL_ADC_ConfigChannel+0x85c>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d13a      	bne.n	80027ea <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002774:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002778:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d134      	bne.n	80027ea <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002788:	d005      	beq.n	8002796 <HAL_ADC_ConfigChannel+0x72e>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a4e      	ldr	r2, [pc, #312]	; (80028c8 <HAL_ADC_ConfigChannel+0x860>)
 8002790:	4293      	cmp	r3, r2
 8002792:	f040 8085 	bne.w	80028a0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800279e:	d004      	beq.n	80027aa <HAL_ADC_ConfigChannel+0x742>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a49      	ldr	r2, [pc, #292]	; (80028cc <HAL_ADC_ConfigChannel+0x864>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d101      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x746>
 80027aa:	4a49      	ldr	r2, [pc, #292]	; (80028d0 <HAL_ADC_ConfigChannel+0x868>)
 80027ac:	e000      	b.n	80027b0 <HAL_ADC_ConfigChannel+0x748>
 80027ae:	4a43      	ldr	r2, [pc, #268]	; (80028bc <HAL_ADC_ConfigChannel+0x854>)
 80027b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027b8:	4619      	mov	r1, r3
 80027ba:	4610      	mov	r0, r2
 80027bc:	f7fe fe05 	bl	80013ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027c0:	4b44      	ldr	r3, [pc, #272]	; (80028d4 <HAL_ADC_ConfigChannel+0x86c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	099b      	lsrs	r3, r3, #6
 80027c6:	4a44      	ldr	r2, [pc, #272]	; (80028d8 <HAL_ADC_ConfigChannel+0x870>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	099b      	lsrs	r3, r3, #6
 80027ce:	1c5a      	adds	r2, r3, #1
 80027d0:	4613      	mov	r3, r2
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	4413      	add	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80027da:	e002      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	3b01      	subs	r3, #1
 80027e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1f9      	bne.n	80027dc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027e8:	e05a      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a3b      	ldr	r2, [pc, #236]	; (80028dc <HAL_ADC_ConfigChannel+0x874>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d125      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80027f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d11f      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a31      	ldr	r2, [pc, #196]	; (80028cc <HAL_ADC_ConfigChannel+0x864>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d104      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x7ac>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a34      	ldr	r2, [pc, #208]	; (80028e0 <HAL_ADC_ConfigChannel+0x878>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d047      	beq.n	80028a4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800281c:	d004      	beq.n	8002828 <HAL_ADC_ConfigChannel+0x7c0>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a2a      	ldr	r2, [pc, #168]	; (80028cc <HAL_ADC_ConfigChannel+0x864>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d101      	bne.n	800282c <HAL_ADC_ConfigChannel+0x7c4>
 8002828:	4a29      	ldr	r2, [pc, #164]	; (80028d0 <HAL_ADC_ConfigChannel+0x868>)
 800282a:	e000      	b.n	800282e <HAL_ADC_ConfigChannel+0x7c6>
 800282c:	4a23      	ldr	r2, [pc, #140]	; (80028bc <HAL_ADC_ConfigChannel+0x854>)
 800282e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002832:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002836:	4619      	mov	r1, r3
 8002838:	4610      	mov	r0, r2
 800283a:	f7fe fdc6 	bl	80013ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800283e:	e031      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a27      	ldr	r2, [pc, #156]	; (80028e4 <HAL_ADC_ConfigChannel+0x87c>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d12d      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800284a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800284e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d127      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a1c      	ldr	r2, [pc, #112]	; (80028cc <HAL_ADC_ConfigChannel+0x864>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d022      	beq.n	80028a6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002868:	d004      	beq.n	8002874 <HAL_ADC_ConfigChannel+0x80c>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a17      	ldr	r2, [pc, #92]	; (80028cc <HAL_ADC_ConfigChannel+0x864>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d101      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x810>
 8002874:	4a16      	ldr	r2, [pc, #88]	; (80028d0 <HAL_ADC_ConfigChannel+0x868>)
 8002876:	e000      	b.n	800287a <HAL_ADC_ConfigChannel+0x812>
 8002878:	4a10      	ldr	r2, [pc, #64]	; (80028bc <HAL_ADC_ConfigChannel+0x854>)
 800287a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800287e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002882:	4619      	mov	r1, r3
 8002884:	4610      	mov	r0, r2
 8002886:	f7fe fda0 	bl	80013ca <LL_ADC_SetCommonPathInternalCh>
 800288a:	e00c      	b.n	80028a6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002890:	f043 0220 	orr.w	r2, r3, #32
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800289e:	e002      	b.n	80028a6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028a0:	bf00      	nop
 80028a2:	e000      	b.n	80028a6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80028ae:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	37d8      	adds	r7, #216	; 0xd8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	50000700 	.word	0x50000700
 80028c0:	c3210000 	.word	0xc3210000
 80028c4:	90c00010 	.word	0x90c00010
 80028c8:	50000600 	.word	0x50000600
 80028cc:	50000100 	.word	0x50000100
 80028d0:	50000300 	.word	0x50000300
 80028d4:	20000004 	.word	0x20000004
 80028d8:	053e2d63 	.word	0x053e2d63
 80028dc:	c7520000 	.word	0xc7520000
 80028e0:	50000500 	.word	0x50000500
 80028e4:	cb840000 	.word	0xcb840000

080028e8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80028f2:	2300      	movs	r3, #0
 80028f4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7fe ff90 	bl	8001824 <LL_ADC_REG_IsConversionOngoing>
 8002904:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f7fe ffb1 	bl	8001872 <LL_ADC_INJ_IsConversionOngoing>
 8002910:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d103      	bne.n	8002920 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2b00      	cmp	r3, #0
 800291c:	f000 8098 	beq.w	8002a50 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d02a      	beq.n	8002984 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	7f5b      	ldrb	r3, [r3, #29]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d126      	bne.n	8002984 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	7f1b      	ldrb	r3, [r3, #28]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d122      	bne.n	8002984 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800293e:	2301      	movs	r3, #1
 8002940:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002942:	e014      	b.n	800296e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	4a45      	ldr	r2, [pc, #276]	; (8002a5c <ADC_ConversionStop+0x174>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d90d      	bls.n	8002968 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002950:	f043 0210 	orr.w	r2, r3, #16
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800295c:	f043 0201 	orr.w	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e074      	b.n	8002a52 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	3301      	adds	r3, #1
 800296c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002978:	2b40      	cmp	r3, #64	; 0x40
 800297a:	d1e3      	bne.n	8002944 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2240      	movs	r2, #64	; 0x40
 8002982:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	2b02      	cmp	r3, #2
 8002988:	d014      	beq.n	80029b4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f7fe ff48 	bl	8001824 <LL_ADC_REG_IsConversionOngoing>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00c      	beq.n	80029b4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fe ff05 	bl	80017ae <LL_ADC_IsDisableOngoing>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d104      	bne.n	80029b4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7fe ff24 	bl	80017fc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d014      	beq.n	80029e4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe ff57 	bl	8001872 <LL_ADC_INJ_IsConversionOngoing>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00c      	beq.n	80029e4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fe feed 	bl	80017ae <LL_ADC_IsDisableOngoing>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d104      	bne.n	80029e4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4618      	mov	r0, r3
 80029e0:	f7fe ff33 	bl	800184a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d005      	beq.n	80029f6 <ADC_ConversionStop+0x10e>
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d105      	bne.n	80029fc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80029f0:	230c      	movs	r3, #12
 80029f2:	617b      	str	r3, [r7, #20]
        break;
 80029f4:	e005      	b.n	8002a02 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80029f6:	2308      	movs	r3, #8
 80029f8:	617b      	str	r3, [r7, #20]
        break;
 80029fa:	e002      	b.n	8002a02 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80029fc:	2304      	movs	r3, #4
 80029fe:	617b      	str	r3, [r7, #20]
        break;
 8002a00:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002a02:	f7fe fca1 	bl	8001348 <HAL_GetTick>
 8002a06:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a08:	e01b      	b.n	8002a42 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002a0a:	f7fe fc9d 	bl	8001348 <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b05      	cmp	r3, #5
 8002a16:	d914      	bls.n	8002a42 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689a      	ldr	r2, [r3, #8]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	4013      	ands	r3, r2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00d      	beq.n	8002a42 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a2a:	f043 0210 	orr.w	r2, r3, #16
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a36:	f043 0201 	orr.w	r2, r3, #1
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e007      	b.n	8002a52 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1dc      	bne.n	8002a0a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3720      	adds	r7, #32
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	a33fffff 	.word	0xa33fffff

08002a60 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fe fe89 	bl	8001788 <LL_ADC_IsEnabled>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d176      	bne.n	8002b6a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689a      	ldr	r2, [r3, #8]
 8002a82:	4b3c      	ldr	r3, [pc, #240]	; (8002b74 <ADC_Enable+0x114>)
 8002a84:	4013      	ands	r3, r2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00d      	beq.n	8002aa6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a8e:	f043 0210 	orr.w	r2, r3, #16
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a9a:	f043 0201 	orr.w	r2, r3, #1
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e062      	b.n	8002b6c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fe fe44 	bl	8001738 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ab8:	d004      	beq.n	8002ac4 <ADC_Enable+0x64>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a2e      	ldr	r2, [pc, #184]	; (8002b78 <ADC_Enable+0x118>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d101      	bne.n	8002ac8 <ADC_Enable+0x68>
 8002ac4:	4b2d      	ldr	r3, [pc, #180]	; (8002b7c <ADC_Enable+0x11c>)
 8002ac6:	e000      	b.n	8002aca <ADC_Enable+0x6a>
 8002ac8:	4b2d      	ldr	r3, [pc, #180]	; (8002b80 <ADC_Enable+0x120>)
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7fe fc90 	bl	80013f0 <LL_ADC_GetCommonPathInternalCh>
 8002ad0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002ad2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d013      	beq.n	8002b02 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ada:	4b2a      	ldr	r3, [pc, #168]	; (8002b84 <ADC_Enable+0x124>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	099b      	lsrs	r3, r3, #6
 8002ae0:	4a29      	ldr	r2, [pc, #164]	; (8002b88 <ADC_Enable+0x128>)
 8002ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae6:	099b      	lsrs	r3, r3, #6
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	4613      	mov	r3, r2
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	4413      	add	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002af4:	e002      	b.n	8002afc <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	3b01      	subs	r3, #1
 8002afa:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f9      	bne.n	8002af6 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002b02:	f7fe fc21 	bl	8001348 <HAL_GetTick>
 8002b06:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b08:	e028      	b.n	8002b5c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fe fe3a 	bl	8001788 <LL_ADC_IsEnabled>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d104      	bne.n	8002b24 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fe fe0a 	bl	8001738 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b24:	f7fe fc10 	bl	8001348 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d914      	bls.n	8002b5c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0301 	and.w	r3, r3, #1
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d00d      	beq.n	8002b5c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b44:	f043 0210 	orr.w	r2, r3, #16
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b50:	f043 0201 	orr.w	r2, r3, #1
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e007      	b.n	8002b6c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d1cf      	bne.n	8002b0a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	8000003f 	.word	0x8000003f
 8002b78:	50000100 	.word	0x50000100
 8002b7c:	50000300 	.word	0x50000300
 8002b80:	50000700 	.word	0x50000700
 8002b84:	20000004 	.word	0x20000004
 8002b88:	053e2d63 	.word	0x053e2d63

08002b8c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fe fe08 	bl	80017ae <LL_ADC_IsDisableOngoing>
 8002b9e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fe fdef 	bl	8001788 <LL_ADC_IsEnabled>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d047      	beq.n	8002c40 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d144      	bne.n	8002c40 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 030d 	and.w	r3, r3, #13
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d10c      	bne.n	8002bde <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7fe fdc9 	bl	8001760 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2203      	movs	r2, #3
 8002bd4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bd6:	f7fe fbb7 	bl	8001348 <HAL_GetTick>
 8002bda:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002bdc:	e029      	b.n	8002c32 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be2:	f043 0210 	orr.w	r2, r3, #16
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bee:	f043 0201 	orr.w	r2, r3, #1
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e023      	b.n	8002c42 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002bfa:	f7fe fba5 	bl	8001348 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d914      	bls.n	8002c32 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00d      	beq.n	8002c32 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c1a:	f043 0210 	orr.w	r2, r3, #16
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c26:	f043 0201 	orr.w	r2, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e007      	b.n	8002c42 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d1dc      	bne.n	8002bfa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <LL_ADC_IsEnabled>:
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d101      	bne.n	8002c62 <LL_ADC_IsEnabled+0x18>
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <LL_ADC_IsEnabled+0x1a>
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <LL_ADC_REG_IsConversionOngoing>:
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 0304 	and.w	r3, r3, #4
 8002c80:	2b04      	cmp	r3, #4
 8002c82:	d101      	bne.n	8002c88 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c84:	2301      	movs	r3, #1
 8002c86:	e000      	b.n	8002c8a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
	...

08002c98 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002c98:	b590      	push	{r4, r7, lr}
 8002c9a:	b0a1      	sub	sp, #132	; 0x84
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e0e7      	b.n	8002e86 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cce:	d102      	bne.n	8002cd6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002cd0:	4b6f      	ldr	r3, [pc, #444]	; (8002e90 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002cd2:	60bb      	str	r3, [r7, #8]
 8002cd4:	e009      	b.n	8002cea <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a6e      	ldr	r2, [pc, #440]	; (8002e94 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d102      	bne.n	8002ce6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002ce0:	4b6d      	ldr	r3, [pc, #436]	; (8002e98 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002ce2:	60bb      	str	r3, [r7, #8]
 8002ce4:	e001      	b.n	8002cea <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d10b      	bne.n	8002d08 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf4:	f043 0220 	orr.w	r2, r3, #32
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e0be      	b.n	8002e86 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff ffb0 	bl	8002c70 <LL_ADC_REG_IsConversionOngoing>
 8002d10:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff ffaa 	bl	8002c70 <LL_ADC_REG_IsConversionOngoing>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f040 80a0 	bne.w	8002e64 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002d24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	f040 809c 	bne.w	8002e64 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d34:	d004      	beq.n	8002d40 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a55      	ldr	r2, [pc, #340]	; (8002e90 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d101      	bne.n	8002d44 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002d40:	4b56      	ldr	r3, [pc, #344]	; (8002e9c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002d42:	e000      	b.n	8002d46 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002d44:	4b56      	ldr	r3, [pc, #344]	; (8002ea0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8002d46:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d04b      	beq.n	8002de8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002d50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	6859      	ldr	r1, [r3, #4]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d62:	035b      	lsls	r3, r3, #13
 8002d64:	430b      	orrs	r3, r1
 8002d66:	431a      	orrs	r2, r3
 8002d68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d6a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d74:	d004      	beq.n	8002d80 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a45      	ldr	r2, [pc, #276]	; (8002e90 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d10f      	bne.n	8002da0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002d80:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002d84:	f7ff ff61 	bl	8002c4a <LL_ADC_IsEnabled>
 8002d88:	4604      	mov	r4, r0
 8002d8a:	4841      	ldr	r0, [pc, #260]	; (8002e90 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002d8c:	f7ff ff5d 	bl	8002c4a <LL_ADC_IsEnabled>
 8002d90:	4603      	mov	r3, r0
 8002d92:	4323      	orrs	r3, r4
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bf0c      	ite	eq
 8002d98:	2301      	moveq	r3, #1
 8002d9a:	2300      	movne	r3, #0
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	e012      	b.n	8002dc6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002da0:	483c      	ldr	r0, [pc, #240]	; (8002e94 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002da2:	f7ff ff52 	bl	8002c4a <LL_ADC_IsEnabled>
 8002da6:	4604      	mov	r4, r0
 8002da8:	483b      	ldr	r0, [pc, #236]	; (8002e98 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002daa:	f7ff ff4e 	bl	8002c4a <LL_ADC_IsEnabled>
 8002dae:	4603      	mov	r3, r0
 8002db0:	431c      	orrs	r4, r3
 8002db2:	483c      	ldr	r0, [pc, #240]	; (8002ea4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002db4:	f7ff ff49 	bl	8002c4a <LL_ADC_IsEnabled>
 8002db8:	4603      	mov	r3, r0
 8002dba:	4323      	orrs	r3, r4
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	bf0c      	ite	eq
 8002dc0:	2301      	moveq	r3, #1
 8002dc2:	2300      	movne	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d056      	beq.n	8002e78 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002dca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002dd2:	f023 030f 	bic.w	r3, r3, #15
 8002dd6:	683a      	ldr	r2, [r7, #0]
 8002dd8:	6811      	ldr	r1, [r2, #0]
 8002dda:	683a      	ldr	r2, [r7, #0]
 8002ddc:	6892      	ldr	r2, [r2, #8]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	431a      	orrs	r2, r3
 8002de2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002de4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002de6:	e047      	b.n	8002e78 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002de8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002df0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002df2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002dfc:	d004      	beq.n	8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a23      	ldr	r2, [pc, #140]	; (8002e90 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d10f      	bne.n	8002e28 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8002e08:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002e0c:	f7ff ff1d 	bl	8002c4a <LL_ADC_IsEnabled>
 8002e10:	4604      	mov	r4, r0
 8002e12:	481f      	ldr	r0, [pc, #124]	; (8002e90 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002e14:	f7ff ff19 	bl	8002c4a <LL_ADC_IsEnabled>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	4323      	orrs	r3, r4
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	bf0c      	ite	eq
 8002e20:	2301      	moveq	r3, #1
 8002e22:	2300      	movne	r3, #0
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	e012      	b.n	8002e4e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002e28:	481a      	ldr	r0, [pc, #104]	; (8002e94 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002e2a:	f7ff ff0e 	bl	8002c4a <LL_ADC_IsEnabled>
 8002e2e:	4604      	mov	r4, r0
 8002e30:	4819      	ldr	r0, [pc, #100]	; (8002e98 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002e32:	f7ff ff0a 	bl	8002c4a <LL_ADC_IsEnabled>
 8002e36:	4603      	mov	r3, r0
 8002e38:	431c      	orrs	r4, r3
 8002e3a:	481a      	ldr	r0, [pc, #104]	; (8002ea4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002e3c:	f7ff ff05 	bl	8002c4a <LL_ADC_IsEnabled>
 8002e40:	4603      	mov	r3, r0
 8002e42:	4323      	orrs	r3, r4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	bf0c      	ite	eq
 8002e48:	2301      	moveq	r3, #1
 8002e4a:	2300      	movne	r3, #0
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d012      	beq.n	8002e78 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002e52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002e5a:	f023 030f 	bic.w	r3, r3, #15
 8002e5e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002e60:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e62:	e009      	b.n	8002e78 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e68:	f043 0220 	orr.w	r2, r3, #32
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002e76:	e000      	b.n	8002e7a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e78:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002e82:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3784      	adds	r7, #132	; 0x84
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd90      	pop	{r4, r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	50000100 	.word	0x50000100
 8002e94:	50000400 	.word	0x50000400
 8002e98:	50000500 	.word	0x50000500
 8002e9c:	50000300 	.word	0x50000300
 8002ea0:	50000700 	.word	0x50000700
 8002ea4:	50000600 	.word	0x50000600

08002ea8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002eb8:	4b0c      	ldr	r3, [pc, #48]	; (8002eec <__NVIC_SetPriorityGrouping+0x44>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ebe:	68ba      	ldr	r2, [r7, #8]
 8002ec0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ed0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ed4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ed8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eda:	4a04      	ldr	r2, [pc, #16]	; (8002eec <__NVIC_SetPriorityGrouping+0x44>)
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	60d3      	str	r3, [r2, #12]
}
 8002ee0:	bf00      	nop
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	e000ed00 	.word	0xe000ed00

08002ef0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ef4:	4b04      	ldr	r3, [pc, #16]	; (8002f08 <__NVIC_GetPriorityGrouping+0x18>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	0a1b      	lsrs	r3, r3, #8
 8002efa:	f003 0307 	and.w	r3, r3, #7
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	4603      	mov	r3, r0
 8002f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	db0b      	blt.n	8002f36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f1e:	79fb      	ldrb	r3, [r7, #7]
 8002f20:	f003 021f 	and.w	r2, r3, #31
 8002f24:	4907      	ldr	r1, [pc, #28]	; (8002f44 <__NVIC_EnableIRQ+0x38>)
 8002f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2a:	095b      	lsrs	r3, r3, #5
 8002f2c:	2001      	movs	r0, #1
 8002f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f36:	bf00      	nop
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	e000e100 	.word	0xe000e100

08002f48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	4603      	mov	r3, r0
 8002f50:	6039      	str	r1, [r7, #0]
 8002f52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	db0a      	blt.n	8002f72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	b2da      	uxtb	r2, r3
 8002f60:	490c      	ldr	r1, [pc, #48]	; (8002f94 <__NVIC_SetPriority+0x4c>)
 8002f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f66:	0112      	lsls	r2, r2, #4
 8002f68:	b2d2      	uxtb	r2, r2
 8002f6a:	440b      	add	r3, r1
 8002f6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f70:	e00a      	b.n	8002f88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	4908      	ldr	r1, [pc, #32]	; (8002f98 <__NVIC_SetPriority+0x50>)
 8002f78:	79fb      	ldrb	r3, [r7, #7]
 8002f7a:	f003 030f 	and.w	r3, r3, #15
 8002f7e:	3b04      	subs	r3, #4
 8002f80:	0112      	lsls	r2, r2, #4
 8002f82:	b2d2      	uxtb	r2, r2
 8002f84:	440b      	add	r3, r1
 8002f86:	761a      	strb	r2, [r3, #24]
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	e000e100 	.word	0xe000e100
 8002f98:	e000ed00 	.word	0xe000ed00

08002f9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b089      	sub	sp, #36	; 0x24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	f1c3 0307 	rsb	r3, r3, #7
 8002fb6:	2b04      	cmp	r3, #4
 8002fb8:	bf28      	it	cs
 8002fba:	2304      	movcs	r3, #4
 8002fbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	3304      	adds	r3, #4
 8002fc2:	2b06      	cmp	r3, #6
 8002fc4:	d902      	bls.n	8002fcc <NVIC_EncodePriority+0x30>
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	3b03      	subs	r3, #3
 8002fca:	e000      	b.n	8002fce <NVIC_EncodePriority+0x32>
 8002fcc:	2300      	movs	r3, #0
 8002fce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	43da      	mvns	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	401a      	ands	r2, r3
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fe4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	fa01 f303 	lsl.w	r3, r1, r3
 8002fee:	43d9      	mvns	r1, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff4:	4313      	orrs	r3, r2
         );
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3724      	adds	r7, #36	; 0x24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
	...

08003004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3b01      	subs	r3, #1
 8003010:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003014:	d301      	bcc.n	800301a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003016:	2301      	movs	r3, #1
 8003018:	e00f      	b.n	800303a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800301a:	4a0a      	ldr	r2, [pc, #40]	; (8003044 <SysTick_Config+0x40>)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3b01      	subs	r3, #1
 8003020:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003022:	210f      	movs	r1, #15
 8003024:	f04f 30ff 	mov.w	r0, #4294967295
 8003028:	f7ff ff8e 	bl	8002f48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800302c:	4b05      	ldr	r3, [pc, #20]	; (8003044 <SysTick_Config+0x40>)
 800302e:	2200      	movs	r2, #0
 8003030:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003032:	4b04      	ldr	r3, [pc, #16]	; (8003044 <SysTick_Config+0x40>)
 8003034:	2207      	movs	r2, #7
 8003036:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	e000e010 	.word	0xe000e010

08003048 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7ff ff29 	bl	8002ea8 <__NVIC_SetPriorityGrouping>
}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af00      	add	r7, sp, #0
 8003064:	4603      	mov	r3, r0
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	607a      	str	r2, [r7, #4]
 800306a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800306c:	f7ff ff40 	bl	8002ef0 <__NVIC_GetPriorityGrouping>
 8003070:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	68b9      	ldr	r1, [r7, #8]
 8003076:	6978      	ldr	r0, [r7, #20]
 8003078:	f7ff ff90 	bl	8002f9c <NVIC_EncodePriority>
 800307c:	4602      	mov	r2, r0
 800307e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003082:	4611      	mov	r1, r2
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff ff5f 	bl	8002f48 <__NVIC_SetPriority>
}
 800308a:	bf00      	nop
 800308c:	3718      	adds	r7, #24
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}

08003092 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b082      	sub	sp, #8
 8003096:	af00      	add	r7, sp, #0
 8003098:	4603      	mov	r3, r0
 800309a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800309c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff ff33 	bl	8002f0c <__NVIC_EnableIRQ>
}
 80030a6:	bf00      	nop
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b082      	sub	sp, #8
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f7ff ffa4 	bl	8003004 <SysTick_Config>
 80030bc:	4603      	mov	r3, r0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b084      	sub	sp, #16
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030ce:	2300      	movs	r3, #0
 80030d0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d00d      	beq.n	80030fa <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2204      	movs	r2, #4
 80030e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	73fb      	strb	r3, [r7, #15]
 80030f8:	e047      	b.n	800318a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 020e 	bic.w	r2, r2, #14
 8003108:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 0201 	bic.w	r2, r2, #1
 8003118:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003124:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003128:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312e:	f003 021f 	and.w	r2, r3, #31
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	2101      	movs	r1, #1
 8003138:	fa01 f202 	lsl.w	r2, r1, r2
 800313c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003146:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00c      	beq.n	800316a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800315a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800315e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003168:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2201      	movs	r2, #1
 800316e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800317e:	2b00      	cmp	r3, #0
 8003180:	d003      	beq.n	800318a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	4798      	blx	r3
    }
  }
  return status;
 800318a:	7bfb      	ldrb	r3, [r7, #15]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003194:	b480      	push	{r7}
 8003196:	b087      	sub	sp, #28
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800319e:	2300      	movs	r3, #0
 80031a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80031a2:	e15a      	b.n	800345a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	2101      	movs	r1, #1
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	fa01 f303 	lsl.w	r3, r1, r3
 80031b0:	4013      	ands	r3, r2
 80031b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f000 814c 	beq.w	8003454 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f003 0303 	and.w	r3, r3, #3
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d005      	beq.n	80031d4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d130      	bne.n	8003236 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	2203      	movs	r2, #3
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	4013      	ands	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	68da      	ldr	r2, [r3, #12]
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	fa02 f303 	lsl.w	r3, r2, r3
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800320a:	2201      	movs	r2, #1
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43db      	mvns	r3, r3
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	4013      	ands	r3, r2
 8003218:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	091b      	lsrs	r3, r3, #4
 8003220:	f003 0201 	and.w	r2, r3, #1
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	2b03      	cmp	r3, #3
 8003240:	d017      	beq.n	8003272 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	2203      	movs	r2, #3
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	43db      	mvns	r3, r3
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	4013      	ands	r3, r2
 8003258:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	689a      	ldr	r2, [r3, #8]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	4313      	orrs	r3, r2
 800326a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d123      	bne.n	80032c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	08da      	lsrs	r2, r3, #3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	3208      	adds	r2, #8
 8003286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800328a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	220f      	movs	r2, #15
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	43db      	mvns	r3, r3
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	4013      	ands	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	691a      	ldr	r2, [r3, #16]
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	f003 0307 	and.w	r3, r3, #7
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	08da      	lsrs	r2, r3, #3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	3208      	adds	r2, #8
 80032c0:	6939      	ldr	r1, [r7, #16]
 80032c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	2203      	movs	r2, #3
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	43db      	mvns	r3, r3
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	4013      	ands	r3, r2
 80032dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f003 0203 	and.w	r2, r3, #3
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 80a6 	beq.w	8003454 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003308:	4b5b      	ldr	r3, [pc, #364]	; (8003478 <HAL_GPIO_Init+0x2e4>)
 800330a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800330c:	4a5a      	ldr	r2, [pc, #360]	; (8003478 <HAL_GPIO_Init+0x2e4>)
 800330e:	f043 0301 	orr.w	r3, r3, #1
 8003312:	6613      	str	r3, [r2, #96]	; 0x60
 8003314:	4b58      	ldr	r3, [pc, #352]	; (8003478 <HAL_GPIO_Init+0x2e4>)
 8003316:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	60bb      	str	r3, [r7, #8]
 800331e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003320:	4a56      	ldr	r2, [pc, #344]	; (800347c <HAL_GPIO_Init+0x2e8>)
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	089b      	lsrs	r3, r3, #2
 8003326:	3302      	adds	r3, #2
 8003328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800332c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	f003 0303 	and.w	r3, r3, #3
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	220f      	movs	r2, #15
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	43db      	mvns	r3, r3
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	4013      	ands	r3, r2
 8003342:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800334a:	d01f      	beq.n	800338c <HAL_GPIO_Init+0x1f8>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a4c      	ldr	r2, [pc, #304]	; (8003480 <HAL_GPIO_Init+0x2ec>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d019      	beq.n	8003388 <HAL_GPIO_Init+0x1f4>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a4b      	ldr	r2, [pc, #300]	; (8003484 <HAL_GPIO_Init+0x2f0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d013      	beq.n	8003384 <HAL_GPIO_Init+0x1f0>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a4a      	ldr	r2, [pc, #296]	; (8003488 <HAL_GPIO_Init+0x2f4>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d00d      	beq.n	8003380 <HAL_GPIO_Init+0x1ec>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a49      	ldr	r2, [pc, #292]	; (800348c <HAL_GPIO_Init+0x2f8>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d007      	beq.n	800337c <HAL_GPIO_Init+0x1e8>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a48      	ldr	r2, [pc, #288]	; (8003490 <HAL_GPIO_Init+0x2fc>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d101      	bne.n	8003378 <HAL_GPIO_Init+0x1e4>
 8003374:	2305      	movs	r3, #5
 8003376:	e00a      	b.n	800338e <HAL_GPIO_Init+0x1fa>
 8003378:	2306      	movs	r3, #6
 800337a:	e008      	b.n	800338e <HAL_GPIO_Init+0x1fa>
 800337c:	2304      	movs	r3, #4
 800337e:	e006      	b.n	800338e <HAL_GPIO_Init+0x1fa>
 8003380:	2303      	movs	r3, #3
 8003382:	e004      	b.n	800338e <HAL_GPIO_Init+0x1fa>
 8003384:	2302      	movs	r3, #2
 8003386:	e002      	b.n	800338e <HAL_GPIO_Init+0x1fa>
 8003388:	2301      	movs	r3, #1
 800338a:	e000      	b.n	800338e <HAL_GPIO_Init+0x1fa>
 800338c:	2300      	movs	r3, #0
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	f002 0203 	and.w	r2, r2, #3
 8003394:	0092      	lsls	r2, r2, #2
 8003396:	4093      	lsls	r3, r2
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	4313      	orrs	r3, r2
 800339c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800339e:	4937      	ldr	r1, [pc, #220]	; (800347c <HAL_GPIO_Init+0x2e8>)
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	089b      	lsrs	r3, r3, #2
 80033a4:	3302      	adds	r3, #2
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80033ac:	4b39      	ldr	r3, [pc, #228]	; (8003494 <HAL_GPIO_Init+0x300>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	43db      	mvns	r3, r3
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	4013      	ands	r3, r2
 80033ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d003      	beq.n	80033d0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80033d0:	4a30      	ldr	r2, [pc, #192]	; (8003494 <HAL_GPIO_Init+0x300>)
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80033d6:	4b2f      	ldr	r3, [pc, #188]	; (8003494 <HAL_GPIO_Init+0x300>)
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	43db      	mvns	r3, r3
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4013      	ands	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033fa:	4a26      	ldr	r2, [pc, #152]	; (8003494 <HAL_GPIO_Init+0x300>)
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003400:	4b24      	ldr	r3, [pc, #144]	; (8003494 <HAL_GPIO_Init+0x300>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	43db      	mvns	r3, r3
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	4013      	ands	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d003      	beq.n	8003424 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	4313      	orrs	r3, r2
 8003422:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003424:	4a1b      	ldr	r2, [pc, #108]	; (8003494 <HAL_GPIO_Init+0x300>)
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800342a:	4b1a      	ldr	r3, [pc, #104]	; (8003494 <HAL_GPIO_Init+0x300>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	43db      	mvns	r3, r3
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	4013      	ands	r3, r2
 8003438:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4313      	orrs	r3, r2
 800344c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800344e:	4a11      	ldr	r2, [pc, #68]	; (8003494 <HAL_GPIO_Init+0x300>)
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	3301      	adds	r3, #1
 8003458:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	fa22 f303 	lsr.w	r3, r2, r3
 8003464:	2b00      	cmp	r3, #0
 8003466:	f47f ae9d 	bne.w	80031a4 <HAL_GPIO_Init+0x10>
  }
}
 800346a:	bf00      	nop
 800346c:	bf00      	nop
 800346e:	371c      	adds	r7, #28
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr
 8003478:	40021000 	.word	0x40021000
 800347c:	40010000 	.word	0x40010000
 8003480:	48000400 	.word	0x48000400
 8003484:	48000800 	.word	0x48000800
 8003488:	48000c00 	.word	0x48000c00
 800348c:	48001000 	.word	0x48001000
 8003490:	48001400 	.word	0x48001400
 8003494:	40010400 	.word	0x40010400

08003498 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	691a      	ldr	r2, [r3, #16]
 80034a8:	887b      	ldrh	r3, [r7, #2]
 80034aa:	4013      	ands	r3, r2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d002      	beq.n	80034b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034b0:	2301      	movs	r3, #1
 80034b2:	73fb      	strb	r3, [r7, #15]
 80034b4:	e001      	b.n	80034ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034b6:	2300      	movs	r3, #0
 80034b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3714      	adds	r7, #20
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	460b      	mov	r3, r1
 80034d2:	807b      	strh	r3, [r7, #2]
 80034d4:	4613      	mov	r3, r2
 80034d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034d8:	787b      	ldrb	r3, [r7, #1]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034de:	887a      	ldrh	r2, [r7, #2]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80034e4:	e002      	b.n	80034ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80034e6:	887a      	ldrh	r2, [r7, #2]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	629a      	str	r2, [r3, #40]	; 0x28
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003502:	4b08      	ldr	r3, [pc, #32]	; (8003524 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003504:	695a      	ldr	r2, [r3, #20]
 8003506:	88fb      	ldrh	r3, [r7, #6]
 8003508:	4013      	ands	r3, r2
 800350a:	2b00      	cmp	r3, #0
 800350c:	d006      	beq.n	800351c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800350e:	4a05      	ldr	r2, [pc, #20]	; (8003524 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003510:	88fb      	ldrh	r3, [r7, #6]
 8003512:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003514:	88fb      	ldrh	r3, [r7, #6]
 8003516:	4618      	mov	r0, r3
 8003518:	f000 f806 	bl	8003528 <HAL_GPIO_EXTI_Callback>
  }
}
 800351c:	bf00      	nop
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40010400 	.word	0x40010400

08003528 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	4603      	mov	r3, r0
 8003530:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003532:	bf00      	nop
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
	...

08003540 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d141      	bne.n	80035d2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800354e:	4b4b      	ldr	r3, [pc, #300]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003556:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800355a:	d131      	bne.n	80035c0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800355c:	4b47      	ldr	r3, [pc, #284]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800355e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003562:	4a46      	ldr	r2, [pc, #280]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003564:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003568:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800356c:	4b43      	ldr	r3, [pc, #268]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003574:	4a41      	ldr	r2, [pc, #260]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003576:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800357a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800357c:	4b40      	ldr	r3, [pc, #256]	; (8003680 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2232      	movs	r2, #50	; 0x32
 8003582:	fb02 f303 	mul.w	r3, r2, r3
 8003586:	4a3f      	ldr	r2, [pc, #252]	; (8003684 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003588:	fba2 2303 	umull	r2, r3, r2, r3
 800358c:	0c9b      	lsrs	r3, r3, #18
 800358e:	3301      	adds	r3, #1
 8003590:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003592:	e002      	b.n	800359a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3b01      	subs	r3, #1
 8003598:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800359a:	4b38      	ldr	r3, [pc, #224]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035a6:	d102      	bne.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x6e>
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d1f2      	bne.n	8003594 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035ae:	4b33      	ldr	r3, [pc, #204]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ba:	d158      	bne.n	800366e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e057      	b.n	8003670 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035c0:	4b2e      	ldr	r3, [pc, #184]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80035c6:	4a2d      	ldr	r2, [pc, #180]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80035d0:	e04d      	b.n	800366e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035d8:	d141      	bne.n	800365e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80035da:	4b28      	ldr	r3, [pc, #160]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80035e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035e6:	d131      	bne.n	800364c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035e8:	4b24      	ldr	r3, [pc, #144]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80035ee:	4a23      	ldr	r2, [pc, #140]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035f8:	4b20      	ldr	r3, [pc, #128]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003600:	4a1e      	ldr	r2, [pc, #120]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003602:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003606:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003608:	4b1d      	ldr	r3, [pc, #116]	; (8003680 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2232      	movs	r2, #50	; 0x32
 800360e:	fb02 f303 	mul.w	r3, r2, r3
 8003612:	4a1c      	ldr	r2, [pc, #112]	; (8003684 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003614:	fba2 2303 	umull	r2, r3, r2, r3
 8003618:	0c9b      	lsrs	r3, r3, #18
 800361a:	3301      	adds	r3, #1
 800361c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800361e:	e002      	b.n	8003626 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	3b01      	subs	r3, #1
 8003624:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003626:	4b15      	ldr	r3, [pc, #84]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800362e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003632:	d102      	bne.n	800363a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1f2      	bne.n	8003620 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800363a:	4b10      	ldr	r3, [pc, #64]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003642:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003646:	d112      	bne.n	800366e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e011      	b.n	8003670 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800364c:	4b0b      	ldr	r3, [pc, #44]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800364e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003652:	4a0a      	ldr	r2, [pc, #40]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003658:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800365c:	e007      	b.n	800366e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800365e:	4b07      	ldr	r3, [pc, #28]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003666:	4a05      	ldr	r2, [pc, #20]	; (800367c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003668:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800366c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3714      	adds	r7, #20
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	40007000 	.word	0x40007000
 8003680:	20000004 	.word	0x20000004
 8003684:	431bde83 	.word	0x431bde83

08003688 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800368c:	4b05      	ldr	r3, [pc, #20]	; (80036a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	4a04      	ldr	r2, [pc, #16]	; (80036a4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003696:	6093      	str	r3, [r2, #8]
}
 8003698:	bf00      	nop
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	40007000 	.word	0x40007000

080036a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e2fe      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0301 	and.w	r3, r3, #1
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d075      	beq.n	80037b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036c6:	4b97      	ldr	r3, [pc, #604]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f003 030c 	and.w	r3, r3, #12
 80036ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036d0:	4b94      	ldr	r3, [pc, #592]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80036da:	69bb      	ldr	r3, [r7, #24]
 80036dc:	2b0c      	cmp	r3, #12
 80036de:	d102      	bne.n	80036e6 <HAL_RCC_OscConfig+0x3e>
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	d002      	beq.n	80036ec <HAL_RCC_OscConfig+0x44>
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d10b      	bne.n	8003704 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036ec:	4b8d      	ldr	r3, [pc, #564]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d05b      	beq.n	80037b0 <HAL_RCC_OscConfig+0x108>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d157      	bne.n	80037b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e2d9      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800370c:	d106      	bne.n	800371c <HAL_RCC_OscConfig+0x74>
 800370e:	4b85      	ldr	r3, [pc, #532]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a84      	ldr	r2, [pc, #528]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003718:	6013      	str	r3, [r2, #0]
 800371a:	e01d      	b.n	8003758 <HAL_RCC_OscConfig+0xb0>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003724:	d10c      	bne.n	8003740 <HAL_RCC_OscConfig+0x98>
 8003726:	4b7f      	ldr	r3, [pc, #508]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a7e      	ldr	r2, [pc, #504]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 800372c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003730:	6013      	str	r3, [r2, #0]
 8003732:	4b7c      	ldr	r3, [pc, #496]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7b      	ldr	r2, [pc, #492]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	e00b      	b.n	8003758 <HAL_RCC_OscConfig+0xb0>
 8003740:	4b78      	ldr	r3, [pc, #480]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a77      	ldr	r2, [pc, #476]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003746:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800374a:	6013      	str	r3, [r2, #0]
 800374c:	4b75      	ldr	r3, [pc, #468]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a74      	ldr	r2, [pc, #464]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003756:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d013      	beq.n	8003788 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003760:	f7fd fdf2 	bl	8001348 <HAL_GetTick>
 8003764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003768:	f7fd fdee 	bl	8001348 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b64      	cmp	r3, #100	; 0x64
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e29e      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800377a:	4b6a      	ldr	r3, [pc, #424]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d0f0      	beq.n	8003768 <HAL_RCC_OscConfig+0xc0>
 8003786:	e014      	b.n	80037b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003788:	f7fd fdde 	bl	8001348 <HAL_GetTick>
 800378c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800378e:	e008      	b.n	80037a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003790:	f7fd fdda 	bl	8001348 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b64      	cmp	r3, #100	; 0x64
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e28a      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037a2:	4b60      	ldr	r3, [pc, #384]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d1f0      	bne.n	8003790 <HAL_RCC_OscConfig+0xe8>
 80037ae:	e000      	b.n	80037b2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d075      	beq.n	80038aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037be:	4b59      	ldr	r3, [pc, #356]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 030c 	and.w	r3, r3, #12
 80037c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037c8:	4b56      	ldr	r3, [pc, #344]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	f003 0303 	and.w	r3, r3, #3
 80037d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	2b0c      	cmp	r3, #12
 80037d6:	d102      	bne.n	80037de <HAL_RCC_OscConfig+0x136>
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d002      	beq.n	80037e4 <HAL_RCC_OscConfig+0x13c>
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	2b04      	cmp	r3, #4
 80037e2:	d11f      	bne.n	8003824 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037e4:	4b4f      	ldr	r3, [pc, #316]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d005      	beq.n	80037fc <HAL_RCC_OscConfig+0x154>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e25d      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037fc:	4b49      	ldr	r3, [pc, #292]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	061b      	lsls	r3, r3, #24
 800380a:	4946      	ldr	r1, [pc, #280]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 800380c:	4313      	orrs	r3, r2
 800380e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003810:	4b45      	ldr	r3, [pc, #276]	; (8003928 <HAL_RCC_OscConfig+0x280>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4618      	mov	r0, r3
 8003816:	f7fd fd4b 	bl	80012b0 <HAL_InitTick>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d043      	beq.n	80038a8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e249      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d023      	beq.n	8003874 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800382c:	4b3d      	ldr	r3, [pc, #244]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a3c      	ldr	r2, [pc, #240]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003832:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003836:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003838:	f7fd fd86 	bl	8001348 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003840:	f7fd fd82 	bl	8001348 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e232      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003852:	4b34      	ldr	r3, [pc, #208]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0f0      	beq.n	8003840 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800385e:	4b31      	ldr	r3, [pc, #196]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	061b      	lsls	r3, r3, #24
 800386c:	492d      	ldr	r1, [pc, #180]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 800386e:	4313      	orrs	r3, r2
 8003870:	604b      	str	r3, [r1, #4]
 8003872:	e01a      	b.n	80038aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003874:	4b2b      	ldr	r3, [pc, #172]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a2a      	ldr	r2, [pc, #168]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 800387a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800387e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003880:	f7fd fd62 	bl	8001348 <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003888:	f7fd fd5e 	bl	8001348 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e20e      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800389a:	4b22      	ldr	r3, [pc, #136]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0x1e0>
 80038a6:	e000      	b.n	80038aa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d041      	beq.n	800393a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d01c      	beq.n	80038f8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038be:	4b19      	ldr	r3, [pc, #100]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80038c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038c4:	4a17      	ldr	r2, [pc, #92]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80038c6:	f043 0301 	orr.w	r3, r3, #1
 80038ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ce:	f7fd fd3b 	bl	8001348 <HAL_GetTick>
 80038d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038d4:	e008      	b.n	80038e8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d6:	f7fd fd37 	bl	8001348 <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d901      	bls.n	80038e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e1e7      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038e8:	4b0e      	ldr	r3, [pc, #56]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80038ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0ef      	beq.n	80038d6 <HAL_RCC_OscConfig+0x22e>
 80038f6:	e020      	b.n	800393a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038f8:	4b0a      	ldr	r3, [pc, #40]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 80038fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038fe:	4a09      	ldr	r2, [pc, #36]	; (8003924 <HAL_RCC_OscConfig+0x27c>)
 8003900:	f023 0301 	bic.w	r3, r3, #1
 8003904:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003908:	f7fd fd1e 	bl	8001348 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800390e:	e00d      	b.n	800392c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003910:	f7fd fd1a 	bl	8001348 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d906      	bls.n	800392c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e1ca      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
 8003922:	bf00      	nop
 8003924:	40021000 	.word	0x40021000
 8003928:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800392c:	4b8c      	ldr	r3, [pc, #560]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 800392e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1ea      	bne.n	8003910 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0304 	and.w	r3, r3, #4
 8003942:	2b00      	cmp	r3, #0
 8003944:	f000 80a6 	beq.w	8003a94 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003948:	2300      	movs	r3, #0
 800394a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800394c:	4b84      	ldr	r3, [pc, #528]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 800394e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <HAL_RCC_OscConfig+0x2b4>
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <HAL_RCC_OscConfig+0x2b6>
 800395c:	2300      	movs	r3, #0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00d      	beq.n	800397e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003962:	4b7f      	ldr	r3, [pc, #508]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003966:	4a7e      	ldr	r2, [pc, #504]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800396c:	6593      	str	r3, [r2, #88]	; 0x58
 800396e:	4b7c      	ldr	r3, [pc, #496]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003976:	60fb      	str	r3, [r7, #12]
 8003978:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800397a:	2301      	movs	r3, #1
 800397c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800397e:	4b79      	ldr	r3, [pc, #484]	; (8003b64 <HAL_RCC_OscConfig+0x4bc>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003986:	2b00      	cmp	r3, #0
 8003988:	d118      	bne.n	80039bc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800398a:	4b76      	ldr	r3, [pc, #472]	; (8003b64 <HAL_RCC_OscConfig+0x4bc>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a75      	ldr	r2, [pc, #468]	; (8003b64 <HAL_RCC_OscConfig+0x4bc>)
 8003990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003994:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003996:	f7fd fcd7 	bl	8001348 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800399c:	e008      	b.n	80039b0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800399e:	f7fd fcd3 	bl	8001348 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d901      	bls.n	80039b0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e183      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039b0:	4b6c      	ldr	r3, [pc, #432]	; (8003b64 <HAL_RCC_OscConfig+0x4bc>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d0f0      	beq.n	800399e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d108      	bne.n	80039d6 <HAL_RCC_OscConfig+0x32e>
 80039c4:	4b66      	ldr	r3, [pc, #408]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 80039c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ca:	4a65      	ldr	r2, [pc, #404]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80039d4:	e024      	b.n	8003a20 <HAL_RCC_OscConfig+0x378>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	2b05      	cmp	r3, #5
 80039dc:	d110      	bne.n	8003a00 <HAL_RCC_OscConfig+0x358>
 80039de:	4b60      	ldr	r3, [pc, #384]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 80039e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039e4:	4a5e      	ldr	r2, [pc, #376]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 80039e6:	f043 0304 	orr.w	r3, r3, #4
 80039ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80039ee:	4b5c      	ldr	r3, [pc, #368]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 80039f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f4:	4a5a      	ldr	r2, [pc, #360]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 80039f6:	f043 0301 	orr.w	r3, r3, #1
 80039fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80039fe:	e00f      	b.n	8003a20 <HAL_RCC_OscConfig+0x378>
 8003a00:	4b57      	ldr	r3, [pc, #348]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a06:	4a56      	ldr	r2, [pc, #344]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003a08:	f023 0301 	bic.w	r3, r3, #1
 8003a0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a10:	4b53      	ldr	r3, [pc, #332]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a16:	4a52      	ldr	r2, [pc, #328]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003a18:	f023 0304 	bic.w	r3, r3, #4
 8003a1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d016      	beq.n	8003a56 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a28:	f7fd fc8e 	bl	8001348 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a2e:	e00a      	b.n	8003a46 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a30:	f7fd fc8a 	bl	8001348 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e138      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a46:	4b46      	ldr	r3, [pc, #280]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0ed      	beq.n	8003a30 <HAL_RCC_OscConfig+0x388>
 8003a54:	e015      	b.n	8003a82 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a56:	f7fd fc77 	bl	8001348 <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a5c:	e00a      	b.n	8003a74 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a5e:	f7fd fc73 	bl	8001348 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e121      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a74:	4b3a      	ldr	r3, [pc, #232]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1ed      	bne.n	8003a5e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a82:	7ffb      	ldrb	r3, [r7, #31]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d105      	bne.n	8003a94 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a88:	4b35      	ldr	r3, [pc, #212]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a8c:	4a34      	ldr	r2, [pc, #208]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003a8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a92:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d03c      	beq.n	8003b1a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d01c      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003aa8:	4b2d      	ldr	r3, [pc, #180]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003aaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003aae:	4a2c      	ldr	r2, [pc, #176]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003ab0:	f043 0301 	orr.w	r3, r3, #1
 8003ab4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab8:	f7fd fc46 	bl	8001348 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ac0:	f7fd fc42 	bl	8001348 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e0f2      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ad2:	4b23      	ldr	r3, [pc, #140]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003ad4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ad8:	f003 0302 	and.w	r3, r3, #2
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d0ef      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x418>
 8003ae0:	e01b      	b.n	8003b1a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ae2:	4b1f      	ldr	r3, [pc, #124]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003ae4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ae8:	4a1d      	ldr	r2, [pc, #116]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003aea:	f023 0301 	bic.w	r3, r3, #1
 8003aee:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af2:	f7fd fc29 	bl	8001348 <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003af8:	e008      	b.n	8003b0c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003afa:	f7fd fc25 	bl	8001348 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d901      	bls.n	8003b0c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e0d5      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b0c:	4b14      	ldr	r3, [pc, #80]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003b0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1ef      	bne.n	8003afa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	69db      	ldr	r3, [r3, #28]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f000 80c9 	beq.w	8003cb6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b24:	4b0e      	ldr	r3, [pc, #56]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f003 030c 	and.w	r3, r3, #12
 8003b2c:	2b0c      	cmp	r3, #12
 8003b2e:	f000 8083 	beq.w	8003c38 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d15e      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3a:	4b09      	ldr	r3, [pc, #36]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a08      	ldr	r2, [pc, #32]	; (8003b60 <HAL_RCC_OscConfig+0x4b8>)
 8003b40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b46:	f7fd fbff 	bl	8001348 <HAL_GetTick>
 8003b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b4c:	e00c      	b.n	8003b68 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b4e:	f7fd fbfb 	bl	8001348 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d905      	bls.n	8003b68 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e0ab      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
 8003b60:	40021000 	.word	0x40021000
 8003b64:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b68:	4b55      	ldr	r3, [pc, #340]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1ec      	bne.n	8003b4e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b74:	4b52      	ldr	r3, [pc, #328]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003b76:	68da      	ldr	r2, [r3, #12]
 8003b78:	4b52      	ldr	r3, [pc, #328]	; (8003cc4 <HAL_RCC_OscConfig+0x61c>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6a11      	ldr	r1, [r2, #32]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b84:	3a01      	subs	r2, #1
 8003b86:	0112      	lsls	r2, r2, #4
 8003b88:	4311      	orrs	r1, r2
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003b8e:	0212      	lsls	r2, r2, #8
 8003b90:	4311      	orrs	r1, r2
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003b96:	0852      	lsrs	r2, r2, #1
 8003b98:	3a01      	subs	r2, #1
 8003b9a:	0552      	lsls	r2, r2, #21
 8003b9c:	4311      	orrs	r1, r2
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ba2:	0852      	lsrs	r2, r2, #1
 8003ba4:	3a01      	subs	r2, #1
 8003ba6:	0652      	lsls	r2, r2, #25
 8003ba8:	4311      	orrs	r1, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003bae:	06d2      	lsls	r2, r2, #27
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	4943      	ldr	r1, [pc, #268]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bb8:	4b41      	ldr	r3, [pc, #260]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a40      	ldr	r2, [pc, #256]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003bbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bc2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003bc4:	4b3e      	ldr	r3, [pc, #248]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4a3d      	ldr	r2, [pc, #244]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003bca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd0:	f7fd fbba 	bl	8001348 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd8:	f7fd fbb6 	bl	8001348 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e066      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bea:	4b35      	ldr	r3, [pc, #212]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d0f0      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x530>
 8003bf6:	e05e      	b.n	8003cb6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf8:	4b31      	ldr	r3, [pc, #196]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a30      	ldr	r2, [pc, #192]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003bfe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c04:	f7fd fba0 	bl	8001348 <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c0a:	e008      	b.n	8003c1e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c0c:	f7fd fb9c 	bl	8001348 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e04c      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c1e:	4b28      	ldr	r3, [pc, #160]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1f0      	bne.n	8003c0c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003c2a:	4b25      	ldr	r3, [pc, #148]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003c2c:	68da      	ldr	r2, [r3, #12]
 8003c2e:	4924      	ldr	r1, [pc, #144]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003c30:	4b25      	ldr	r3, [pc, #148]	; (8003cc8 <HAL_RCC_OscConfig+0x620>)
 8003c32:	4013      	ands	r3, r2
 8003c34:	60cb      	str	r3, [r1, #12]
 8003c36:	e03e      	b.n	8003cb6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d101      	bne.n	8003c44 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e039      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003c44:	4b1e      	ldr	r3, [pc, #120]	; (8003cc0 <HAL_RCC_OscConfig+0x618>)
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f003 0203 	and.w	r2, r3, #3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d12c      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c62:	3b01      	subs	r3, #1
 8003c64:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d123      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c74:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d11b      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c84:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d113      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c94:	085b      	lsrs	r3, r3, #1
 8003c96:	3b01      	subs	r3, #1
 8003c98:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d109      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca8:	085b      	lsrs	r3, r3, #1
 8003caa:	3b01      	subs	r3, #1
 8003cac:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d001      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e000      	b.n	8003cb8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3720      	adds	r7, #32
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	40021000 	.word	0x40021000
 8003cc4:	019f800c 	.word	0x019f800c
 8003cc8:	feeefffc 	.word	0xfeeefffc

08003ccc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b086      	sub	sp, #24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e11e      	b.n	8003f22 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ce4:	4b91      	ldr	r3, [pc, #580]	; (8003f2c <HAL_RCC_ClockConfig+0x260>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 030f 	and.w	r3, r3, #15
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d910      	bls.n	8003d14 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cf2:	4b8e      	ldr	r3, [pc, #568]	; (8003f2c <HAL_RCC_ClockConfig+0x260>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f023 020f 	bic.w	r2, r3, #15
 8003cfa:	498c      	ldr	r1, [pc, #560]	; (8003f2c <HAL_RCC_ClockConfig+0x260>)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d02:	4b8a      	ldr	r3, [pc, #552]	; (8003f2c <HAL_RCC_ClockConfig+0x260>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 030f 	and.w	r3, r3, #15
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d001      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e106      	b.n	8003f22 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d073      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b03      	cmp	r3, #3
 8003d26:	d129      	bne.n	8003d7c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d28:	4b81      	ldr	r3, [pc, #516]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e0f4      	b.n	8003f22 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003d38:	f000 f99e 	bl	8004078 <RCC_GetSysClockFreqFromPLLSource>
 8003d3c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	4a7c      	ldr	r2, [pc, #496]	; (8003f34 <HAL_RCC_ClockConfig+0x268>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d93f      	bls.n	8003dc6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003d46:	4b7a      	ldr	r3, [pc, #488]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d009      	beq.n	8003d66 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d033      	beq.n	8003dc6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d12f      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d66:	4b72      	ldr	r3, [pc, #456]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d6e:	4a70      	ldr	r2, [pc, #448]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d74:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003d76:	2380      	movs	r3, #128	; 0x80
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	e024      	b.n	8003dc6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d107      	bne.n	8003d94 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d84:	4b6a      	ldr	r3, [pc, #424]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d109      	bne.n	8003da4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e0c6      	b.n	8003f22 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d94:	4b66      	ldr	r3, [pc, #408]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e0be      	b.n	8003f22 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003da4:	f000 f8ce 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8003da8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	4a61      	ldr	r2, [pc, #388]	; (8003f34 <HAL_RCC_ClockConfig+0x268>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d909      	bls.n	8003dc6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003db2:	4b5f      	ldr	r3, [pc, #380]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dba:	4a5d      	ldr	r2, [pc, #372]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003dbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dc0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003dc2:	2380      	movs	r3, #128	; 0x80
 8003dc4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003dc6:	4b5a      	ldr	r3, [pc, #360]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f023 0203 	bic.w	r2, r3, #3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	4957      	ldr	r1, [pc, #348]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dd8:	f7fd fab6 	bl	8001348 <HAL_GetTick>
 8003ddc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dde:	e00a      	b.n	8003df6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003de0:	f7fd fab2 	bl	8001348 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e095      	b.n	8003f22 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003df6:	4b4e      	ldr	r3, [pc, #312]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f003 020c 	and.w	r2, r3, #12
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d1eb      	bne.n	8003de0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d023      	beq.n	8003e5c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0304 	and.w	r3, r3, #4
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e20:	4b43      	ldr	r3, [pc, #268]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	4a42      	ldr	r2, [pc, #264]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003e26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e2a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d007      	beq.n	8003e48 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003e38:	4b3d      	ldr	r3, [pc, #244]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003e40:	4a3b      	ldr	r2, [pc, #236]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003e42:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e46:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e48:	4b39      	ldr	r3, [pc, #228]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	4936      	ldr	r1, [pc, #216]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	608b      	str	r3, [r1, #8]
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	2b80      	cmp	r3, #128	; 0x80
 8003e60:	d105      	bne.n	8003e6e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003e62:	4b33      	ldr	r3, [pc, #204]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	4a32      	ldr	r2, [pc, #200]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003e68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e6c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e6e:	4b2f      	ldr	r3, [pc, #188]	; (8003f2c <HAL_RCC_ClockConfig+0x260>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 030f 	and.w	r3, r3, #15
 8003e76:	683a      	ldr	r2, [r7, #0]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d21d      	bcs.n	8003eb8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e7c:	4b2b      	ldr	r3, [pc, #172]	; (8003f2c <HAL_RCC_ClockConfig+0x260>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f023 020f 	bic.w	r2, r3, #15
 8003e84:	4929      	ldr	r1, [pc, #164]	; (8003f2c <HAL_RCC_ClockConfig+0x260>)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e8c:	f7fd fa5c 	bl	8001348 <HAL_GetTick>
 8003e90:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e92:	e00a      	b.n	8003eaa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e94:	f7fd fa58 	bl	8001348 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e03b      	b.n	8003f22 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eaa:	4b20      	ldr	r3, [pc, #128]	; (8003f2c <HAL_RCC_ClockConfig+0x260>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	683a      	ldr	r2, [r7, #0]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d1ed      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d008      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ec4:	4b1a      	ldr	r3, [pc, #104]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	4917      	ldr	r1, [pc, #92]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0308 	and.w	r3, r3, #8
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d009      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ee2:	4b13      	ldr	r3, [pc, #76]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	490f      	ldr	r1, [pc, #60]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ef6:	f000 f825 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8003efa:	4602      	mov	r2, r0
 8003efc:	4b0c      	ldr	r3, [pc, #48]	; (8003f30 <HAL_RCC_ClockConfig+0x264>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	091b      	lsrs	r3, r3, #4
 8003f02:	f003 030f 	and.w	r3, r3, #15
 8003f06:	490c      	ldr	r1, [pc, #48]	; (8003f38 <HAL_RCC_ClockConfig+0x26c>)
 8003f08:	5ccb      	ldrb	r3, [r1, r3]
 8003f0a:	f003 031f 	and.w	r3, r3, #31
 8003f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f12:	4a0a      	ldr	r2, [pc, #40]	; (8003f3c <HAL_RCC_ClockConfig+0x270>)
 8003f14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003f16:	4b0a      	ldr	r3, [pc, #40]	; (8003f40 <HAL_RCC_ClockConfig+0x274>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fd f9c8 	bl	80012b0 <HAL_InitTick>
 8003f20:	4603      	mov	r3, r0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3718      	adds	r7, #24
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	40022000 	.word	0x40022000
 8003f30:	40021000 	.word	0x40021000
 8003f34:	04c4b400 	.word	0x04c4b400
 8003f38:	080070e8 	.word	0x080070e8
 8003f3c:	20000004 	.word	0x20000004
 8003f40:	20000008 	.word	0x20000008

08003f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b087      	sub	sp, #28
 8003f48:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003f4a:	4b2c      	ldr	r3, [pc, #176]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f003 030c 	and.w	r3, r3, #12
 8003f52:	2b04      	cmp	r3, #4
 8003f54:	d102      	bne.n	8003f5c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003f56:	4b2a      	ldr	r3, [pc, #168]	; (8004000 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f58:	613b      	str	r3, [r7, #16]
 8003f5a:	e047      	b.n	8003fec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003f5c:	4b27      	ldr	r3, [pc, #156]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	f003 030c 	and.w	r3, r3, #12
 8003f64:	2b08      	cmp	r3, #8
 8003f66:	d102      	bne.n	8003f6e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f68:	4b26      	ldr	r3, [pc, #152]	; (8004004 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f6a:	613b      	str	r3, [r7, #16]
 8003f6c:	e03e      	b.n	8003fec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003f6e:	4b23      	ldr	r3, [pc, #140]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 030c 	and.w	r3, r3, #12
 8003f76:	2b0c      	cmp	r3, #12
 8003f78:	d136      	bne.n	8003fe8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f7a:	4b20      	ldr	r3, [pc, #128]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	f003 0303 	and.w	r3, r3, #3
 8003f82:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f84:	4b1d      	ldr	r3, [pc, #116]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	091b      	lsrs	r3, r3, #4
 8003f8a:	f003 030f 	and.w	r3, r3, #15
 8003f8e:	3301      	adds	r3, #1
 8003f90:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b03      	cmp	r3, #3
 8003f96:	d10c      	bne.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f98:	4a1a      	ldr	r2, [pc, #104]	; (8004004 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa0:	4a16      	ldr	r2, [pc, #88]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fa2:	68d2      	ldr	r2, [r2, #12]
 8003fa4:	0a12      	lsrs	r2, r2, #8
 8003fa6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003faa:	fb02 f303 	mul.w	r3, r2, r3
 8003fae:	617b      	str	r3, [r7, #20]
      break;
 8003fb0:	e00c      	b.n	8003fcc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fb2:	4a13      	ldr	r2, [pc, #76]	; (8004000 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fba:	4a10      	ldr	r2, [pc, #64]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fbc:	68d2      	ldr	r2, [r2, #12]
 8003fbe:	0a12      	lsrs	r2, r2, #8
 8003fc0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003fc4:	fb02 f303 	mul.w	r3, r2, r3
 8003fc8:	617b      	str	r3, [r7, #20]
      break;
 8003fca:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fcc:	4b0b      	ldr	r3, [pc, #44]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	0e5b      	lsrs	r3, r3, #25
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	3301      	adds	r3, #1
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe4:	613b      	str	r3, [r7, #16]
 8003fe6:	e001      	b.n	8003fec <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003fec:	693b      	ldr	r3, [r7, #16]
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	371c      	adds	r7, #28
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	40021000 	.word	0x40021000
 8004000:	00f42400 	.word	0x00f42400
 8004004:	016e3600 	.word	0x016e3600

08004008 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800400c:	4b03      	ldr	r3, [pc, #12]	; (800401c <HAL_RCC_GetHCLKFreq+0x14>)
 800400e:	681b      	ldr	r3, [r3, #0]
}
 8004010:	4618      	mov	r0, r3
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	20000004 	.word	0x20000004

08004020 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004024:	f7ff fff0 	bl	8004008 <HAL_RCC_GetHCLKFreq>
 8004028:	4602      	mov	r2, r0
 800402a:	4b06      	ldr	r3, [pc, #24]	; (8004044 <HAL_RCC_GetPCLK1Freq+0x24>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	0a1b      	lsrs	r3, r3, #8
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	4904      	ldr	r1, [pc, #16]	; (8004048 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004036:	5ccb      	ldrb	r3, [r1, r3]
 8004038:	f003 031f 	and.w	r3, r3, #31
 800403c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004040:	4618      	mov	r0, r3
 8004042:	bd80      	pop	{r7, pc}
 8004044:	40021000 	.word	0x40021000
 8004048:	080070f8 	.word	0x080070f8

0800404c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004050:	f7ff ffda 	bl	8004008 <HAL_RCC_GetHCLKFreq>
 8004054:	4602      	mov	r2, r0
 8004056:	4b06      	ldr	r3, [pc, #24]	; (8004070 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	0adb      	lsrs	r3, r3, #11
 800405c:	f003 0307 	and.w	r3, r3, #7
 8004060:	4904      	ldr	r1, [pc, #16]	; (8004074 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004062:	5ccb      	ldrb	r3, [r1, r3]
 8004064:	f003 031f 	and.w	r3, r3, #31
 8004068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800406c:	4618      	mov	r0, r3
 800406e:	bd80      	pop	{r7, pc}
 8004070:	40021000 	.word	0x40021000
 8004074:	080070f8 	.word	0x080070f8

08004078 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004078:	b480      	push	{r7}
 800407a:	b087      	sub	sp, #28
 800407c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800407e:	4b1e      	ldr	r3, [pc, #120]	; (80040f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004088:	4b1b      	ldr	r3, [pc, #108]	; (80040f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	091b      	lsrs	r3, r3, #4
 800408e:	f003 030f 	and.w	r3, r3, #15
 8004092:	3301      	adds	r3, #1
 8004094:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	2b03      	cmp	r3, #3
 800409a:	d10c      	bne.n	80040b6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800409c:	4a17      	ldr	r2, [pc, #92]	; (80040fc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a4:	4a14      	ldr	r2, [pc, #80]	; (80040f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80040a6:	68d2      	ldr	r2, [r2, #12]
 80040a8:	0a12      	lsrs	r2, r2, #8
 80040aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80040ae:	fb02 f303 	mul.w	r3, r2, r3
 80040b2:	617b      	str	r3, [r7, #20]
    break;
 80040b4:	e00c      	b.n	80040d0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040b6:	4a12      	ldr	r2, [pc, #72]	; (8004100 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80040be:	4a0e      	ldr	r2, [pc, #56]	; (80040f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80040c0:	68d2      	ldr	r2, [r2, #12]
 80040c2:	0a12      	lsrs	r2, r2, #8
 80040c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80040c8:	fb02 f303 	mul.w	r3, r2, r3
 80040cc:	617b      	str	r3, [r7, #20]
    break;
 80040ce:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040d0:	4b09      	ldr	r3, [pc, #36]	; (80040f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	0e5b      	lsrs	r3, r3, #25
 80040d6:	f003 0303 	and.w	r3, r3, #3
 80040da:	3301      	adds	r3, #1
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80040ea:	687b      	ldr	r3, [r7, #4]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	371c      	adds	r7, #28
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	40021000 	.word	0x40021000
 80040fc:	016e3600 	.word	0x016e3600
 8004100:	00f42400 	.word	0x00f42400

08004104 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b086      	sub	sp, #24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800410c:	2300      	movs	r3, #0
 800410e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004110:	2300      	movs	r3, #0
 8004112:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800411c:	2b00      	cmp	r3, #0
 800411e:	f000 8098 	beq.w	8004252 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004122:	2300      	movs	r3, #0
 8004124:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004126:	4b43      	ldr	r3, [pc, #268]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10d      	bne.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004132:	4b40      	ldr	r3, [pc, #256]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004136:	4a3f      	ldr	r2, [pc, #252]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800413c:	6593      	str	r3, [r2, #88]	; 0x58
 800413e:	4b3d      	ldr	r3, [pc, #244]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004146:	60bb      	str	r3, [r7, #8]
 8004148:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800414a:	2301      	movs	r3, #1
 800414c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800414e:	4b3a      	ldr	r3, [pc, #232]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a39      	ldr	r2, [pc, #228]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004158:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800415a:	f7fd f8f5 	bl	8001348 <HAL_GetTick>
 800415e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004160:	e009      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004162:	f7fd f8f1 	bl	8001348 <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d902      	bls.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	74fb      	strb	r3, [r7, #19]
        break;
 8004174:	e005      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004176:	4b30      	ldr	r3, [pc, #192]	; (8004238 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800417e:	2b00      	cmp	r3, #0
 8004180:	d0ef      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004182:	7cfb      	ldrb	r3, [r7, #19]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d159      	bne.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004188:	4b2a      	ldr	r3, [pc, #168]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800418a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800418e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004192:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d01e      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d019      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041a4:	4b23      	ldr	r3, [pc, #140]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041b0:	4b20      	ldr	r3, [pc, #128]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041b6:	4a1f      	ldr	r2, [pc, #124]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041c0:	4b1c      	ldr	r3, [pc, #112]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041c6:	4a1b      	ldr	r2, [pc, #108]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80041d0:	4a18      	ldr	r2, [pc, #96]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f003 0301 	and.w	r3, r3, #1
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d016      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e2:	f7fd f8b1 	bl	8001348 <HAL_GetTick>
 80041e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041e8:	e00b      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ea:	f7fd f8ad 	bl	8001348 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d902      	bls.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	74fb      	strb	r3, [r7, #19]
            break;
 8004200:	e006      	b.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004202:	4b0c      	ldr	r3, [pc, #48]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004204:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d0ec      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004210:	7cfb      	ldrb	r3, [r7, #19]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10b      	bne.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004216:	4b07      	ldr	r3, [pc, #28]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800421c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004224:	4903      	ldr	r1, [pc, #12]	; (8004234 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004226:	4313      	orrs	r3, r2
 8004228:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800422c:	e008      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800422e:	7cfb      	ldrb	r3, [r7, #19]
 8004230:	74bb      	strb	r3, [r7, #18]
 8004232:	e005      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004234:	40021000 	.word	0x40021000
 8004238:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800423c:	7cfb      	ldrb	r3, [r7, #19]
 800423e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004240:	7c7b      	ldrb	r3, [r7, #17]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d105      	bne.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004246:	4ba7      	ldr	r3, [pc, #668]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800424a:	4aa6      	ldr	r2, [pc, #664]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800424c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004250:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00a      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800425e:	4ba1      	ldr	r3, [pc, #644]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004260:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004264:	f023 0203 	bic.w	r2, r3, #3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	499d      	ldr	r1, [pc, #628]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800426e:	4313      	orrs	r3, r2
 8004270:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00a      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004280:	4b98      	ldr	r3, [pc, #608]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004286:	f023 020c 	bic.w	r2, r3, #12
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	4995      	ldr	r1, [pc, #596]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004290:	4313      	orrs	r3, r2
 8004292:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0304 	and.w	r3, r3, #4
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00a      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042a2:	4b90      	ldr	r3, [pc, #576]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042a8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	498c      	ldr	r1, [pc, #560]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0308 	and.w	r3, r3, #8
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00a      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042c4:	4b87      	ldr	r3, [pc, #540]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ca:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	4984      	ldr	r1, [pc, #528]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0310 	and.w	r3, r3, #16
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00a      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80042e6:	4b7f      	ldr	r3, [pc, #508]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	497b      	ldr	r1, [pc, #492]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0320 	and.w	r3, r3, #32
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00a      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004308:	4b76      	ldr	r3, [pc, #472]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800430a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800430e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	4973      	ldr	r1, [pc, #460]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004318:	4313      	orrs	r3, r2
 800431a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00a      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800432a:	4b6e      	ldr	r3, [pc, #440]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800432c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004330:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	69db      	ldr	r3, [r3, #28]
 8004338:	496a      	ldr	r1, [pc, #424]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800433a:	4313      	orrs	r3, r2
 800433c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00a      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800434c:	4b65      	ldr	r3, [pc, #404]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800434e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004352:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	4962      	ldr	r1, [pc, #392]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800435c:	4313      	orrs	r3, r2
 800435e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00a      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800436e:	4b5d      	ldr	r3, [pc, #372]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004374:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437c:	4959      	ldr	r1, [pc, #356]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800437e:	4313      	orrs	r3, r2
 8004380:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00a      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004390:	4b54      	ldr	r3, [pc, #336]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004392:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004396:	f023 0203 	bic.w	r2, r3, #3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439e:	4951      	ldr	r1, [pc, #324]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00a      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043b2:	4b4c      	ldr	r3, [pc, #304]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c0:	4948      	ldr	r1, [pc, #288]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d015      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80043d4:	4b43      	ldr	r3, [pc, #268]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e2:	4940      	ldr	r1, [pc, #256]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043f2:	d105      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043f4:	4b3b      	ldr	r3, [pc, #236]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	4a3a      	ldr	r2, [pc, #232]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004408:	2b00      	cmp	r3, #0
 800440a:	d015      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800440c:	4b35      	ldr	r3, [pc, #212]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800440e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004412:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800441a:	4932      	ldr	r1, [pc, #200]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800441c:	4313      	orrs	r3, r2
 800441e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004426:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800442a:	d105      	bne.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800442c:	4b2d      	ldr	r3, [pc, #180]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	4a2c      	ldr	r2, [pc, #176]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004432:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004436:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d015      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004444:	4b27      	ldr	r3, [pc, #156]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800444a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004452:	4924      	ldr	r1, [pc, #144]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004454:	4313      	orrs	r3, r2
 8004456:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004462:	d105      	bne.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004464:	4b1f      	ldr	r3, [pc, #124]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	4a1e      	ldr	r2, [pc, #120]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800446a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800446e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d015      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800447c:	4b19      	ldr	r3, [pc, #100]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800447e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004482:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800448a:	4916      	ldr	r1, [pc, #88]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800448c:	4313      	orrs	r3, r2
 800448e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004496:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800449a:	d105      	bne.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800449c:	4b11      	ldr	r3, [pc, #68]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	4a10      	ldr	r2, [pc, #64]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044a6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d019      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044b4:	4b0b      	ldr	r3, [pc, #44]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c2:	4908      	ldr	r1, [pc, #32]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80044d2:	d109      	bne.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044d4:	4b03      	ldr	r3, [pc, #12]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	4a02      	ldr	r2, [pc, #8]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044de:	60d3      	str	r3, [r2, #12]
 80044e0:	e002      	b.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80044e2:	bf00      	nop
 80044e4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d015      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80044f4:	4b29      	ldr	r3, [pc, #164]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044fa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004502:	4926      	ldr	r1, [pc, #152]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800450e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004512:	d105      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004514:	4b21      	ldr	r3, [pc, #132]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	4a20      	ldr	r2, [pc, #128]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800451a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800451e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d015      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800452c:	4b1b      	ldr	r3, [pc, #108]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800452e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004532:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800453a:	4918      	ldr	r1, [pc, #96]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800453c:	4313      	orrs	r3, r2
 800453e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004546:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800454a:	d105      	bne.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800454c:	4b13      	ldr	r3, [pc, #76]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	4a12      	ldr	r2, [pc, #72]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004552:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004556:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d015      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004564:	4b0d      	ldr	r3, [pc, #52]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004566:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800456a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004572:	490a      	ldr	r1, [pc, #40]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004574:	4313      	orrs	r3, r2
 8004576:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800457e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004582:	d105      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004584:	4b05      	ldr	r3, [pc, #20]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	4a04      	ldr	r2, [pc, #16]	; (800459c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800458a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800458e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004590:	7cbb      	ldrb	r3, [r7, #18]
}
 8004592:	4618      	mov	r0, r3
 8004594:	3718      	adds	r7, #24
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	40021000 	.word	0x40021000

080045a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e09d      	b.n	80046ee <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d108      	bne.n	80045cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045c2:	d009      	beq.n	80045d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	61da      	str	r2, [r3, #28]
 80045ca:	e005      	b.n	80045d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d106      	bne.n	80045f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7fc fcdc 	bl	8000fb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800460e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004618:	d902      	bls.n	8004620 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	e002      	b.n	8004626 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004620:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004624:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800462e:	d007      	beq.n	8004640 <HAL_SPI_Init+0xa0>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004638:	d002      	beq.n	8004640 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004650:	431a      	orrs	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	431a      	orrs	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	699b      	ldr	r3, [r3, #24]
 800466a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004678:	431a      	orrs	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004682:	ea42 0103 	orr.w	r1, r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	0c1b      	lsrs	r3, r3, #16
 800469c:	f003 0204 	and.w	r2, r3, #4
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a4:	f003 0310 	and.w	r3, r3, #16
 80046a8:	431a      	orrs	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ae:	f003 0308 	and.w	r3, r3, #8
 80046b2:	431a      	orrs	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80046bc:	ea42 0103 	orr.w	r1, r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	69da      	ldr	r2, [r3, #28]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80046ec:	2300      	movs	r3, #0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
	...

080046f8 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b087      	sub	sp, #28
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
 8004704:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004706:	2300      	movs	r3, #0
 8004708:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004710:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004718:	7dbb      	ldrb	r3, [r7, #22]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d00d      	beq.n	800473a <HAL_SPI_TransmitReceive_IT+0x42>
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004724:	d106      	bne.n	8004734 <HAL_SPI_TransmitReceive_IT+0x3c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d102      	bne.n	8004734 <HAL_SPI_TransmitReceive_IT+0x3c>
 800472e:	7dbb      	ldrb	r3, [r7, #22]
 8004730:	2b04      	cmp	r3, #4
 8004732:	d002      	beq.n	800473a <HAL_SPI_TransmitReceive_IT+0x42>
  {
    errorcode = HAL_BUSY;
 8004734:	2302      	movs	r3, #2
 8004736:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004738:	e07d      	b.n	8004836 <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_SPI_TransmitReceive_IT+0x54>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d002      	beq.n	800474c <HAL_SPI_TransmitReceive_IT+0x54>
 8004746:	887b      	ldrh	r3, [r7, #2]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d102      	bne.n	8004752 <HAL_SPI_TransmitReceive_IT+0x5a>
  {
    errorcode = HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004750:	e071      	b.n	8004836 <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004758:	2b01      	cmp	r3, #1
 800475a:	d101      	bne.n	8004760 <HAL_SPI_TransmitReceive_IT+0x68>
 800475c:	2302      	movs	r3, #2
 800475e:	e06b      	b.n	8004838 <HAL_SPI_TransmitReceive_IT+0x140>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2b04      	cmp	r3, #4
 8004772:	d003      	beq.n	800477c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2205      	movs	r2, #5
 8004778:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	68ba      	ldr	r2, [r7, #8]
 8004786:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	887a      	ldrh	r2, [r7, #2]
 800478c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	887a      	ldrh	r2, [r7, #2]
 8004792:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	887a      	ldrh	r2, [r7, #2]
 800479e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	887a      	ldrh	r2, [r7, #2]
 80047a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80047b2:	d906      	bls.n	80047c2 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	4a23      	ldr	r2, [pc, #140]	; (8004844 <HAL_SPI_TransmitReceive_IT+0x14c>)
 80047b8:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	4a22      	ldr	r2, [pc, #136]	; (8004848 <HAL_SPI_TransmitReceive_IT+0x150>)
 80047be:	651a      	str	r2, [r3, #80]	; 0x50
 80047c0:	e005      	b.n	80047ce <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4a21      	ldr	r2, [pc, #132]	; (800484c <HAL_SPI_TransmitReceive_IT+0x154>)
 80047c6:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4a21      	ldr	r2, [pc, #132]	; (8004850 <HAL_SPI_TransmitReceive_IT+0x158>)
 80047cc:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80047d6:	d802      	bhi.n	80047de <HAL_SPI_TransmitReceive_IT+0xe6>
 80047d8:	887b      	ldrh	r3, [r7, #2]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d908      	bls.n	80047f0 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047ec:	605a      	str	r2, [r3, #4]
 80047ee:	e007      	b.n	8004800 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80047fe:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800480a:	2b40      	cmp	r3, #64	; 0x40
 800480c:	d007      	beq.n	800481e <HAL_SPI_TransmitReceive_IT+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800481c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004834:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 8004836:	7dfb      	ldrb	r3, [r7, #23]
}
 8004838:	4618      	mov	r0, r3
 800483a:	371c      	adds	r7, #28
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr
 8004844:	08004bdf 	.word	0x08004bdf
 8004848:	08004c45 	.word	0x08004c45
 800484c:	08004a8f 	.word	0x08004a8f
 8004850:	08004b4d 	.word	0x08004b4d

08004854 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b088      	sub	sp, #32
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10e      	bne.n	8004894 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800487c:	2b00      	cmp	r3, #0
 800487e:	d009      	beq.n	8004894 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004886:	2b00      	cmp	r3, #0
 8004888:	d004      	beq.n	8004894 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	4798      	blx	r3
    return;
 8004892:	e0ce      	b.n	8004a32 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b00      	cmp	r3, #0
 800489c:	d009      	beq.n	80048b2 <HAL_SPI_IRQHandler+0x5e>
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d004      	beq.n	80048b2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	4798      	blx	r3
    return;
 80048b0:	e0bf      	b.n	8004a32 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	f003 0320 	and.w	r3, r3, #32
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10a      	bne.n	80048d2 <HAL_SPI_IRQHandler+0x7e>
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d105      	bne.n	80048d2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 80b0 	beq.w	8004a32 <HAL_SPI_IRQHandler+0x1de>
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	f003 0320 	and.w	r3, r3, #32
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 80aa 	beq.w	8004a32 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d023      	beq.n	8004930 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b03      	cmp	r3, #3
 80048f2:	d011      	beq.n	8004918 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048f8:	f043 0204 	orr.w	r2, r3, #4
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004900:	2300      	movs	r3, #0
 8004902:	617b      	str	r3, [r7, #20]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	617b      	str	r3, [r7, #20]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	617b      	str	r3, [r7, #20]
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	e00b      	b.n	8004930 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004918:	2300      	movs	r3, #0
 800491a:	613b      	str	r3, [r7, #16]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	613b      	str	r3, [r7, #16]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	613b      	str	r3, [r7, #16]
 800492c:	693b      	ldr	r3, [r7, #16]
        return;
 800492e:	e080      	b.n	8004a32 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	f003 0320 	and.w	r3, r3, #32
 8004936:	2b00      	cmp	r3, #0
 8004938:	d014      	beq.n	8004964 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800493e:	f043 0201 	orr.w	r2, r3, #1
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004946:	2300      	movs	r3, #0
 8004948:	60fb      	str	r3, [r7, #12]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	60fb      	str	r3, [r7, #12]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004960:	601a      	str	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00c      	beq.n	8004988 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004972:	f043 0208 	orr.w	r2, r3, #8
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800497a:	2300      	movs	r3, #0
 800497c:	60bb      	str	r3, [r7, #8]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	60bb      	str	r3, [r7, #8]
 8004986:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498c:	2b00      	cmp	r3, #0
 800498e:	d04f      	beq.n	8004a30 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800499e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	f003 0302 	and.w	r3, r3, #2
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d104      	bne.n	80049bc <HAL_SPI_IRQHandler+0x168>
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	f003 0301 	and.w	r3, r3, #1
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d034      	beq.n	8004a26 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 0203 	bic.w	r2, r2, #3
 80049ca:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d011      	beq.n	80049f8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049d8:	4a17      	ldr	r2, [pc, #92]	; (8004a38 <HAL_SPI_IRQHandler+0x1e4>)
 80049da:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7fe fb70 	bl	80030c6 <HAL_DMA_Abort_IT>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d005      	beq.n	80049f8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049f0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d016      	beq.n	8004a2e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a04:	4a0c      	ldr	r2, [pc, #48]	; (8004a38 <HAL_SPI_IRQHandler+0x1e4>)
 8004a06:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7fe fb5a 	bl	80030c6 <HAL_DMA_Abort_IT>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00a      	beq.n	8004a2e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a1c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004a24:	e003      	b.n	8004a2e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f812 	bl	8004a50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004a2c:	e000      	b.n	8004a30 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8004a2e:	bf00      	nop
    return;
 8004a30:	bf00      	nop
  }
}
 8004a32:	3720      	adds	r7, #32
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	08004a65 	.word	0x08004a65

08004a3c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a70:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f7ff ffe5 	bl	8004a50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a86:	bf00      	nop
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b082      	sub	sp, #8
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d923      	bls.n	8004aea <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68da      	ldr	r2, [r3, #12]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aac:	b292      	uxth	r2, r2
 8004aae:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab4:	1c9a      	adds	r2, r3, #2
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b02      	subs	r3, #2
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d11f      	bne.n	8004b18 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	685a      	ldr	r2, [r3, #4]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ae6:	605a      	str	r2, [r3, #4]
 8004ae8:	e016      	b.n	8004b18 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f103 020c 	add.w	r2, r3, #12
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af6:	7812      	ldrb	r2, [r2, #0]
 8004af8:	b2d2      	uxtb	r2, r2
 8004afa:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b00:	1c5a      	adds	r2, r3, #1
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	b29a      	uxth	r2, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10f      	bne.n	8004b44 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	685a      	ldr	r2, [r3, #4]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b32:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d102      	bne.n	8004b44 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 fa14 	bl	8004f6c <SPI_CloseRxTx_ISR>
    }
  }
}
 8004b44:	bf00      	nop
 8004b46:	3708      	adds	r7, #8
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d912      	bls.n	8004b84 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b62:	881a      	ldrh	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b6e:	1c9a      	adds	r2, r3, #2
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	3b02      	subs	r3, #2
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b82:	e012      	b.n	8004baa <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	330c      	adds	r3, #12
 8004b8e:	7812      	ldrb	r2, [r2, #0]
 8004b90:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b96:	1c5a      	adds	r2, r3, #1
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d110      	bne.n	8004bd6 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bc2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d102      	bne.n	8004bd6 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f9cb 	bl	8004f6c <SPI_CloseRxTx_ISR>
    }
  }
}
 8004bd6:	bf00      	nop
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b082      	sub	sp, #8
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68da      	ldr	r2, [r3, #12]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf0:	b292      	uxth	r2, r2
 8004bf2:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf8:	1c9a      	adds	r2, r3, #2
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	3b01      	subs	r3, #1
 8004c08:	b29a      	uxth	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10f      	bne.n	8004c3c <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c2a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d102      	bne.n	8004c3c <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 f998 	bl	8004f6c <SPI_CloseRxTx_ISR>
    }
  }
}
 8004c3c:	bf00      	nop
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c50:	881a      	ldrh	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5c:	1c9a      	adds	r2, r3, #2
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d110      	bne.n	8004c9c <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	685a      	ldr	r2, [r3, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c88:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d102      	bne.n	8004c9c <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 f968 	bl	8004f6c <SPI_CloseRxTx_ISR>
    }
  }
}
 8004c9c:	bf00      	nop
 8004c9e:	3708      	adds	r7, #8
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b088      	sub	sp, #32
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	603b      	str	r3, [r7, #0]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004cb4:	f7fc fb48 	bl	8001348 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cbc:	1a9b      	subs	r3, r3, r2
 8004cbe:	683a      	ldr	r2, [r7, #0]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004cc4:	f7fc fb40 	bl	8001348 <HAL_GetTick>
 8004cc8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004cca:	4b39      	ldr	r3, [pc, #228]	; (8004db0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	015b      	lsls	r3, r3, #5
 8004cd0:	0d1b      	lsrs	r3, r3, #20
 8004cd2:	69fa      	ldr	r2, [r7, #28]
 8004cd4:	fb02 f303 	mul.w	r3, r2, r3
 8004cd8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cda:	e054      	b.n	8004d86 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce2:	d050      	beq.n	8004d86 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ce4:	f7fc fb30 	bl	8001348 <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	69fa      	ldr	r2, [r7, #28]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d902      	bls.n	8004cfa <SPI_WaitFlagStateUntilTimeout+0x56>
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d13d      	bne.n	8004d76 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685a      	ldr	r2, [r3, #4]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d08:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d12:	d111      	bne.n	8004d38 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d1c:	d004      	beq.n	8004d28 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d26:	d107      	bne.n	8004d38 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d36:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d40:	d10f      	bne.n	8004d62 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d50:	601a      	str	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d60:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e017      	b.n	8004da6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	4013      	ands	r3, r2
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	bf0c      	ite	eq
 8004d96:	2301      	moveq	r3, #1
 8004d98:	2300      	movne	r3, #0
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	79fb      	ldrb	r3, [r7, #7]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d19b      	bne.n	8004cdc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3720      	adds	r7, #32
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	20000004 	.word	0x20000004

08004db4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b08a      	sub	sp, #40	; 0x28
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004dc6:	f7fc fabf 	bl	8001348 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dce:	1a9b      	subs	r3, r3, r2
 8004dd0:	683a      	ldr	r2, [r7, #0]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004dd6:	f7fc fab7 	bl	8001348 <HAL_GetTick>
 8004dda:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	330c      	adds	r3, #12
 8004de2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004de4:	4b3d      	ldr	r3, [pc, #244]	; (8004edc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	4613      	mov	r3, r2
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	4413      	add	r3, r2
 8004dee:	00da      	lsls	r2, r3, #3
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	0d1b      	lsrs	r3, r3, #20
 8004df4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004df6:	fb02 f303 	mul.w	r3, r2, r3
 8004dfa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004dfc:	e060      	b.n	8004ec0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004e04:	d107      	bne.n	8004e16 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d104      	bne.n	8004e16 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004e14:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1c:	d050      	beq.n	8004ec0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e1e:	f7fc fa93 	bl	8001348 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d902      	bls.n	8004e34 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d13d      	bne.n	8004eb0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	685a      	ldr	r2, [r3, #4]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e42:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e4c:	d111      	bne.n	8004e72 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e56:	d004      	beq.n	8004e62 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e60:	d107      	bne.n	8004e72 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e70:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e7a:	d10f      	bne.n	8004e9c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e9a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004eac:	2303      	movs	r3, #3
 8004eae:	e010      	b.n	8004ed2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689a      	ldr	r2, [r3, #8]
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	4013      	ands	r3, r2
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d196      	bne.n	8004dfe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3728      	adds	r7, #40	; 0x28
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20000004 	.word	0x20000004

08004ee0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b086      	sub	sp, #24
 8004ee4:	af02      	add	r7, sp, #8
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	9300      	str	r3, [sp, #0]
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004ef8:	68f8      	ldr	r0, [r7, #12]
 8004efa:	f7ff ff5b 	bl	8004db4 <SPI_WaitFifoStateUntilTimeout>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d007      	beq.n	8004f14 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f08:	f043 0220 	orr.w	r2, r3, #32
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e027      	b.n	8004f64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	2180      	movs	r1, #128	; 0x80
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f7ff fec0 	bl	8004ca4 <SPI_WaitFlagStateUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d007      	beq.n	8004f3a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f2e:	f043 0220 	orr.w	r2, r3, #32
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e014      	b.n	8004f64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	9300      	str	r3, [sp, #0]
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f7ff ff34 	bl	8004db4 <SPI_WaitFifoStateUntilTimeout>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d007      	beq.n	8004f62 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f56:	f043 0220 	orr.w	r2, r3, #32
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e000      	b.n	8004f64 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f74:	f7fc f9e8 	bl	8001348 <HAL_GetTick>
 8004f78:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0220 	bic.w	r2, r2, #32
 8004f88:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	2164      	movs	r1, #100	; 0x64
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7ff ffa6 	bl	8004ee0 <SPI_EndRxTxTransaction>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d005      	beq.n	8004fa6 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f9e:	f043 0220 	orr.w	r2, r3, #32
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d115      	bne.n	8004fda <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b04      	cmp	r3, #4
 8004fb8:	d107      	bne.n	8004fca <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f7ff fd3a 	bl	8004a3c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8004fc8:	e00e      	b.n	8004fe8 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7fb ff06 	bl	8000de4 <HAL_SPI_TxRxCpltCallback>
}
 8004fd8:	e006      	b.n	8004fe8 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7ff fd34 	bl	8004a50 <HAL_SPI_ErrorCallback>
}
 8004fe8:	bf00      	nop
 8004fea:	3710      	adds	r7, #16
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d101      	bne.n	8005002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e042      	b.n	8005088 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005008:	2b00      	cmp	r3, #0
 800500a:	d106      	bne.n	800501a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f7fb ff73 	bl	8000f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2224      	movs	r2, #36	; 0x24
 800501e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 0201 	bic.w	r2, r2, #1
 8005030:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 fc7a 	bl	8005934 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 f97b 	bl	800533c <UART_SetConfig>
 8005046:	4603      	mov	r3, r0
 8005048:	2b01      	cmp	r3, #1
 800504a:	d101      	bne.n	8005050 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e01b      	b.n	8005088 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800505e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689a      	ldr	r2, [r3, #8]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800506e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 fcf9 	bl	8005a78 <UART_CheckIdleState>
 8005086:	4603      	mov	r3, r0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b08a      	sub	sp, #40	; 0x28
 8005094:	af02      	add	r7, sp, #8
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	603b      	str	r3, [r7, #0]
 800509c:	4613      	mov	r3, r2
 800509e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a6:	2b20      	cmp	r3, #32
 80050a8:	d17b      	bne.n	80051a2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d002      	beq.n	80050b6 <HAL_UART_Transmit+0x26>
 80050b0:	88fb      	ldrh	r3, [r7, #6]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e074      	b.n	80051a4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2221      	movs	r2, #33	; 0x21
 80050c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050ca:	f7fc f93d 	bl	8001348 <HAL_GetTick>
 80050ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	88fa      	ldrh	r2, [r7, #6]
 80050d4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	88fa      	ldrh	r2, [r7, #6]
 80050dc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050e8:	d108      	bne.n	80050fc <HAL_UART_Transmit+0x6c>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	691b      	ldr	r3, [r3, #16]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d104      	bne.n	80050fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80050f2:	2300      	movs	r3, #0
 80050f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	61bb      	str	r3, [r7, #24]
 80050fa:	e003      	b.n	8005104 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005100:	2300      	movs	r3, #0
 8005102:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005104:	e030      	b.n	8005168 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	9300      	str	r3, [sp, #0]
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	2200      	movs	r2, #0
 800510e:	2180      	movs	r1, #128	; 0x80
 8005110:	68f8      	ldr	r0, [r7, #12]
 8005112:	f000 fd5b 	bl	8005bcc <UART_WaitOnFlagUntilTimeout>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d005      	beq.n	8005128 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2220      	movs	r2, #32
 8005120:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e03d      	b.n	80051a4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10b      	bne.n	8005146 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	881b      	ldrh	r3, [r3, #0]
 8005132:	461a      	mov	r2, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800513c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	3302      	adds	r3, #2
 8005142:	61bb      	str	r3, [r7, #24]
 8005144:	e007      	b.n	8005156 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	781a      	ldrb	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	3301      	adds	r3, #1
 8005154:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800515c:	b29b      	uxth	r3, r3
 800515e:	3b01      	subs	r3, #1
 8005160:	b29a      	uxth	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800516e:	b29b      	uxth	r3, r3
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1c8      	bne.n	8005106 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	2200      	movs	r2, #0
 800517c:	2140      	movs	r1, #64	; 0x40
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f000 fd24 	bl	8005bcc <UART_WaitOnFlagUntilTimeout>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d005      	beq.n	8005196 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2220      	movs	r2, #32
 800518e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e006      	b.n	80051a4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2220      	movs	r2, #32
 800519a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800519e:	2300      	movs	r3, #0
 80051a0:	e000      	b.n	80051a4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80051a2:	2302      	movs	r3, #2
  }
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3720      	adds	r7, #32
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b08a      	sub	sp, #40	; 0x28
 80051b0:	af02      	add	r7, sp, #8
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	603b      	str	r3, [r7, #0]
 80051b8:	4613      	mov	r3, r2
 80051ba:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051c2:	2b20      	cmp	r3, #32
 80051c4:	f040 80b5 	bne.w	8005332 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <HAL_UART_Receive+0x28>
 80051ce:	88fb      	ldrh	r3, [r7, #6]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d101      	bne.n	80051d8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e0ad      	b.n	8005334 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2222      	movs	r2, #34	; 0x22
 80051e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051ee:	f7fc f8ab 	bl	8001348 <HAL_GetTick>
 80051f2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	88fa      	ldrh	r2, [r7, #6]
 80051f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	88fa      	ldrh	r2, [r7, #6]
 8005200:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800520c:	d10e      	bne.n	800522c <HAL_UART_Receive+0x80>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d105      	bne.n	8005222 <HAL_UART_Receive+0x76>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f240 12ff 	movw	r2, #511	; 0x1ff
 800521c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005220:	e02d      	b.n	800527e <HAL_UART_Receive+0xd2>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	22ff      	movs	r2, #255	; 0xff
 8005226:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800522a:	e028      	b.n	800527e <HAL_UART_Receive+0xd2>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d10d      	bne.n	8005250 <HAL_UART_Receive+0xa4>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d104      	bne.n	8005246 <HAL_UART_Receive+0x9a>
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	22ff      	movs	r2, #255	; 0xff
 8005240:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005244:	e01b      	b.n	800527e <HAL_UART_Receive+0xd2>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	227f      	movs	r2, #127	; 0x7f
 800524a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800524e:	e016      	b.n	800527e <HAL_UART_Receive+0xd2>
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005258:	d10d      	bne.n	8005276 <HAL_UART_Receive+0xca>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d104      	bne.n	800526c <HAL_UART_Receive+0xc0>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	227f      	movs	r2, #127	; 0x7f
 8005266:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800526a:	e008      	b.n	800527e <HAL_UART_Receive+0xd2>
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	223f      	movs	r2, #63	; 0x3f
 8005270:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005274:	e003      	b.n	800527e <HAL_UART_Receive+0xd2>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005284:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800528e:	d108      	bne.n	80052a2 <HAL_UART_Receive+0xf6>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d104      	bne.n	80052a2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005298:	2300      	movs	r3, #0
 800529a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	61bb      	str	r3, [r7, #24]
 80052a0:	e003      	b.n	80052aa <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052a6:	2300      	movs	r3, #0
 80052a8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80052aa:	e036      	b.n	800531a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	9300      	str	r3, [sp, #0]
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	2200      	movs	r2, #0
 80052b4:	2120      	movs	r1, #32
 80052b6:	68f8      	ldr	r0, [r7, #12]
 80052b8:	f000 fc88 	bl	8005bcc <UART_WaitOnFlagUntilTimeout>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d005      	beq.n	80052ce <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2220      	movs	r2, #32
 80052c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e032      	b.n	8005334 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d10c      	bne.n	80052ee <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052da:	b29a      	uxth	r2, r3
 80052dc:	8a7b      	ldrh	r3, [r7, #18]
 80052de:	4013      	ands	r3, r2
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	3302      	adds	r3, #2
 80052ea:	61bb      	str	r3, [r7, #24]
 80052ec:	e00c      	b.n	8005308 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	8a7b      	ldrh	r3, [r7, #18]
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	4013      	ands	r3, r2
 80052fc:	b2da      	uxtb	r2, r3
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	3301      	adds	r3, #1
 8005306:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800530e:	b29b      	uxth	r3, r3
 8005310:	3b01      	subs	r3, #1
 8005312:	b29a      	uxth	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005320:	b29b      	uxth	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	d1c2      	bne.n	80052ac <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2220      	movs	r2, #32
 800532a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 800532e:	2300      	movs	r3, #0
 8005330:	e000      	b.n	8005334 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8005332:	2302      	movs	r3, #2
  }
}
 8005334:	4618      	mov	r0, r3
 8005336:	3720      	adds	r7, #32
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800533c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005340:	b08c      	sub	sp, #48	; 0x30
 8005342:	af00      	add	r7, sp, #0
 8005344:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005346:	2300      	movs	r3, #0
 8005348:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	431a      	orrs	r2, r3
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	695b      	ldr	r3, [r3, #20]
 800535a:	431a      	orrs	r2, r3
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	69db      	ldr	r3, [r3, #28]
 8005360:	4313      	orrs	r3, r2
 8005362:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	4baa      	ldr	r3, [pc, #680]	; (8005614 <UART_SetConfig+0x2d8>)
 800536c:	4013      	ands	r3, r2
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	6812      	ldr	r2, [r2, #0]
 8005372:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005374:	430b      	orrs	r3, r1
 8005376:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a9f      	ldr	r2, [pc, #636]	; (8005618 <UART_SetConfig+0x2dc>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d004      	beq.n	80053a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053a4:	4313      	orrs	r3, r2
 80053a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80053b2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	6812      	ldr	r2, [r2, #0]
 80053ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053bc:	430b      	orrs	r3, r1
 80053be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c6:	f023 010f 	bic.w	r1, r3, #15
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a90      	ldr	r2, [pc, #576]	; (800561c <UART_SetConfig+0x2e0>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d125      	bne.n	800542c <UART_SetConfig+0xf0>
 80053e0:	4b8f      	ldr	r3, [pc, #572]	; (8005620 <UART_SetConfig+0x2e4>)
 80053e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053e6:	f003 0303 	and.w	r3, r3, #3
 80053ea:	2b03      	cmp	r3, #3
 80053ec:	d81a      	bhi.n	8005424 <UART_SetConfig+0xe8>
 80053ee:	a201      	add	r2, pc, #4	; (adr r2, 80053f4 <UART_SetConfig+0xb8>)
 80053f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f4:	08005405 	.word	0x08005405
 80053f8:	08005415 	.word	0x08005415
 80053fc:	0800540d 	.word	0x0800540d
 8005400:	0800541d 	.word	0x0800541d
 8005404:	2301      	movs	r3, #1
 8005406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800540a:	e116      	b.n	800563a <UART_SetConfig+0x2fe>
 800540c:	2302      	movs	r3, #2
 800540e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005412:	e112      	b.n	800563a <UART_SetConfig+0x2fe>
 8005414:	2304      	movs	r3, #4
 8005416:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800541a:	e10e      	b.n	800563a <UART_SetConfig+0x2fe>
 800541c:	2308      	movs	r3, #8
 800541e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005422:	e10a      	b.n	800563a <UART_SetConfig+0x2fe>
 8005424:	2310      	movs	r3, #16
 8005426:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800542a:	e106      	b.n	800563a <UART_SetConfig+0x2fe>
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a7c      	ldr	r2, [pc, #496]	; (8005624 <UART_SetConfig+0x2e8>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d138      	bne.n	80054a8 <UART_SetConfig+0x16c>
 8005436:	4b7a      	ldr	r3, [pc, #488]	; (8005620 <UART_SetConfig+0x2e4>)
 8005438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800543c:	f003 030c 	and.w	r3, r3, #12
 8005440:	2b0c      	cmp	r3, #12
 8005442:	d82d      	bhi.n	80054a0 <UART_SetConfig+0x164>
 8005444:	a201      	add	r2, pc, #4	; (adr r2, 800544c <UART_SetConfig+0x110>)
 8005446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800544a:	bf00      	nop
 800544c:	08005481 	.word	0x08005481
 8005450:	080054a1 	.word	0x080054a1
 8005454:	080054a1 	.word	0x080054a1
 8005458:	080054a1 	.word	0x080054a1
 800545c:	08005491 	.word	0x08005491
 8005460:	080054a1 	.word	0x080054a1
 8005464:	080054a1 	.word	0x080054a1
 8005468:	080054a1 	.word	0x080054a1
 800546c:	08005489 	.word	0x08005489
 8005470:	080054a1 	.word	0x080054a1
 8005474:	080054a1 	.word	0x080054a1
 8005478:	080054a1 	.word	0x080054a1
 800547c:	08005499 	.word	0x08005499
 8005480:	2300      	movs	r3, #0
 8005482:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005486:	e0d8      	b.n	800563a <UART_SetConfig+0x2fe>
 8005488:	2302      	movs	r3, #2
 800548a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800548e:	e0d4      	b.n	800563a <UART_SetConfig+0x2fe>
 8005490:	2304      	movs	r3, #4
 8005492:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005496:	e0d0      	b.n	800563a <UART_SetConfig+0x2fe>
 8005498:	2308      	movs	r3, #8
 800549a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800549e:	e0cc      	b.n	800563a <UART_SetConfig+0x2fe>
 80054a0:	2310      	movs	r3, #16
 80054a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054a6:	e0c8      	b.n	800563a <UART_SetConfig+0x2fe>
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a5e      	ldr	r2, [pc, #376]	; (8005628 <UART_SetConfig+0x2ec>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d125      	bne.n	80054fe <UART_SetConfig+0x1c2>
 80054b2:	4b5b      	ldr	r3, [pc, #364]	; (8005620 <UART_SetConfig+0x2e4>)
 80054b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80054bc:	2b30      	cmp	r3, #48	; 0x30
 80054be:	d016      	beq.n	80054ee <UART_SetConfig+0x1b2>
 80054c0:	2b30      	cmp	r3, #48	; 0x30
 80054c2:	d818      	bhi.n	80054f6 <UART_SetConfig+0x1ba>
 80054c4:	2b20      	cmp	r3, #32
 80054c6:	d00a      	beq.n	80054de <UART_SetConfig+0x1a2>
 80054c8:	2b20      	cmp	r3, #32
 80054ca:	d814      	bhi.n	80054f6 <UART_SetConfig+0x1ba>
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d002      	beq.n	80054d6 <UART_SetConfig+0x19a>
 80054d0:	2b10      	cmp	r3, #16
 80054d2:	d008      	beq.n	80054e6 <UART_SetConfig+0x1aa>
 80054d4:	e00f      	b.n	80054f6 <UART_SetConfig+0x1ba>
 80054d6:	2300      	movs	r3, #0
 80054d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054dc:	e0ad      	b.n	800563a <UART_SetConfig+0x2fe>
 80054de:	2302      	movs	r3, #2
 80054e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054e4:	e0a9      	b.n	800563a <UART_SetConfig+0x2fe>
 80054e6:	2304      	movs	r3, #4
 80054e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054ec:	e0a5      	b.n	800563a <UART_SetConfig+0x2fe>
 80054ee:	2308      	movs	r3, #8
 80054f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054f4:	e0a1      	b.n	800563a <UART_SetConfig+0x2fe>
 80054f6:	2310      	movs	r3, #16
 80054f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054fc:	e09d      	b.n	800563a <UART_SetConfig+0x2fe>
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a4a      	ldr	r2, [pc, #296]	; (800562c <UART_SetConfig+0x2f0>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d125      	bne.n	8005554 <UART_SetConfig+0x218>
 8005508:	4b45      	ldr	r3, [pc, #276]	; (8005620 <UART_SetConfig+0x2e4>)
 800550a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800550e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005512:	2bc0      	cmp	r3, #192	; 0xc0
 8005514:	d016      	beq.n	8005544 <UART_SetConfig+0x208>
 8005516:	2bc0      	cmp	r3, #192	; 0xc0
 8005518:	d818      	bhi.n	800554c <UART_SetConfig+0x210>
 800551a:	2b80      	cmp	r3, #128	; 0x80
 800551c:	d00a      	beq.n	8005534 <UART_SetConfig+0x1f8>
 800551e:	2b80      	cmp	r3, #128	; 0x80
 8005520:	d814      	bhi.n	800554c <UART_SetConfig+0x210>
 8005522:	2b00      	cmp	r3, #0
 8005524:	d002      	beq.n	800552c <UART_SetConfig+0x1f0>
 8005526:	2b40      	cmp	r3, #64	; 0x40
 8005528:	d008      	beq.n	800553c <UART_SetConfig+0x200>
 800552a:	e00f      	b.n	800554c <UART_SetConfig+0x210>
 800552c:	2300      	movs	r3, #0
 800552e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005532:	e082      	b.n	800563a <UART_SetConfig+0x2fe>
 8005534:	2302      	movs	r3, #2
 8005536:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800553a:	e07e      	b.n	800563a <UART_SetConfig+0x2fe>
 800553c:	2304      	movs	r3, #4
 800553e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005542:	e07a      	b.n	800563a <UART_SetConfig+0x2fe>
 8005544:	2308      	movs	r3, #8
 8005546:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800554a:	e076      	b.n	800563a <UART_SetConfig+0x2fe>
 800554c:	2310      	movs	r3, #16
 800554e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005552:	e072      	b.n	800563a <UART_SetConfig+0x2fe>
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a35      	ldr	r2, [pc, #212]	; (8005630 <UART_SetConfig+0x2f4>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d12a      	bne.n	80055b4 <UART_SetConfig+0x278>
 800555e:	4b30      	ldr	r3, [pc, #192]	; (8005620 <UART_SetConfig+0x2e4>)
 8005560:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005564:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005568:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800556c:	d01a      	beq.n	80055a4 <UART_SetConfig+0x268>
 800556e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005572:	d81b      	bhi.n	80055ac <UART_SetConfig+0x270>
 8005574:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005578:	d00c      	beq.n	8005594 <UART_SetConfig+0x258>
 800557a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800557e:	d815      	bhi.n	80055ac <UART_SetConfig+0x270>
 8005580:	2b00      	cmp	r3, #0
 8005582:	d003      	beq.n	800558c <UART_SetConfig+0x250>
 8005584:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005588:	d008      	beq.n	800559c <UART_SetConfig+0x260>
 800558a:	e00f      	b.n	80055ac <UART_SetConfig+0x270>
 800558c:	2300      	movs	r3, #0
 800558e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005592:	e052      	b.n	800563a <UART_SetConfig+0x2fe>
 8005594:	2302      	movs	r3, #2
 8005596:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800559a:	e04e      	b.n	800563a <UART_SetConfig+0x2fe>
 800559c:	2304      	movs	r3, #4
 800559e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055a2:	e04a      	b.n	800563a <UART_SetConfig+0x2fe>
 80055a4:	2308      	movs	r3, #8
 80055a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055aa:	e046      	b.n	800563a <UART_SetConfig+0x2fe>
 80055ac:	2310      	movs	r3, #16
 80055ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055b2:	e042      	b.n	800563a <UART_SetConfig+0x2fe>
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a17      	ldr	r2, [pc, #92]	; (8005618 <UART_SetConfig+0x2dc>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d13a      	bne.n	8005634 <UART_SetConfig+0x2f8>
 80055be:	4b18      	ldr	r3, [pc, #96]	; (8005620 <UART_SetConfig+0x2e4>)
 80055c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80055c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055cc:	d01a      	beq.n	8005604 <UART_SetConfig+0x2c8>
 80055ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055d2:	d81b      	bhi.n	800560c <UART_SetConfig+0x2d0>
 80055d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055d8:	d00c      	beq.n	80055f4 <UART_SetConfig+0x2b8>
 80055da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055de:	d815      	bhi.n	800560c <UART_SetConfig+0x2d0>
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d003      	beq.n	80055ec <UART_SetConfig+0x2b0>
 80055e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055e8:	d008      	beq.n	80055fc <UART_SetConfig+0x2c0>
 80055ea:	e00f      	b.n	800560c <UART_SetConfig+0x2d0>
 80055ec:	2300      	movs	r3, #0
 80055ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055f2:	e022      	b.n	800563a <UART_SetConfig+0x2fe>
 80055f4:	2302      	movs	r3, #2
 80055f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055fa:	e01e      	b.n	800563a <UART_SetConfig+0x2fe>
 80055fc:	2304      	movs	r3, #4
 80055fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005602:	e01a      	b.n	800563a <UART_SetConfig+0x2fe>
 8005604:	2308      	movs	r3, #8
 8005606:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800560a:	e016      	b.n	800563a <UART_SetConfig+0x2fe>
 800560c:	2310      	movs	r3, #16
 800560e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005612:	e012      	b.n	800563a <UART_SetConfig+0x2fe>
 8005614:	cfff69f3 	.word	0xcfff69f3
 8005618:	40008000 	.word	0x40008000
 800561c:	40013800 	.word	0x40013800
 8005620:	40021000 	.word	0x40021000
 8005624:	40004400 	.word	0x40004400
 8005628:	40004800 	.word	0x40004800
 800562c:	40004c00 	.word	0x40004c00
 8005630:	40005000 	.word	0x40005000
 8005634:	2310      	movs	r3, #16
 8005636:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4aae      	ldr	r2, [pc, #696]	; (80058f8 <UART_SetConfig+0x5bc>)
 8005640:	4293      	cmp	r3, r2
 8005642:	f040 8097 	bne.w	8005774 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005646:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800564a:	2b08      	cmp	r3, #8
 800564c:	d823      	bhi.n	8005696 <UART_SetConfig+0x35a>
 800564e:	a201      	add	r2, pc, #4	; (adr r2, 8005654 <UART_SetConfig+0x318>)
 8005650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005654:	08005679 	.word	0x08005679
 8005658:	08005697 	.word	0x08005697
 800565c:	08005681 	.word	0x08005681
 8005660:	08005697 	.word	0x08005697
 8005664:	08005687 	.word	0x08005687
 8005668:	08005697 	.word	0x08005697
 800566c:	08005697 	.word	0x08005697
 8005670:	08005697 	.word	0x08005697
 8005674:	0800568f 	.word	0x0800568f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005678:	f7fe fcd2 	bl	8004020 <HAL_RCC_GetPCLK1Freq>
 800567c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800567e:	e010      	b.n	80056a2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005680:	4b9e      	ldr	r3, [pc, #632]	; (80058fc <UART_SetConfig+0x5c0>)
 8005682:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005684:	e00d      	b.n	80056a2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005686:	f7fe fc5d 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 800568a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800568c:	e009      	b.n	80056a2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800568e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005692:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005694:	e005      	b.n	80056a2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005696:	2300      	movs	r3, #0
 8005698:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80056a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 8130 	beq.w	800590a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ae:	4a94      	ldr	r2, [pc, #592]	; (8005900 <UART_SetConfig+0x5c4>)
 80056b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056b4:	461a      	mov	r2, r3
 80056b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80056bc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	685a      	ldr	r2, [r3, #4]
 80056c2:	4613      	mov	r3, r2
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	4413      	add	r3, r2
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d305      	bcc.n	80056da <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80056d4:	69ba      	ldr	r2, [r7, #24]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d903      	bls.n	80056e2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80056e0:	e113      	b.n	800590a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e4:	2200      	movs	r2, #0
 80056e6:	60bb      	str	r3, [r7, #8]
 80056e8:	60fa      	str	r2, [r7, #12]
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ee:	4a84      	ldr	r2, [pc, #528]	; (8005900 <UART_SetConfig+0x5c4>)
 80056f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	2200      	movs	r2, #0
 80056f8:	603b      	str	r3, [r7, #0]
 80056fa:	607a      	str	r2, [r7, #4]
 80056fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005700:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005704:	f7fa fddc 	bl	80002c0 <__aeabi_uldivmod>
 8005708:	4602      	mov	r2, r0
 800570a:	460b      	mov	r3, r1
 800570c:	4610      	mov	r0, r2
 800570e:	4619      	mov	r1, r3
 8005710:	f04f 0200 	mov.w	r2, #0
 8005714:	f04f 0300 	mov.w	r3, #0
 8005718:	020b      	lsls	r3, r1, #8
 800571a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800571e:	0202      	lsls	r2, r0, #8
 8005720:	6979      	ldr	r1, [r7, #20]
 8005722:	6849      	ldr	r1, [r1, #4]
 8005724:	0849      	lsrs	r1, r1, #1
 8005726:	2000      	movs	r0, #0
 8005728:	460c      	mov	r4, r1
 800572a:	4605      	mov	r5, r0
 800572c:	eb12 0804 	adds.w	r8, r2, r4
 8005730:	eb43 0905 	adc.w	r9, r3, r5
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	469a      	mov	sl, r3
 800573c:	4693      	mov	fp, r2
 800573e:	4652      	mov	r2, sl
 8005740:	465b      	mov	r3, fp
 8005742:	4640      	mov	r0, r8
 8005744:	4649      	mov	r1, r9
 8005746:	f7fa fdbb 	bl	80002c0 <__aeabi_uldivmod>
 800574a:	4602      	mov	r2, r0
 800574c:	460b      	mov	r3, r1
 800574e:	4613      	mov	r3, r2
 8005750:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005758:	d308      	bcc.n	800576c <UART_SetConfig+0x430>
 800575a:	6a3b      	ldr	r3, [r7, #32]
 800575c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005760:	d204      	bcs.n	800576c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6a3a      	ldr	r2, [r7, #32]
 8005768:	60da      	str	r2, [r3, #12]
 800576a:	e0ce      	b.n	800590a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005772:	e0ca      	b.n	800590a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	69db      	ldr	r3, [r3, #28]
 8005778:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800577c:	d166      	bne.n	800584c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800577e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005782:	2b08      	cmp	r3, #8
 8005784:	d827      	bhi.n	80057d6 <UART_SetConfig+0x49a>
 8005786:	a201      	add	r2, pc, #4	; (adr r2, 800578c <UART_SetConfig+0x450>)
 8005788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578c:	080057b1 	.word	0x080057b1
 8005790:	080057b9 	.word	0x080057b9
 8005794:	080057c1 	.word	0x080057c1
 8005798:	080057d7 	.word	0x080057d7
 800579c:	080057c7 	.word	0x080057c7
 80057a0:	080057d7 	.word	0x080057d7
 80057a4:	080057d7 	.word	0x080057d7
 80057a8:	080057d7 	.word	0x080057d7
 80057ac:	080057cf 	.word	0x080057cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057b0:	f7fe fc36 	bl	8004020 <HAL_RCC_GetPCLK1Freq>
 80057b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057b6:	e014      	b.n	80057e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057b8:	f7fe fc48 	bl	800404c <HAL_RCC_GetPCLK2Freq>
 80057bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057be:	e010      	b.n	80057e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057c0:	4b4e      	ldr	r3, [pc, #312]	; (80058fc <UART_SetConfig+0x5c0>)
 80057c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80057c4:	e00d      	b.n	80057e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057c6:	f7fe fbbd 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 80057ca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057cc:	e009      	b.n	80057e2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80057d4:	e005      	b.n	80057e2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80057e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f000 8090 	beq.w	800590a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ee:	4a44      	ldr	r2, [pc, #272]	; (8005900 <UART_SetConfig+0x5c4>)
 80057f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057f4:	461a      	mov	r2, r3
 80057f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80057fc:	005a      	lsls	r2, r3, #1
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	085b      	lsrs	r3, r3, #1
 8005804:	441a      	add	r2, r3
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	fbb2 f3f3 	udiv	r3, r2, r3
 800580e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005810:	6a3b      	ldr	r3, [r7, #32]
 8005812:	2b0f      	cmp	r3, #15
 8005814:	d916      	bls.n	8005844 <UART_SetConfig+0x508>
 8005816:	6a3b      	ldr	r3, [r7, #32]
 8005818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800581c:	d212      	bcs.n	8005844 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800581e:	6a3b      	ldr	r3, [r7, #32]
 8005820:	b29b      	uxth	r3, r3
 8005822:	f023 030f 	bic.w	r3, r3, #15
 8005826:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	085b      	lsrs	r3, r3, #1
 800582c:	b29b      	uxth	r3, r3
 800582e:	f003 0307 	and.w	r3, r3, #7
 8005832:	b29a      	uxth	r2, r3
 8005834:	8bfb      	ldrh	r3, [r7, #30]
 8005836:	4313      	orrs	r3, r2
 8005838:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	8bfa      	ldrh	r2, [r7, #30]
 8005840:	60da      	str	r2, [r3, #12]
 8005842:	e062      	b.n	800590a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800584a:	e05e      	b.n	800590a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800584c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005850:	2b08      	cmp	r3, #8
 8005852:	d828      	bhi.n	80058a6 <UART_SetConfig+0x56a>
 8005854:	a201      	add	r2, pc, #4	; (adr r2, 800585c <UART_SetConfig+0x520>)
 8005856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585a:	bf00      	nop
 800585c:	08005881 	.word	0x08005881
 8005860:	08005889 	.word	0x08005889
 8005864:	08005891 	.word	0x08005891
 8005868:	080058a7 	.word	0x080058a7
 800586c:	08005897 	.word	0x08005897
 8005870:	080058a7 	.word	0x080058a7
 8005874:	080058a7 	.word	0x080058a7
 8005878:	080058a7 	.word	0x080058a7
 800587c:	0800589f 	.word	0x0800589f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005880:	f7fe fbce 	bl	8004020 <HAL_RCC_GetPCLK1Freq>
 8005884:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005886:	e014      	b.n	80058b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005888:	f7fe fbe0 	bl	800404c <HAL_RCC_GetPCLK2Freq>
 800588c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800588e:	e010      	b.n	80058b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005890:	4b1a      	ldr	r3, [pc, #104]	; (80058fc <UART_SetConfig+0x5c0>)
 8005892:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005894:	e00d      	b.n	80058b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005896:	f7fe fb55 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 800589a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800589c:	e009      	b.n	80058b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800589e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80058a4:	e005      	b.n	80058b2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80058a6:	2300      	movs	r3, #0
 80058a8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80058b0:	bf00      	nop
    }

    if (pclk != 0U)
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d028      	beq.n	800590a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058bc:	4a10      	ldr	r2, [pc, #64]	; (8005900 <UART_SetConfig+0x5c4>)
 80058be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058c2:	461a      	mov	r2, r3
 80058c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	085b      	lsrs	r3, r3, #1
 80058d0:	441a      	add	r2, r3
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058dc:	6a3b      	ldr	r3, [r7, #32]
 80058de:	2b0f      	cmp	r3, #15
 80058e0:	d910      	bls.n	8005904 <UART_SetConfig+0x5c8>
 80058e2:	6a3b      	ldr	r3, [r7, #32]
 80058e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058e8:	d20c      	bcs.n	8005904 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058ea:	6a3b      	ldr	r3, [r7, #32]
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	60da      	str	r2, [r3, #12]
 80058f4:	e009      	b.n	800590a <UART_SetConfig+0x5ce>
 80058f6:	bf00      	nop
 80058f8:	40008000 	.word	0x40008000
 80058fc:	00f42400 	.word	0x00f42400
 8005900:	08007100 	.word	0x08007100
      }
      else
      {
        ret = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	2201      	movs	r2, #1
 800590e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	2201      	movs	r2, #1
 8005916:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2200      	movs	r2, #0
 800591e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	2200      	movs	r2, #0
 8005924:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005926:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800592a:	4618      	mov	r0, r3
 800592c:	3730      	adds	r7, #48	; 0x30
 800592e:	46bd      	mov	sp, r7
 8005930:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005934 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005940:	f003 0308 	and.w	r3, r3, #8
 8005944:	2b00      	cmp	r3, #0
 8005946:	d00a      	beq.n	800595e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00a      	beq.n	8005980 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	430a      	orrs	r2, r1
 800597e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005984:	f003 0302 	and.w	r3, r3, #2
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00a      	beq.n	80059a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a6:	f003 0304 	and.w	r3, r3, #4
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00a      	beq.n	80059c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	430a      	orrs	r2, r1
 80059c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c8:	f003 0310 	and.w	r3, r3, #16
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00a      	beq.n	80059e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	430a      	orrs	r2, r1
 80059e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ea:	f003 0320 	and.w	r3, r3, #32
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00a      	beq.n	8005a08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	430a      	orrs	r2, r1
 8005a06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d01a      	beq.n	8005a4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	430a      	orrs	r2, r1
 8005a28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a32:	d10a      	bne.n	8005a4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00a      	beq.n	8005a6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	605a      	str	r2, [r3, #4]
  }
}
 8005a6c:	bf00      	nop
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b098      	sub	sp, #96	; 0x60
 8005a7c:	af02      	add	r7, sp, #8
 8005a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a88:	f7fb fc5e 	bl	8001348 <HAL_GetTick>
 8005a8c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 0308 	and.w	r3, r3, #8
 8005a98:	2b08      	cmp	r3, #8
 8005a9a:	d12f      	bne.n	8005afc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005aa0:	9300      	str	r3, [sp, #0]
 8005aa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f000 f88e 	bl	8005bcc <UART_WaitOnFlagUntilTimeout>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d022      	beq.n	8005afc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005abe:	e853 3f00 	ldrex	r3, [r3]
 8005ac2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ac6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005aca:	653b      	str	r3, [r7, #80]	; 0x50
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ad4:	647b      	str	r3, [r7, #68]	; 0x44
 8005ad6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ada:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005adc:	e841 2300 	strex	r3, r2, [r1]
 8005ae0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ae2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1e6      	bne.n	8005ab6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2220      	movs	r2, #32
 8005aec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e063      	b.n	8005bc4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0304 	and.w	r3, r3, #4
 8005b06:	2b04      	cmp	r3, #4
 8005b08:	d149      	bne.n	8005b9e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b0a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b0e:	9300      	str	r3, [sp, #0]
 8005b10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b12:	2200      	movs	r2, #0
 8005b14:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 f857 	bl	8005bcc <UART_WaitOnFlagUntilTimeout>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d03c      	beq.n	8005b9e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b2c:	e853 3f00 	ldrex	r3, [r3]
 8005b30:	623b      	str	r3, [r7, #32]
   return(result);
 8005b32:	6a3b      	ldr	r3, [r7, #32]
 8005b34:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b38:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	461a      	mov	r2, r3
 8005b40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b42:	633b      	str	r3, [r7, #48]	; 0x30
 8005b44:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b4a:	e841 2300 	strex	r3, r2, [r1]
 8005b4e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1e6      	bne.n	8005b24 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3308      	adds	r3, #8
 8005b5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	e853 3f00 	ldrex	r3, [r3]
 8005b64:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f023 0301 	bic.w	r3, r3, #1
 8005b6c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	3308      	adds	r3, #8
 8005b74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b76:	61fa      	str	r2, [r7, #28]
 8005b78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7a:	69b9      	ldr	r1, [r7, #24]
 8005b7c:	69fa      	ldr	r2, [r7, #28]
 8005b7e:	e841 2300 	strex	r3, r2, [r1]
 8005b82:	617b      	str	r3, [r7, #20]
   return(result);
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1e5      	bne.n	8005b56 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2220      	movs	r2, #32
 8005b8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e012      	b.n	8005bc4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2220      	movs	r2, #32
 8005ba2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2220      	movs	r2, #32
 8005baa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3758      	adds	r7, #88	; 0x58
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	603b      	str	r3, [r7, #0]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bdc:	e04f      	b.n	8005c7e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be4:	d04b      	beq.n	8005c7e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005be6:	f7fb fbaf 	bl	8001348 <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d302      	bcc.n	8005bfc <UART_WaitOnFlagUntilTimeout+0x30>
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e04e      	b.n	8005c9e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0304 	and.w	r3, r3, #4
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d037      	beq.n	8005c7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	2b80      	cmp	r3, #128	; 0x80
 8005c12:	d034      	beq.n	8005c7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	2b40      	cmp	r3, #64	; 0x40
 8005c18:	d031      	beq.n	8005c7e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	f003 0308 	and.w	r3, r3, #8
 8005c24:	2b08      	cmp	r3, #8
 8005c26:	d110      	bne.n	8005c4a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2208      	movs	r2, #8
 8005c2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c30:	68f8      	ldr	r0, [r7, #12]
 8005c32:	f000 f838 	bl	8005ca6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2208      	movs	r2, #8
 8005c3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e029      	b.n	8005c9e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	69db      	ldr	r3, [r3, #28]
 8005c50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c58:	d111      	bne.n	8005c7e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f000 f81e 	bl	8005ca6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2220      	movs	r2, #32
 8005c6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e00f      	b.n	8005c9e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	69da      	ldr	r2, [r3, #28]
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	4013      	ands	r3, r2
 8005c88:	68ba      	ldr	r2, [r7, #8]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	bf0c      	ite	eq
 8005c8e:	2301      	moveq	r3, #1
 8005c90:	2300      	movne	r3, #0
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	461a      	mov	r2, r3
 8005c96:	79fb      	ldrb	r3, [r7, #7]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d0a0      	beq.n	8005bde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}

08005ca6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	b095      	sub	sp, #84	; 0x54
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cb6:	e853 3f00 	ldrex	r3, [r3]
 8005cba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cbe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	461a      	mov	r2, r3
 8005cca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ccc:	643b      	str	r3, [r7, #64]	; 0x40
 8005cce:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005cd2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005cd4:	e841 2300 	strex	r3, r2, [r1]
 8005cd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1e6      	bne.n	8005cae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	3308      	adds	r3, #8
 8005ce6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce8:	6a3b      	ldr	r3, [r7, #32]
 8005cea:	e853 3f00 	ldrex	r3, [r3]
 8005cee:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cf6:	f023 0301 	bic.w	r3, r3, #1
 8005cfa:	64bb      	str	r3, [r7, #72]	; 0x48
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3308      	adds	r3, #8
 8005d02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d04:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d0c:	e841 2300 	strex	r3, r2, [r1]
 8005d10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1e3      	bne.n	8005ce0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d118      	bne.n	8005d52 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	e853 3f00 	ldrex	r3, [r3]
 8005d2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	f023 0310 	bic.w	r3, r3, #16
 8005d34:	647b      	str	r3, [r7, #68]	; 0x44
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d3e:	61bb      	str	r3, [r7, #24]
 8005d40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d42:	6979      	ldr	r1, [r7, #20]
 8005d44:	69ba      	ldr	r2, [r7, #24]
 8005d46:	e841 2300 	strex	r3, r2, [r1]
 8005d4a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1e6      	bne.n	8005d20 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2220      	movs	r2, #32
 8005d56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005d66:	bf00      	nop
 8005d68:	3754      	adds	r7, #84	; 0x54
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr

08005d72 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005d72:	b480      	push	{r7}
 8005d74:	b085      	sub	sp, #20
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d101      	bne.n	8005d88 <HAL_UARTEx_DisableFifoMode+0x16>
 8005d84:	2302      	movs	r3, #2
 8005d86:	e027      	b.n	8005dd8 <HAL_UARTEx_DisableFifoMode+0x66>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2224      	movs	r2, #36	; 0x24
 8005d94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f022 0201 	bic.w	r2, r2, #1
 8005dae:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005db6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68fa      	ldr	r2, [r7, #12]
 8005dc4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2220      	movs	r2, #32
 8005dca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3714      	adds	r7, #20
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d101      	bne.n	8005dfc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005df8:	2302      	movs	r3, #2
 8005dfa:	e02d      	b.n	8005e58 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2224      	movs	r2, #36	; 0x24
 8005e08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f022 0201 	bic.w	r2, r2, #1
 8005e22:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	430a      	orrs	r2, r1
 8005e36:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 f84f 	bl	8005edc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2220      	movs	r2, #32
 8005e4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005e56:	2300      	movs	r3, #0
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d101      	bne.n	8005e78 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005e74:	2302      	movs	r3, #2
 8005e76:	e02d      	b.n	8005ed4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2224      	movs	r2, #36	; 0x24
 8005e84:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 0201 	bic.w	r2, r2, #1
 8005e9e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	683a      	ldr	r2, [r7, #0]
 8005eb0:	430a      	orrs	r2, r1
 8005eb2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 f811 	bl	8005edc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d108      	bne.n	8005efe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005efc:	e031      	b.n	8005f62 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005efe:	2308      	movs	r3, #8
 8005f00:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005f02:	2308      	movs	r3, #8
 8005f04:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	0e5b      	lsrs	r3, r3, #25
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	f003 0307 	and.w	r3, r3, #7
 8005f14:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	0f5b      	lsrs	r3, r3, #29
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	f003 0307 	and.w	r3, r3, #7
 8005f24:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f26:	7bbb      	ldrb	r3, [r7, #14]
 8005f28:	7b3a      	ldrb	r2, [r7, #12]
 8005f2a:	4911      	ldr	r1, [pc, #68]	; (8005f70 <UARTEx_SetNbDataToProcess+0x94>)
 8005f2c:	5c8a      	ldrb	r2, [r1, r2]
 8005f2e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005f32:	7b3a      	ldrb	r2, [r7, #12]
 8005f34:	490f      	ldr	r1, [pc, #60]	; (8005f74 <UARTEx_SetNbDataToProcess+0x98>)
 8005f36:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f38:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f44:	7bfb      	ldrb	r3, [r7, #15]
 8005f46:	7b7a      	ldrb	r2, [r7, #13]
 8005f48:	4909      	ldr	r1, [pc, #36]	; (8005f70 <UARTEx_SetNbDataToProcess+0x94>)
 8005f4a:	5c8a      	ldrb	r2, [r1, r2]
 8005f4c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f50:	7b7a      	ldrb	r2, [r7, #13]
 8005f52:	4908      	ldr	r1, [pc, #32]	; (8005f74 <UARTEx_SetNbDataToProcess+0x98>)
 8005f54:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f56:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005f62:	bf00      	nop
 8005f64:	3714      	adds	r7, #20
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	08007118 	.word	0x08007118
 8005f74:	08007120 	.word	0x08007120

08005f78 <std>:
 8005f78:	2300      	movs	r3, #0
 8005f7a:	b510      	push	{r4, lr}
 8005f7c:	4604      	mov	r4, r0
 8005f7e:	e9c0 3300 	strd	r3, r3, [r0]
 8005f82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f86:	6083      	str	r3, [r0, #8]
 8005f88:	8181      	strh	r1, [r0, #12]
 8005f8a:	6643      	str	r3, [r0, #100]	; 0x64
 8005f8c:	81c2      	strh	r2, [r0, #14]
 8005f8e:	6183      	str	r3, [r0, #24]
 8005f90:	4619      	mov	r1, r3
 8005f92:	2208      	movs	r2, #8
 8005f94:	305c      	adds	r0, #92	; 0x5c
 8005f96:	f000 fa05 	bl	80063a4 <memset>
 8005f9a:	4b0d      	ldr	r3, [pc, #52]	; (8005fd0 <std+0x58>)
 8005f9c:	6263      	str	r3, [r4, #36]	; 0x24
 8005f9e:	4b0d      	ldr	r3, [pc, #52]	; (8005fd4 <std+0x5c>)
 8005fa0:	62a3      	str	r3, [r4, #40]	; 0x28
 8005fa2:	4b0d      	ldr	r3, [pc, #52]	; (8005fd8 <std+0x60>)
 8005fa4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005fa6:	4b0d      	ldr	r3, [pc, #52]	; (8005fdc <std+0x64>)
 8005fa8:	6323      	str	r3, [r4, #48]	; 0x30
 8005faa:	4b0d      	ldr	r3, [pc, #52]	; (8005fe0 <std+0x68>)
 8005fac:	6224      	str	r4, [r4, #32]
 8005fae:	429c      	cmp	r4, r3
 8005fb0:	d006      	beq.n	8005fc0 <std+0x48>
 8005fb2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005fb6:	4294      	cmp	r4, r2
 8005fb8:	d002      	beq.n	8005fc0 <std+0x48>
 8005fba:	33d0      	adds	r3, #208	; 0xd0
 8005fbc:	429c      	cmp	r4, r3
 8005fbe:	d105      	bne.n	8005fcc <std+0x54>
 8005fc0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fc8:	f000 ba64 	b.w	8006494 <__retarget_lock_init_recursive>
 8005fcc:	bd10      	pop	{r4, pc}
 8005fce:	bf00      	nop
 8005fd0:	080061f5 	.word	0x080061f5
 8005fd4:	08006217 	.word	0x08006217
 8005fd8:	0800624f 	.word	0x0800624f
 8005fdc:	08006273 	.word	0x08006273
 8005fe0:	20000210 	.word	0x20000210

08005fe4 <stdio_exit_handler>:
 8005fe4:	4a02      	ldr	r2, [pc, #8]	; (8005ff0 <stdio_exit_handler+0xc>)
 8005fe6:	4903      	ldr	r1, [pc, #12]	; (8005ff4 <stdio_exit_handler+0x10>)
 8005fe8:	4803      	ldr	r0, [pc, #12]	; (8005ff8 <stdio_exit_handler+0x14>)
 8005fea:	f000 b869 	b.w	80060c0 <_fwalk_sglue>
 8005fee:	bf00      	nop
 8005ff0:	20000010 	.word	0x20000010
 8005ff4:	08006d69 	.word	0x08006d69
 8005ff8:	2000001c 	.word	0x2000001c

08005ffc <cleanup_stdio>:
 8005ffc:	6841      	ldr	r1, [r0, #4]
 8005ffe:	4b0c      	ldr	r3, [pc, #48]	; (8006030 <cleanup_stdio+0x34>)
 8006000:	4299      	cmp	r1, r3
 8006002:	b510      	push	{r4, lr}
 8006004:	4604      	mov	r4, r0
 8006006:	d001      	beq.n	800600c <cleanup_stdio+0x10>
 8006008:	f000 feae 	bl	8006d68 <_fflush_r>
 800600c:	68a1      	ldr	r1, [r4, #8]
 800600e:	4b09      	ldr	r3, [pc, #36]	; (8006034 <cleanup_stdio+0x38>)
 8006010:	4299      	cmp	r1, r3
 8006012:	d002      	beq.n	800601a <cleanup_stdio+0x1e>
 8006014:	4620      	mov	r0, r4
 8006016:	f000 fea7 	bl	8006d68 <_fflush_r>
 800601a:	68e1      	ldr	r1, [r4, #12]
 800601c:	4b06      	ldr	r3, [pc, #24]	; (8006038 <cleanup_stdio+0x3c>)
 800601e:	4299      	cmp	r1, r3
 8006020:	d004      	beq.n	800602c <cleanup_stdio+0x30>
 8006022:	4620      	mov	r0, r4
 8006024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006028:	f000 be9e 	b.w	8006d68 <_fflush_r>
 800602c:	bd10      	pop	{r4, pc}
 800602e:	bf00      	nop
 8006030:	20000210 	.word	0x20000210
 8006034:	20000278 	.word	0x20000278
 8006038:	200002e0 	.word	0x200002e0

0800603c <global_stdio_init.part.0>:
 800603c:	b510      	push	{r4, lr}
 800603e:	4b0b      	ldr	r3, [pc, #44]	; (800606c <global_stdio_init.part.0+0x30>)
 8006040:	4c0b      	ldr	r4, [pc, #44]	; (8006070 <global_stdio_init.part.0+0x34>)
 8006042:	4a0c      	ldr	r2, [pc, #48]	; (8006074 <global_stdio_init.part.0+0x38>)
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	4620      	mov	r0, r4
 8006048:	2200      	movs	r2, #0
 800604a:	2104      	movs	r1, #4
 800604c:	f7ff ff94 	bl	8005f78 <std>
 8006050:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006054:	2201      	movs	r2, #1
 8006056:	2109      	movs	r1, #9
 8006058:	f7ff ff8e 	bl	8005f78 <std>
 800605c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006060:	2202      	movs	r2, #2
 8006062:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006066:	2112      	movs	r1, #18
 8006068:	f7ff bf86 	b.w	8005f78 <std>
 800606c:	20000348 	.word	0x20000348
 8006070:	20000210 	.word	0x20000210
 8006074:	08005fe5 	.word	0x08005fe5

08006078 <__sfp_lock_acquire>:
 8006078:	4801      	ldr	r0, [pc, #4]	; (8006080 <__sfp_lock_acquire+0x8>)
 800607a:	f000 ba0c 	b.w	8006496 <__retarget_lock_acquire_recursive>
 800607e:	bf00      	nop
 8006080:	20000351 	.word	0x20000351

08006084 <__sfp_lock_release>:
 8006084:	4801      	ldr	r0, [pc, #4]	; (800608c <__sfp_lock_release+0x8>)
 8006086:	f000 ba07 	b.w	8006498 <__retarget_lock_release_recursive>
 800608a:	bf00      	nop
 800608c:	20000351 	.word	0x20000351

08006090 <__sinit>:
 8006090:	b510      	push	{r4, lr}
 8006092:	4604      	mov	r4, r0
 8006094:	f7ff fff0 	bl	8006078 <__sfp_lock_acquire>
 8006098:	6a23      	ldr	r3, [r4, #32]
 800609a:	b11b      	cbz	r3, 80060a4 <__sinit+0x14>
 800609c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060a0:	f7ff bff0 	b.w	8006084 <__sfp_lock_release>
 80060a4:	4b04      	ldr	r3, [pc, #16]	; (80060b8 <__sinit+0x28>)
 80060a6:	6223      	str	r3, [r4, #32]
 80060a8:	4b04      	ldr	r3, [pc, #16]	; (80060bc <__sinit+0x2c>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d1f5      	bne.n	800609c <__sinit+0xc>
 80060b0:	f7ff ffc4 	bl	800603c <global_stdio_init.part.0>
 80060b4:	e7f2      	b.n	800609c <__sinit+0xc>
 80060b6:	bf00      	nop
 80060b8:	08005ffd 	.word	0x08005ffd
 80060bc:	20000348 	.word	0x20000348

080060c0 <_fwalk_sglue>:
 80060c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060c4:	4607      	mov	r7, r0
 80060c6:	4688      	mov	r8, r1
 80060c8:	4614      	mov	r4, r2
 80060ca:	2600      	movs	r6, #0
 80060cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80060d0:	f1b9 0901 	subs.w	r9, r9, #1
 80060d4:	d505      	bpl.n	80060e2 <_fwalk_sglue+0x22>
 80060d6:	6824      	ldr	r4, [r4, #0]
 80060d8:	2c00      	cmp	r4, #0
 80060da:	d1f7      	bne.n	80060cc <_fwalk_sglue+0xc>
 80060dc:	4630      	mov	r0, r6
 80060de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060e2:	89ab      	ldrh	r3, [r5, #12]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d907      	bls.n	80060f8 <_fwalk_sglue+0x38>
 80060e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060ec:	3301      	adds	r3, #1
 80060ee:	d003      	beq.n	80060f8 <_fwalk_sglue+0x38>
 80060f0:	4629      	mov	r1, r5
 80060f2:	4638      	mov	r0, r7
 80060f4:	47c0      	blx	r8
 80060f6:	4306      	orrs	r6, r0
 80060f8:	3568      	adds	r5, #104	; 0x68
 80060fa:	e7e9      	b.n	80060d0 <_fwalk_sglue+0x10>

080060fc <_puts_r>:
 80060fc:	6a03      	ldr	r3, [r0, #32]
 80060fe:	b570      	push	{r4, r5, r6, lr}
 8006100:	6884      	ldr	r4, [r0, #8]
 8006102:	4605      	mov	r5, r0
 8006104:	460e      	mov	r6, r1
 8006106:	b90b      	cbnz	r3, 800610c <_puts_r+0x10>
 8006108:	f7ff ffc2 	bl	8006090 <__sinit>
 800610c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800610e:	07db      	lsls	r3, r3, #31
 8006110:	d405      	bmi.n	800611e <_puts_r+0x22>
 8006112:	89a3      	ldrh	r3, [r4, #12]
 8006114:	0598      	lsls	r0, r3, #22
 8006116:	d402      	bmi.n	800611e <_puts_r+0x22>
 8006118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800611a:	f000 f9bc 	bl	8006496 <__retarget_lock_acquire_recursive>
 800611e:	89a3      	ldrh	r3, [r4, #12]
 8006120:	0719      	lsls	r1, r3, #28
 8006122:	d513      	bpl.n	800614c <_puts_r+0x50>
 8006124:	6923      	ldr	r3, [r4, #16]
 8006126:	b18b      	cbz	r3, 800614c <_puts_r+0x50>
 8006128:	3e01      	subs	r6, #1
 800612a:	68a3      	ldr	r3, [r4, #8]
 800612c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006130:	3b01      	subs	r3, #1
 8006132:	60a3      	str	r3, [r4, #8]
 8006134:	b9e9      	cbnz	r1, 8006172 <_puts_r+0x76>
 8006136:	2b00      	cmp	r3, #0
 8006138:	da2e      	bge.n	8006198 <_puts_r+0x9c>
 800613a:	4622      	mov	r2, r4
 800613c:	210a      	movs	r1, #10
 800613e:	4628      	mov	r0, r5
 8006140:	f000 f89b 	bl	800627a <__swbuf_r>
 8006144:	3001      	adds	r0, #1
 8006146:	d007      	beq.n	8006158 <_puts_r+0x5c>
 8006148:	250a      	movs	r5, #10
 800614a:	e007      	b.n	800615c <_puts_r+0x60>
 800614c:	4621      	mov	r1, r4
 800614e:	4628      	mov	r0, r5
 8006150:	f000 f8d0 	bl	80062f4 <__swsetup_r>
 8006154:	2800      	cmp	r0, #0
 8006156:	d0e7      	beq.n	8006128 <_puts_r+0x2c>
 8006158:	f04f 35ff 	mov.w	r5, #4294967295
 800615c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800615e:	07da      	lsls	r2, r3, #31
 8006160:	d405      	bmi.n	800616e <_puts_r+0x72>
 8006162:	89a3      	ldrh	r3, [r4, #12]
 8006164:	059b      	lsls	r3, r3, #22
 8006166:	d402      	bmi.n	800616e <_puts_r+0x72>
 8006168:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800616a:	f000 f995 	bl	8006498 <__retarget_lock_release_recursive>
 800616e:	4628      	mov	r0, r5
 8006170:	bd70      	pop	{r4, r5, r6, pc}
 8006172:	2b00      	cmp	r3, #0
 8006174:	da04      	bge.n	8006180 <_puts_r+0x84>
 8006176:	69a2      	ldr	r2, [r4, #24]
 8006178:	429a      	cmp	r2, r3
 800617a:	dc06      	bgt.n	800618a <_puts_r+0x8e>
 800617c:	290a      	cmp	r1, #10
 800617e:	d004      	beq.n	800618a <_puts_r+0x8e>
 8006180:	6823      	ldr	r3, [r4, #0]
 8006182:	1c5a      	adds	r2, r3, #1
 8006184:	6022      	str	r2, [r4, #0]
 8006186:	7019      	strb	r1, [r3, #0]
 8006188:	e7cf      	b.n	800612a <_puts_r+0x2e>
 800618a:	4622      	mov	r2, r4
 800618c:	4628      	mov	r0, r5
 800618e:	f000 f874 	bl	800627a <__swbuf_r>
 8006192:	3001      	adds	r0, #1
 8006194:	d1c9      	bne.n	800612a <_puts_r+0x2e>
 8006196:	e7df      	b.n	8006158 <_puts_r+0x5c>
 8006198:	6823      	ldr	r3, [r4, #0]
 800619a:	250a      	movs	r5, #10
 800619c:	1c5a      	adds	r2, r3, #1
 800619e:	6022      	str	r2, [r4, #0]
 80061a0:	701d      	strb	r5, [r3, #0]
 80061a2:	e7db      	b.n	800615c <_puts_r+0x60>

080061a4 <puts>:
 80061a4:	4b02      	ldr	r3, [pc, #8]	; (80061b0 <puts+0xc>)
 80061a6:	4601      	mov	r1, r0
 80061a8:	6818      	ldr	r0, [r3, #0]
 80061aa:	f7ff bfa7 	b.w	80060fc <_puts_r>
 80061ae:	bf00      	nop
 80061b0:	20000068 	.word	0x20000068

080061b4 <siprintf>:
 80061b4:	b40e      	push	{r1, r2, r3}
 80061b6:	b500      	push	{lr}
 80061b8:	b09c      	sub	sp, #112	; 0x70
 80061ba:	ab1d      	add	r3, sp, #116	; 0x74
 80061bc:	9002      	str	r0, [sp, #8]
 80061be:	9006      	str	r0, [sp, #24]
 80061c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80061c4:	4809      	ldr	r0, [pc, #36]	; (80061ec <siprintf+0x38>)
 80061c6:	9107      	str	r1, [sp, #28]
 80061c8:	9104      	str	r1, [sp, #16]
 80061ca:	4909      	ldr	r1, [pc, #36]	; (80061f0 <siprintf+0x3c>)
 80061cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80061d0:	9105      	str	r1, [sp, #20]
 80061d2:	6800      	ldr	r0, [r0, #0]
 80061d4:	9301      	str	r3, [sp, #4]
 80061d6:	a902      	add	r1, sp, #8
 80061d8:	f000 fab2 	bl	8006740 <_svfiprintf_r>
 80061dc:	9b02      	ldr	r3, [sp, #8]
 80061de:	2200      	movs	r2, #0
 80061e0:	701a      	strb	r2, [r3, #0]
 80061e2:	b01c      	add	sp, #112	; 0x70
 80061e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80061e8:	b003      	add	sp, #12
 80061ea:	4770      	bx	lr
 80061ec:	20000068 	.word	0x20000068
 80061f0:	ffff0208 	.word	0xffff0208

080061f4 <__sread>:
 80061f4:	b510      	push	{r4, lr}
 80061f6:	460c      	mov	r4, r1
 80061f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061fc:	f000 f8fc 	bl	80063f8 <_read_r>
 8006200:	2800      	cmp	r0, #0
 8006202:	bfab      	itete	ge
 8006204:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006206:	89a3      	ldrhlt	r3, [r4, #12]
 8006208:	181b      	addge	r3, r3, r0
 800620a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800620e:	bfac      	ite	ge
 8006210:	6563      	strge	r3, [r4, #84]	; 0x54
 8006212:	81a3      	strhlt	r3, [r4, #12]
 8006214:	bd10      	pop	{r4, pc}

08006216 <__swrite>:
 8006216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800621a:	461f      	mov	r7, r3
 800621c:	898b      	ldrh	r3, [r1, #12]
 800621e:	05db      	lsls	r3, r3, #23
 8006220:	4605      	mov	r5, r0
 8006222:	460c      	mov	r4, r1
 8006224:	4616      	mov	r6, r2
 8006226:	d505      	bpl.n	8006234 <__swrite+0x1e>
 8006228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800622c:	2302      	movs	r3, #2
 800622e:	2200      	movs	r2, #0
 8006230:	f000 f8d0 	bl	80063d4 <_lseek_r>
 8006234:	89a3      	ldrh	r3, [r4, #12]
 8006236:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800623a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800623e:	81a3      	strh	r3, [r4, #12]
 8006240:	4632      	mov	r2, r6
 8006242:	463b      	mov	r3, r7
 8006244:	4628      	mov	r0, r5
 8006246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800624a:	f000 b8e7 	b.w	800641c <_write_r>

0800624e <__sseek>:
 800624e:	b510      	push	{r4, lr}
 8006250:	460c      	mov	r4, r1
 8006252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006256:	f000 f8bd 	bl	80063d4 <_lseek_r>
 800625a:	1c43      	adds	r3, r0, #1
 800625c:	89a3      	ldrh	r3, [r4, #12]
 800625e:	bf15      	itete	ne
 8006260:	6560      	strne	r0, [r4, #84]	; 0x54
 8006262:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006266:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800626a:	81a3      	strheq	r3, [r4, #12]
 800626c:	bf18      	it	ne
 800626e:	81a3      	strhne	r3, [r4, #12]
 8006270:	bd10      	pop	{r4, pc}

08006272 <__sclose>:
 8006272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006276:	f000 b89d 	b.w	80063b4 <_close_r>

0800627a <__swbuf_r>:
 800627a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627c:	460e      	mov	r6, r1
 800627e:	4614      	mov	r4, r2
 8006280:	4605      	mov	r5, r0
 8006282:	b118      	cbz	r0, 800628c <__swbuf_r+0x12>
 8006284:	6a03      	ldr	r3, [r0, #32]
 8006286:	b90b      	cbnz	r3, 800628c <__swbuf_r+0x12>
 8006288:	f7ff ff02 	bl	8006090 <__sinit>
 800628c:	69a3      	ldr	r3, [r4, #24]
 800628e:	60a3      	str	r3, [r4, #8]
 8006290:	89a3      	ldrh	r3, [r4, #12]
 8006292:	071a      	lsls	r2, r3, #28
 8006294:	d525      	bpl.n	80062e2 <__swbuf_r+0x68>
 8006296:	6923      	ldr	r3, [r4, #16]
 8006298:	b31b      	cbz	r3, 80062e2 <__swbuf_r+0x68>
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	6922      	ldr	r2, [r4, #16]
 800629e:	1a98      	subs	r0, r3, r2
 80062a0:	6963      	ldr	r3, [r4, #20]
 80062a2:	b2f6      	uxtb	r6, r6
 80062a4:	4283      	cmp	r3, r0
 80062a6:	4637      	mov	r7, r6
 80062a8:	dc04      	bgt.n	80062b4 <__swbuf_r+0x3a>
 80062aa:	4621      	mov	r1, r4
 80062ac:	4628      	mov	r0, r5
 80062ae:	f000 fd5b 	bl	8006d68 <_fflush_r>
 80062b2:	b9e0      	cbnz	r0, 80062ee <__swbuf_r+0x74>
 80062b4:	68a3      	ldr	r3, [r4, #8]
 80062b6:	3b01      	subs	r3, #1
 80062b8:	60a3      	str	r3, [r4, #8]
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	1c5a      	adds	r2, r3, #1
 80062be:	6022      	str	r2, [r4, #0]
 80062c0:	701e      	strb	r6, [r3, #0]
 80062c2:	6962      	ldr	r2, [r4, #20]
 80062c4:	1c43      	adds	r3, r0, #1
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d004      	beq.n	80062d4 <__swbuf_r+0x5a>
 80062ca:	89a3      	ldrh	r3, [r4, #12]
 80062cc:	07db      	lsls	r3, r3, #31
 80062ce:	d506      	bpl.n	80062de <__swbuf_r+0x64>
 80062d0:	2e0a      	cmp	r6, #10
 80062d2:	d104      	bne.n	80062de <__swbuf_r+0x64>
 80062d4:	4621      	mov	r1, r4
 80062d6:	4628      	mov	r0, r5
 80062d8:	f000 fd46 	bl	8006d68 <_fflush_r>
 80062dc:	b938      	cbnz	r0, 80062ee <__swbuf_r+0x74>
 80062de:	4638      	mov	r0, r7
 80062e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80062e2:	4621      	mov	r1, r4
 80062e4:	4628      	mov	r0, r5
 80062e6:	f000 f805 	bl	80062f4 <__swsetup_r>
 80062ea:	2800      	cmp	r0, #0
 80062ec:	d0d5      	beq.n	800629a <__swbuf_r+0x20>
 80062ee:	f04f 37ff 	mov.w	r7, #4294967295
 80062f2:	e7f4      	b.n	80062de <__swbuf_r+0x64>

080062f4 <__swsetup_r>:
 80062f4:	b538      	push	{r3, r4, r5, lr}
 80062f6:	4b2a      	ldr	r3, [pc, #168]	; (80063a0 <__swsetup_r+0xac>)
 80062f8:	4605      	mov	r5, r0
 80062fa:	6818      	ldr	r0, [r3, #0]
 80062fc:	460c      	mov	r4, r1
 80062fe:	b118      	cbz	r0, 8006308 <__swsetup_r+0x14>
 8006300:	6a03      	ldr	r3, [r0, #32]
 8006302:	b90b      	cbnz	r3, 8006308 <__swsetup_r+0x14>
 8006304:	f7ff fec4 	bl	8006090 <__sinit>
 8006308:	89a3      	ldrh	r3, [r4, #12]
 800630a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800630e:	0718      	lsls	r0, r3, #28
 8006310:	d422      	bmi.n	8006358 <__swsetup_r+0x64>
 8006312:	06d9      	lsls	r1, r3, #27
 8006314:	d407      	bmi.n	8006326 <__swsetup_r+0x32>
 8006316:	2309      	movs	r3, #9
 8006318:	602b      	str	r3, [r5, #0]
 800631a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800631e:	81a3      	strh	r3, [r4, #12]
 8006320:	f04f 30ff 	mov.w	r0, #4294967295
 8006324:	e034      	b.n	8006390 <__swsetup_r+0x9c>
 8006326:	0758      	lsls	r0, r3, #29
 8006328:	d512      	bpl.n	8006350 <__swsetup_r+0x5c>
 800632a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800632c:	b141      	cbz	r1, 8006340 <__swsetup_r+0x4c>
 800632e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006332:	4299      	cmp	r1, r3
 8006334:	d002      	beq.n	800633c <__swsetup_r+0x48>
 8006336:	4628      	mov	r0, r5
 8006338:	f000 f8b0 	bl	800649c <_free_r>
 800633c:	2300      	movs	r3, #0
 800633e:	6363      	str	r3, [r4, #52]	; 0x34
 8006340:	89a3      	ldrh	r3, [r4, #12]
 8006342:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006346:	81a3      	strh	r3, [r4, #12]
 8006348:	2300      	movs	r3, #0
 800634a:	6063      	str	r3, [r4, #4]
 800634c:	6923      	ldr	r3, [r4, #16]
 800634e:	6023      	str	r3, [r4, #0]
 8006350:	89a3      	ldrh	r3, [r4, #12]
 8006352:	f043 0308 	orr.w	r3, r3, #8
 8006356:	81a3      	strh	r3, [r4, #12]
 8006358:	6923      	ldr	r3, [r4, #16]
 800635a:	b94b      	cbnz	r3, 8006370 <__swsetup_r+0x7c>
 800635c:	89a3      	ldrh	r3, [r4, #12]
 800635e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006362:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006366:	d003      	beq.n	8006370 <__swsetup_r+0x7c>
 8006368:	4621      	mov	r1, r4
 800636a:	4628      	mov	r0, r5
 800636c:	f000 fd4a 	bl	8006e04 <__smakebuf_r>
 8006370:	89a0      	ldrh	r0, [r4, #12]
 8006372:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006376:	f010 0301 	ands.w	r3, r0, #1
 800637a:	d00a      	beq.n	8006392 <__swsetup_r+0x9e>
 800637c:	2300      	movs	r3, #0
 800637e:	60a3      	str	r3, [r4, #8]
 8006380:	6963      	ldr	r3, [r4, #20]
 8006382:	425b      	negs	r3, r3
 8006384:	61a3      	str	r3, [r4, #24]
 8006386:	6923      	ldr	r3, [r4, #16]
 8006388:	b943      	cbnz	r3, 800639c <__swsetup_r+0xa8>
 800638a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800638e:	d1c4      	bne.n	800631a <__swsetup_r+0x26>
 8006390:	bd38      	pop	{r3, r4, r5, pc}
 8006392:	0781      	lsls	r1, r0, #30
 8006394:	bf58      	it	pl
 8006396:	6963      	ldrpl	r3, [r4, #20]
 8006398:	60a3      	str	r3, [r4, #8]
 800639a:	e7f4      	b.n	8006386 <__swsetup_r+0x92>
 800639c:	2000      	movs	r0, #0
 800639e:	e7f7      	b.n	8006390 <__swsetup_r+0x9c>
 80063a0:	20000068 	.word	0x20000068

080063a4 <memset>:
 80063a4:	4402      	add	r2, r0
 80063a6:	4603      	mov	r3, r0
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d100      	bne.n	80063ae <memset+0xa>
 80063ac:	4770      	bx	lr
 80063ae:	f803 1b01 	strb.w	r1, [r3], #1
 80063b2:	e7f9      	b.n	80063a8 <memset+0x4>

080063b4 <_close_r>:
 80063b4:	b538      	push	{r3, r4, r5, lr}
 80063b6:	4d06      	ldr	r5, [pc, #24]	; (80063d0 <_close_r+0x1c>)
 80063b8:	2300      	movs	r3, #0
 80063ba:	4604      	mov	r4, r0
 80063bc:	4608      	mov	r0, r1
 80063be:	602b      	str	r3, [r5, #0]
 80063c0:	f7fa feb7 	bl	8001132 <_close>
 80063c4:	1c43      	adds	r3, r0, #1
 80063c6:	d102      	bne.n	80063ce <_close_r+0x1a>
 80063c8:	682b      	ldr	r3, [r5, #0]
 80063ca:	b103      	cbz	r3, 80063ce <_close_r+0x1a>
 80063cc:	6023      	str	r3, [r4, #0]
 80063ce:	bd38      	pop	{r3, r4, r5, pc}
 80063d0:	2000034c 	.word	0x2000034c

080063d4 <_lseek_r>:
 80063d4:	b538      	push	{r3, r4, r5, lr}
 80063d6:	4d07      	ldr	r5, [pc, #28]	; (80063f4 <_lseek_r+0x20>)
 80063d8:	4604      	mov	r4, r0
 80063da:	4608      	mov	r0, r1
 80063dc:	4611      	mov	r1, r2
 80063de:	2200      	movs	r2, #0
 80063e0:	602a      	str	r2, [r5, #0]
 80063e2:	461a      	mov	r2, r3
 80063e4:	f7fa fecc 	bl	8001180 <_lseek>
 80063e8:	1c43      	adds	r3, r0, #1
 80063ea:	d102      	bne.n	80063f2 <_lseek_r+0x1e>
 80063ec:	682b      	ldr	r3, [r5, #0]
 80063ee:	b103      	cbz	r3, 80063f2 <_lseek_r+0x1e>
 80063f0:	6023      	str	r3, [r4, #0]
 80063f2:	bd38      	pop	{r3, r4, r5, pc}
 80063f4:	2000034c 	.word	0x2000034c

080063f8 <_read_r>:
 80063f8:	b538      	push	{r3, r4, r5, lr}
 80063fa:	4d07      	ldr	r5, [pc, #28]	; (8006418 <_read_r+0x20>)
 80063fc:	4604      	mov	r4, r0
 80063fe:	4608      	mov	r0, r1
 8006400:	4611      	mov	r1, r2
 8006402:	2200      	movs	r2, #0
 8006404:	602a      	str	r2, [r5, #0]
 8006406:	461a      	mov	r2, r3
 8006408:	f7fa fe5a 	bl	80010c0 <_read>
 800640c:	1c43      	adds	r3, r0, #1
 800640e:	d102      	bne.n	8006416 <_read_r+0x1e>
 8006410:	682b      	ldr	r3, [r5, #0]
 8006412:	b103      	cbz	r3, 8006416 <_read_r+0x1e>
 8006414:	6023      	str	r3, [r4, #0]
 8006416:	bd38      	pop	{r3, r4, r5, pc}
 8006418:	2000034c 	.word	0x2000034c

0800641c <_write_r>:
 800641c:	b538      	push	{r3, r4, r5, lr}
 800641e:	4d07      	ldr	r5, [pc, #28]	; (800643c <_write_r+0x20>)
 8006420:	4604      	mov	r4, r0
 8006422:	4608      	mov	r0, r1
 8006424:	4611      	mov	r1, r2
 8006426:	2200      	movs	r2, #0
 8006428:	602a      	str	r2, [r5, #0]
 800642a:	461a      	mov	r2, r3
 800642c:	f7fa fe65 	bl	80010fa <_write>
 8006430:	1c43      	adds	r3, r0, #1
 8006432:	d102      	bne.n	800643a <_write_r+0x1e>
 8006434:	682b      	ldr	r3, [r5, #0]
 8006436:	b103      	cbz	r3, 800643a <_write_r+0x1e>
 8006438:	6023      	str	r3, [r4, #0]
 800643a:	bd38      	pop	{r3, r4, r5, pc}
 800643c:	2000034c 	.word	0x2000034c

08006440 <__errno>:
 8006440:	4b01      	ldr	r3, [pc, #4]	; (8006448 <__errno+0x8>)
 8006442:	6818      	ldr	r0, [r3, #0]
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	20000068 	.word	0x20000068

0800644c <__libc_init_array>:
 800644c:	b570      	push	{r4, r5, r6, lr}
 800644e:	4d0d      	ldr	r5, [pc, #52]	; (8006484 <__libc_init_array+0x38>)
 8006450:	4c0d      	ldr	r4, [pc, #52]	; (8006488 <__libc_init_array+0x3c>)
 8006452:	1b64      	subs	r4, r4, r5
 8006454:	10a4      	asrs	r4, r4, #2
 8006456:	2600      	movs	r6, #0
 8006458:	42a6      	cmp	r6, r4
 800645a:	d109      	bne.n	8006470 <__libc_init_array+0x24>
 800645c:	4d0b      	ldr	r5, [pc, #44]	; (800648c <__libc_init_array+0x40>)
 800645e:	4c0c      	ldr	r4, [pc, #48]	; (8006490 <__libc_init_array+0x44>)
 8006460:	f000 fd9e 	bl	8006fa0 <_init>
 8006464:	1b64      	subs	r4, r4, r5
 8006466:	10a4      	asrs	r4, r4, #2
 8006468:	2600      	movs	r6, #0
 800646a:	42a6      	cmp	r6, r4
 800646c:	d105      	bne.n	800647a <__libc_init_array+0x2e>
 800646e:	bd70      	pop	{r4, r5, r6, pc}
 8006470:	f855 3b04 	ldr.w	r3, [r5], #4
 8006474:	4798      	blx	r3
 8006476:	3601      	adds	r6, #1
 8006478:	e7ee      	b.n	8006458 <__libc_init_array+0xc>
 800647a:	f855 3b04 	ldr.w	r3, [r5], #4
 800647e:	4798      	blx	r3
 8006480:	3601      	adds	r6, #1
 8006482:	e7f2      	b.n	800646a <__libc_init_array+0x1e>
 8006484:	08007164 	.word	0x08007164
 8006488:	08007164 	.word	0x08007164
 800648c:	08007164 	.word	0x08007164
 8006490:	08007168 	.word	0x08007168

08006494 <__retarget_lock_init_recursive>:
 8006494:	4770      	bx	lr

08006496 <__retarget_lock_acquire_recursive>:
 8006496:	4770      	bx	lr

08006498 <__retarget_lock_release_recursive>:
 8006498:	4770      	bx	lr
	...

0800649c <_free_r>:
 800649c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800649e:	2900      	cmp	r1, #0
 80064a0:	d044      	beq.n	800652c <_free_r+0x90>
 80064a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064a6:	9001      	str	r0, [sp, #4]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f1a1 0404 	sub.w	r4, r1, #4
 80064ae:	bfb8      	it	lt
 80064b0:	18e4      	addlt	r4, r4, r3
 80064b2:	f000 f8df 	bl	8006674 <__malloc_lock>
 80064b6:	4a1e      	ldr	r2, [pc, #120]	; (8006530 <_free_r+0x94>)
 80064b8:	9801      	ldr	r0, [sp, #4]
 80064ba:	6813      	ldr	r3, [r2, #0]
 80064bc:	b933      	cbnz	r3, 80064cc <_free_r+0x30>
 80064be:	6063      	str	r3, [r4, #4]
 80064c0:	6014      	str	r4, [r2, #0]
 80064c2:	b003      	add	sp, #12
 80064c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064c8:	f000 b8da 	b.w	8006680 <__malloc_unlock>
 80064cc:	42a3      	cmp	r3, r4
 80064ce:	d908      	bls.n	80064e2 <_free_r+0x46>
 80064d0:	6825      	ldr	r5, [r4, #0]
 80064d2:	1961      	adds	r1, r4, r5
 80064d4:	428b      	cmp	r3, r1
 80064d6:	bf01      	itttt	eq
 80064d8:	6819      	ldreq	r1, [r3, #0]
 80064da:	685b      	ldreq	r3, [r3, #4]
 80064dc:	1949      	addeq	r1, r1, r5
 80064de:	6021      	streq	r1, [r4, #0]
 80064e0:	e7ed      	b.n	80064be <_free_r+0x22>
 80064e2:	461a      	mov	r2, r3
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	b10b      	cbz	r3, 80064ec <_free_r+0x50>
 80064e8:	42a3      	cmp	r3, r4
 80064ea:	d9fa      	bls.n	80064e2 <_free_r+0x46>
 80064ec:	6811      	ldr	r1, [r2, #0]
 80064ee:	1855      	adds	r5, r2, r1
 80064f0:	42a5      	cmp	r5, r4
 80064f2:	d10b      	bne.n	800650c <_free_r+0x70>
 80064f4:	6824      	ldr	r4, [r4, #0]
 80064f6:	4421      	add	r1, r4
 80064f8:	1854      	adds	r4, r2, r1
 80064fa:	42a3      	cmp	r3, r4
 80064fc:	6011      	str	r1, [r2, #0]
 80064fe:	d1e0      	bne.n	80064c2 <_free_r+0x26>
 8006500:	681c      	ldr	r4, [r3, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	6053      	str	r3, [r2, #4]
 8006506:	440c      	add	r4, r1
 8006508:	6014      	str	r4, [r2, #0]
 800650a:	e7da      	b.n	80064c2 <_free_r+0x26>
 800650c:	d902      	bls.n	8006514 <_free_r+0x78>
 800650e:	230c      	movs	r3, #12
 8006510:	6003      	str	r3, [r0, #0]
 8006512:	e7d6      	b.n	80064c2 <_free_r+0x26>
 8006514:	6825      	ldr	r5, [r4, #0]
 8006516:	1961      	adds	r1, r4, r5
 8006518:	428b      	cmp	r3, r1
 800651a:	bf04      	itt	eq
 800651c:	6819      	ldreq	r1, [r3, #0]
 800651e:	685b      	ldreq	r3, [r3, #4]
 8006520:	6063      	str	r3, [r4, #4]
 8006522:	bf04      	itt	eq
 8006524:	1949      	addeq	r1, r1, r5
 8006526:	6021      	streq	r1, [r4, #0]
 8006528:	6054      	str	r4, [r2, #4]
 800652a:	e7ca      	b.n	80064c2 <_free_r+0x26>
 800652c:	b003      	add	sp, #12
 800652e:	bd30      	pop	{r4, r5, pc}
 8006530:	20000354 	.word	0x20000354

08006534 <sbrk_aligned>:
 8006534:	b570      	push	{r4, r5, r6, lr}
 8006536:	4e0e      	ldr	r6, [pc, #56]	; (8006570 <sbrk_aligned+0x3c>)
 8006538:	460c      	mov	r4, r1
 800653a:	6831      	ldr	r1, [r6, #0]
 800653c:	4605      	mov	r5, r0
 800653e:	b911      	cbnz	r1, 8006546 <sbrk_aligned+0x12>
 8006540:	f000 fcd8 	bl	8006ef4 <_sbrk_r>
 8006544:	6030      	str	r0, [r6, #0]
 8006546:	4621      	mov	r1, r4
 8006548:	4628      	mov	r0, r5
 800654a:	f000 fcd3 	bl	8006ef4 <_sbrk_r>
 800654e:	1c43      	adds	r3, r0, #1
 8006550:	d00a      	beq.n	8006568 <sbrk_aligned+0x34>
 8006552:	1cc4      	adds	r4, r0, #3
 8006554:	f024 0403 	bic.w	r4, r4, #3
 8006558:	42a0      	cmp	r0, r4
 800655a:	d007      	beq.n	800656c <sbrk_aligned+0x38>
 800655c:	1a21      	subs	r1, r4, r0
 800655e:	4628      	mov	r0, r5
 8006560:	f000 fcc8 	bl	8006ef4 <_sbrk_r>
 8006564:	3001      	adds	r0, #1
 8006566:	d101      	bne.n	800656c <sbrk_aligned+0x38>
 8006568:	f04f 34ff 	mov.w	r4, #4294967295
 800656c:	4620      	mov	r0, r4
 800656e:	bd70      	pop	{r4, r5, r6, pc}
 8006570:	20000358 	.word	0x20000358

08006574 <_malloc_r>:
 8006574:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006578:	1ccd      	adds	r5, r1, #3
 800657a:	f025 0503 	bic.w	r5, r5, #3
 800657e:	3508      	adds	r5, #8
 8006580:	2d0c      	cmp	r5, #12
 8006582:	bf38      	it	cc
 8006584:	250c      	movcc	r5, #12
 8006586:	2d00      	cmp	r5, #0
 8006588:	4607      	mov	r7, r0
 800658a:	db01      	blt.n	8006590 <_malloc_r+0x1c>
 800658c:	42a9      	cmp	r1, r5
 800658e:	d905      	bls.n	800659c <_malloc_r+0x28>
 8006590:	230c      	movs	r3, #12
 8006592:	603b      	str	r3, [r7, #0]
 8006594:	2600      	movs	r6, #0
 8006596:	4630      	mov	r0, r6
 8006598:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800659c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006670 <_malloc_r+0xfc>
 80065a0:	f000 f868 	bl	8006674 <__malloc_lock>
 80065a4:	f8d8 3000 	ldr.w	r3, [r8]
 80065a8:	461c      	mov	r4, r3
 80065aa:	bb5c      	cbnz	r4, 8006604 <_malloc_r+0x90>
 80065ac:	4629      	mov	r1, r5
 80065ae:	4638      	mov	r0, r7
 80065b0:	f7ff ffc0 	bl	8006534 <sbrk_aligned>
 80065b4:	1c43      	adds	r3, r0, #1
 80065b6:	4604      	mov	r4, r0
 80065b8:	d155      	bne.n	8006666 <_malloc_r+0xf2>
 80065ba:	f8d8 4000 	ldr.w	r4, [r8]
 80065be:	4626      	mov	r6, r4
 80065c0:	2e00      	cmp	r6, #0
 80065c2:	d145      	bne.n	8006650 <_malloc_r+0xdc>
 80065c4:	2c00      	cmp	r4, #0
 80065c6:	d048      	beq.n	800665a <_malloc_r+0xe6>
 80065c8:	6823      	ldr	r3, [r4, #0]
 80065ca:	4631      	mov	r1, r6
 80065cc:	4638      	mov	r0, r7
 80065ce:	eb04 0903 	add.w	r9, r4, r3
 80065d2:	f000 fc8f 	bl	8006ef4 <_sbrk_r>
 80065d6:	4581      	cmp	r9, r0
 80065d8:	d13f      	bne.n	800665a <_malloc_r+0xe6>
 80065da:	6821      	ldr	r1, [r4, #0]
 80065dc:	1a6d      	subs	r5, r5, r1
 80065de:	4629      	mov	r1, r5
 80065e0:	4638      	mov	r0, r7
 80065e2:	f7ff ffa7 	bl	8006534 <sbrk_aligned>
 80065e6:	3001      	adds	r0, #1
 80065e8:	d037      	beq.n	800665a <_malloc_r+0xe6>
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	442b      	add	r3, r5
 80065ee:	6023      	str	r3, [r4, #0]
 80065f0:	f8d8 3000 	ldr.w	r3, [r8]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d038      	beq.n	800666a <_malloc_r+0xf6>
 80065f8:	685a      	ldr	r2, [r3, #4]
 80065fa:	42a2      	cmp	r2, r4
 80065fc:	d12b      	bne.n	8006656 <_malloc_r+0xe2>
 80065fe:	2200      	movs	r2, #0
 8006600:	605a      	str	r2, [r3, #4]
 8006602:	e00f      	b.n	8006624 <_malloc_r+0xb0>
 8006604:	6822      	ldr	r2, [r4, #0]
 8006606:	1b52      	subs	r2, r2, r5
 8006608:	d41f      	bmi.n	800664a <_malloc_r+0xd6>
 800660a:	2a0b      	cmp	r2, #11
 800660c:	d917      	bls.n	800663e <_malloc_r+0xca>
 800660e:	1961      	adds	r1, r4, r5
 8006610:	42a3      	cmp	r3, r4
 8006612:	6025      	str	r5, [r4, #0]
 8006614:	bf18      	it	ne
 8006616:	6059      	strne	r1, [r3, #4]
 8006618:	6863      	ldr	r3, [r4, #4]
 800661a:	bf08      	it	eq
 800661c:	f8c8 1000 	streq.w	r1, [r8]
 8006620:	5162      	str	r2, [r4, r5]
 8006622:	604b      	str	r3, [r1, #4]
 8006624:	4638      	mov	r0, r7
 8006626:	f104 060b 	add.w	r6, r4, #11
 800662a:	f000 f829 	bl	8006680 <__malloc_unlock>
 800662e:	f026 0607 	bic.w	r6, r6, #7
 8006632:	1d23      	adds	r3, r4, #4
 8006634:	1af2      	subs	r2, r6, r3
 8006636:	d0ae      	beq.n	8006596 <_malloc_r+0x22>
 8006638:	1b9b      	subs	r3, r3, r6
 800663a:	50a3      	str	r3, [r4, r2]
 800663c:	e7ab      	b.n	8006596 <_malloc_r+0x22>
 800663e:	42a3      	cmp	r3, r4
 8006640:	6862      	ldr	r2, [r4, #4]
 8006642:	d1dd      	bne.n	8006600 <_malloc_r+0x8c>
 8006644:	f8c8 2000 	str.w	r2, [r8]
 8006648:	e7ec      	b.n	8006624 <_malloc_r+0xb0>
 800664a:	4623      	mov	r3, r4
 800664c:	6864      	ldr	r4, [r4, #4]
 800664e:	e7ac      	b.n	80065aa <_malloc_r+0x36>
 8006650:	4634      	mov	r4, r6
 8006652:	6876      	ldr	r6, [r6, #4]
 8006654:	e7b4      	b.n	80065c0 <_malloc_r+0x4c>
 8006656:	4613      	mov	r3, r2
 8006658:	e7cc      	b.n	80065f4 <_malloc_r+0x80>
 800665a:	230c      	movs	r3, #12
 800665c:	603b      	str	r3, [r7, #0]
 800665e:	4638      	mov	r0, r7
 8006660:	f000 f80e 	bl	8006680 <__malloc_unlock>
 8006664:	e797      	b.n	8006596 <_malloc_r+0x22>
 8006666:	6025      	str	r5, [r4, #0]
 8006668:	e7dc      	b.n	8006624 <_malloc_r+0xb0>
 800666a:	605b      	str	r3, [r3, #4]
 800666c:	deff      	udf	#255	; 0xff
 800666e:	bf00      	nop
 8006670:	20000354 	.word	0x20000354

08006674 <__malloc_lock>:
 8006674:	4801      	ldr	r0, [pc, #4]	; (800667c <__malloc_lock+0x8>)
 8006676:	f7ff bf0e 	b.w	8006496 <__retarget_lock_acquire_recursive>
 800667a:	bf00      	nop
 800667c:	20000350 	.word	0x20000350

08006680 <__malloc_unlock>:
 8006680:	4801      	ldr	r0, [pc, #4]	; (8006688 <__malloc_unlock+0x8>)
 8006682:	f7ff bf09 	b.w	8006498 <__retarget_lock_release_recursive>
 8006686:	bf00      	nop
 8006688:	20000350 	.word	0x20000350

0800668c <__ssputs_r>:
 800668c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006690:	688e      	ldr	r6, [r1, #8]
 8006692:	461f      	mov	r7, r3
 8006694:	42be      	cmp	r6, r7
 8006696:	680b      	ldr	r3, [r1, #0]
 8006698:	4682      	mov	sl, r0
 800669a:	460c      	mov	r4, r1
 800669c:	4690      	mov	r8, r2
 800669e:	d82c      	bhi.n	80066fa <__ssputs_r+0x6e>
 80066a0:	898a      	ldrh	r2, [r1, #12]
 80066a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80066a6:	d026      	beq.n	80066f6 <__ssputs_r+0x6a>
 80066a8:	6965      	ldr	r5, [r4, #20]
 80066aa:	6909      	ldr	r1, [r1, #16]
 80066ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80066b0:	eba3 0901 	sub.w	r9, r3, r1
 80066b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80066b8:	1c7b      	adds	r3, r7, #1
 80066ba:	444b      	add	r3, r9
 80066bc:	106d      	asrs	r5, r5, #1
 80066be:	429d      	cmp	r5, r3
 80066c0:	bf38      	it	cc
 80066c2:	461d      	movcc	r5, r3
 80066c4:	0553      	lsls	r3, r2, #21
 80066c6:	d527      	bpl.n	8006718 <__ssputs_r+0x8c>
 80066c8:	4629      	mov	r1, r5
 80066ca:	f7ff ff53 	bl	8006574 <_malloc_r>
 80066ce:	4606      	mov	r6, r0
 80066d0:	b360      	cbz	r0, 800672c <__ssputs_r+0xa0>
 80066d2:	6921      	ldr	r1, [r4, #16]
 80066d4:	464a      	mov	r2, r9
 80066d6:	f000 fc1d 	bl	8006f14 <memcpy>
 80066da:	89a3      	ldrh	r3, [r4, #12]
 80066dc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80066e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066e4:	81a3      	strh	r3, [r4, #12]
 80066e6:	6126      	str	r6, [r4, #16]
 80066e8:	6165      	str	r5, [r4, #20]
 80066ea:	444e      	add	r6, r9
 80066ec:	eba5 0509 	sub.w	r5, r5, r9
 80066f0:	6026      	str	r6, [r4, #0]
 80066f2:	60a5      	str	r5, [r4, #8]
 80066f4:	463e      	mov	r6, r7
 80066f6:	42be      	cmp	r6, r7
 80066f8:	d900      	bls.n	80066fc <__ssputs_r+0x70>
 80066fa:	463e      	mov	r6, r7
 80066fc:	6820      	ldr	r0, [r4, #0]
 80066fe:	4632      	mov	r2, r6
 8006700:	4641      	mov	r1, r8
 8006702:	f000 fbbb 	bl	8006e7c <memmove>
 8006706:	68a3      	ldr	r3, [r4, #8]
 8006708:	1b9b      	subs	r3, r3, r6
 800670a:	60a3      	str	r3, [r4, #8]
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	4433      	add	r3, r6
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	2000      	movs	r0, #0
 8006714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006718:	462a      	mov	r2, r5
 800671a:	f000 fc09 	bl	8006f30 <_realloc_r>
 800671e:	4606      	mov	r6, r0
 8006720:	2800      	cmp	r0, #0
 8006722:	d1e0      	bne.n	80066e6 <__ssputs_r+0x5a>
 8006724:	6921      	ldr	r1, [r4, #16]
 8006726:	4650      	mov	r0, sl
 8006728:	f7ff feb8 	bl	800649c <_free_r>
 800672c:	230c      	movs	r3, #12
 800672e:	f8ca 3000 	str.w	r3, [sl]
 8006732:	89a3      	ldrh	r3, [r4, #12]
 8006734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006738:	81a3      	strh	r3, [r4, #12]
 800673a:	f04f 30ff 	mov.w	r0, #4294967295
 800673e:	e7e9      	b.n	8006714 <__ssputs_r+0x88>

08006740 <_svfiprintf_r>:
 8006740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006744:	4698      	mov	r8, r3
 8006746:	898b      	ldrh	r3, [r1, #12]
 8006748:	061b      	lsls	r3, r3, #24
 800674a:	b09d      	sub	sp, #116	; 0x74
 800674c:	4607      	mov	r7, r0
 800674e:	460d      	mov	r5, r1
 8006750:	4614      	mov	r4, r2
 8006752:	d50e      	bpl.n	8006772 <_svfiprintf_r+0x32>
 8006754:	690b      	ldr	r3, [r1, #16]
 8006756:	b963      	cbnz	r3, 8006772 <_svfiprintf_r+0x32>
 8006758:	2140      	movs	r1, #64	; 0x40
 800675a:	f7ff ff0b 	bl	8006574 <_malloc_r>
 800675e:	6028      	str	r0, [r5, #0]
 8006760:	6128      	str	r0, [r5, #16]
 8006762:	b920      	cbnz	r0, 800676e <_svfiprintf_r+0x2e>
 8006764:	230c      	movs	r3, #12
 8006766:	603b      	str	r3, [r7, #0]
 8006768:	f04f 30ff 	mov.w	r0, #4294967295
 800676c:	e0d0      	b.n	8006910 <_svfiprintf_r+0x1d0>
 800676e:	2340      	movs	r3, #64	; 0x40
 8006770:	616b      	str	r3, [r5, #20]
 8006772:	2300      	movs	r3, #0
 8006774:	9309      	str	r3, [sp, #36]	; 0x24
 8006776:	2320      	movs	r3, #32
 8006778:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800677c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006780:	2330      	movs	r3, #48	; 0x30
 8006782:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006928 <_svfiprintf_r+0x1e8>
 8006786:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800678a:	f04f 0901 	mov.w	r9, #1
 800678e:	4623      	mov	r3, r4
 8006790:	469a      	mov	sl, r3
 8006792:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006796:	b10a      	cbz	r2, 800679c <_svfiprintf_r+0x5c>
 8006798:	2a25      	cmp	r2, #37	; 0x25
 800679a:	d1f9      	bne.n	8006790 <_svfiprintf_r+0x50>
 800679c:	ebba 0b04 	subs.w	fp, sl, r4
 80067a0:	d00b      	beq.n	80067ba <_svfiprintf_r+0x7a>
 80067a2:	465b      	mov	r3, fp
 80067a4:	4622      	mov	r2, r4
 80067a6:	4629      	mov	r1, r5
 80067a8:	4638      	mov	r0, r7
 80067aa:	f7ff ff6f 	bl	800668c <__ssputs_r>
 80067ae:	3001      	adds	r0, #1
 80067b0:	f000 80a9 	beq.w	8006906 <_svfiprintf_r+0x1c6>
 80067b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067b6:	445a      	add	r2, fp
 80067b8:	9209      	str	r2, [sp, #36]	; 0x24
 80067ba:	f89a 3000 	ldrb.w	r3, [sl]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f000 80a1 	beq.w	8006906 <_svfiprintf_r+0x1c6>
 80067c4:	2300      	movs	r3, #0
 80067c6:	f04f 32ff 	mov.w	r2, #4294967295
 80067ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067ce:	f10a 0a01 	add.w	sl, sl, #1
 80067d2:	9304      	str	r3, [sp, #16]
 80067d4:	9307      	str	r3, [sp, #28]
 80067d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80067da:	931a      	str	r3, [sp, #104]	; 0x68
 80067dc:	4654      	mov	r4, sl
 80067de:	2205      	movs	r2, #5
 80067e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067e4:	4850      	ldr	r0, [pc, #320]	; (8006928 <_svfiprintf_r+0x1e8>)
 80067e6:	f7f9 fd1b 	bl	8000220 <memchr>
 80067ea:	9a04      	ldr	r2, [sp, #16]
 80067ec:	b9d8      	cbnz	r0, 8006826 <_svfiprintf_r+0xe6>
 80067ee:	06d0      	lsls	r0, r2, #27
 80067f0:	bf44      	itt	mi
 80067f2:	2320      	movmi	r3, #32
 80067f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067f8:	0711      	lsls	r1, r2, #28
 80067fa:	bf44      	itt	mi
 80067fc:	232b      	movmi	r3, #43	; 0x2b
 80067fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006802:	f89a 3000 	ldrb.w	r3, [sl]
 8006806:	2b2a      	cmp	r3, #42	; 0x2a
 8006808:	d015      	beq.n	8006836 <_svfiprintf_r+0xf6>
 800680a:	9a07      	ldr	r2, [sp, #28]
 800680c:	4654      	mov	r4, sl
 800680e:	2000      	movs	r0, #0
 8006810:	f04f 0c0a 	mov.w	ip, #10
 8006814:	4621      	mov	r1, r4
 8006816:	f811 3b01 	ldrb.w	r3, [r1], #1
 800681a:	3b30      	subs	r3, #48	; 0x30
 800681c:	2b09      	cmp	r3, #9
 800681e:	d94d      	bls.n	80068bc <_svfiprintf_r+0x17c>
 8006820:	b1b0      	cbz	r0, 8006850 <_svfiprintf_r+0x110>
 8006822:	9207      	str	r2, [sp, #28]
 8006824:	e014      	b.n	8006850 <_svfiprintf_r+0x110>
 8006826:	eba0 0308 	sub.w	r3, r0, r8
 800682a:	fa09 f303 	lsl.w	r3, r9, r3
 800682e:	4313      	orrs	r3, r2
 8006830:	9304      	str	r3, [sp, #16]
 8006832:	46a2      	mov	sl, r4
 8006834:	e7d2      	b.n	80067dc <_svfiprintf_r+0x9c>
 8006836:	9b03      	ldr	r3, [sp, #12]
 8006838:	1d19      	adds	r1, r3, #4
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	9103      	str	r1, [sp, #12]
 800683e:	2b00      	cmp	r3, #0
 8006840:	bfbb      	ittet	lt
 8006842:	425b      	neglt	r3, r3
 8006844:	f042 0202 	orrlt.w	r2, r2, #2
 8006848:	9307      	strge	r3, [sp, #28]
 800684a:	9307      	strlt	r3, [sp, #28]
 800684c:	bfb8      	it	lt
 800684e:	9204      	strlt	r2, [sp, #16]
 8006850:	7823      	ldrb	r3, [r4, #0]
 8006852:	2b2e      	cmp	r3, #46	; 0x2e
 8006854:	d10c      	bne.n	8006870 <_svfiprintf_r+0x130>
 8006856:	7863      	ldrb	r3, [r4, #1]
 8006858:	2b2a      	cmp	r3, #42	; 0x2a
 800685a:	d134      	bne.n	80068c6 <_svfiprintf_r+0x186>
 800685c:	9b03      	ldr	r3, [sp, #12]
 800685e:	1d1a      	adds	r2, r3, #4
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	9203      	str	r2, [sp, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	bfb8      	it	lt
 8006868:	f04f 33ff 	movlt.w	r3, #4294967295
 800686c:	3402      	adds	r4, #2
 800686e:	9305      	str	r3, [sp, #20]
 8006870:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006938 <_svfiprintf_r+0x1f8>
 8006874:	7821      	ldrb	r1, [r4, #0]
 8006876:	2203      	movs	r2, #3
 8006878:	4650      	mov	r0, sl
 800687a:	f7f9 fcd1 	bl	8000220 <memchr>
 800687e:	b138      	cbz	r0, 8006890 <_svfiprintf_r+0x150>
 8006880:	9b04      	ldr	r3, [sp, #16]
 8006882:	eba0 000a 	sub.w	r0, r0, sl
 8006886:	2240      	movs	r2, #64	; 0x40
 8006888:	4082      	lsls	r2, r0
 800688a:	4313      	orrs	r3, r2
 800688c:	3401      	adds	r4, #1
 800688e:	9304      	str	r3, [sp, #16]
 8006890:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006894:	4825      	ldr	r0, [pc, #148]	; (800692c <_svfiprintf_r+0x1ec>)
 8006896:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800689a:	2206      	movs	r2, #6
 800689c:	f7f9 fcc0 	bl	8000220 <memchr>
 80068a0:	2800      	cmp	r0, #0
 80068a2:	d038      	beq.n	8006916 <_svfiprintf_r+0x1d6>
 80068a4:	4b22      	ldr	r3, [pc, #136]	; (8006930 <_svfiprintf_r+0x1f0>)
 80068a6:	bb1b      	cbnz	r3, 80068f0 <_svfiprintf_r+0x1b0>
 80068a8:	9b03      	ldr	r3, [sp, #12]
 80068aa:	3307      	adds	r3, #7
 80068ac:	f023 0307 	bic.w	r3, r3, #7
 80068b0:	3308      	adds	r3, #8
 80068b2:	9303      	str	r3, [sp, #12]
 80068b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b6:	4433      	add	r3, r6
 80068b8:	9309      	str	r3, [sp, #36]	; 0x24
 80068ba:	e768      	b.n	800678e <_svfiprintf_r+0x4e>
 80068bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80068c0:	460c      	mov	r4, r1
 80068c2:	2001      	movs	r0, #1
 80068c4:	e7a6      	b.n	8006814 <_svfiprintf_r+0xd4>
 80068c6:	2300      	movs	r3, #0
 80068c8:	3401      	adds	r4, #1
 80068ca:	9305      	str	r3, [sp, #20]
 80068cc:	4619      	mov	r1, r3
 80068ce:	f04f 0c0a 	mov.w	ip, #10
 80068d2:	4620      	mov	r0, r4
 80068d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068d8:	3a30      	subs	r2, #48	; 0x30
 80068da:	2a09      	cmp	r2, #9
 80068dc:	d903      	bls.n	80068e6 <_svfiprintf_r+0x1a6>
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0c6      	beq.n	8006870 <_svfiprintf_r+0x130>
 80068e2:	9105      	str	r1, [sp, #20]
 80068e4:	e7c4      	b.n	8006870 <_svfiprintf_r+0x130>
 80068e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80068ea:	4604      	mov	r4, r0
 80068ec:	2301      	movs	r3, #1
 80068ee:	e7f0      	b.n	80068d2 <_svfiprintf_r+0x192>
 80068f0:	ab03      	add	r3, sp, #12
 80068f2:	9300      	str	r3, [sp, #0]
 80068f4:	462a      	mov	r2, r5
 80068f6:	4b0f      	ldr	r3, [pc, #60]	; (8006934 <_svfiprintf_r+0x1f4>)
 80068f8:	a904      	add	r1, sp, #16
 80068fa:	4638      	mov	r0, r7
 80068fc:	f3af 8000 	nop.w
 8006900:	1c42      	adds	r2, r0, #1
 8006902:	4606      	mov	r6, r0
 8006904:	d1d6      	bne.n	80068b4 <_svfiprintf_r+0x174>
 8006906:	89ab      	ldrh	r3, [r5, #12]
 8006908:	065b      	lsls	r3, r3, #25
 800690a:	f53f af2d 	bmi.w	8006768 <_svfiprintf_r+0x28>
 800690e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006910:	b01d      	add	sp, #116	; 0x74
 8006912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006916:	ab03      	add	r3, sp, #12
 8006918:	9300      	str	r3, [sp, #0]
 800691a:	462a      	mov	r2, r5
 800691c:	4b05      	ldr	r3, [pc, #20]	; (8006934 <_svfiprintf_r+0x1f4>)
 800691e:	a904      	add	r1, sp, #16
 8006920:	4638      	mov	r0, r7
 8006922:	f000 f879 	bl	8006a18 <_printf_i>
 8006926:	e7eb      	b.n	8006900 <_svfiprintf_r+0x1c0>
 8006928:	08007128 	.word	0x08007128
 800692c:	08007132 	.word	0x08007132
 8006930:	00000000 	.word	0x00000000
 8006934:	0800668d 	.word	0x0800668d
 8006938:	0800712e 	.word	0x0800712e

0800693c <_printf_common>:
 800693c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006940:	4616      	mov	r6, r2
 8006942:	4699      	mov	r9, r3
 8006944:	688a      	ldr	r2, [r1, #8]
 8006946:	690b      	ldr	r3, [r1, #16]
 8006948:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800694c:	4293      	cmp	r3, r2
 800694e:	bfb8      	it	lt
 8006950:	4613      	movlt	r3, r2
 8006952:	6033      	str	r3, [r6, #0]
 8006954:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006958:	4607      	mov	r7, r0
 800695a:	460c      	mov	r4, r1
 800695c:	b10a      	cbz	r2, 8006962 <_printf_common+0x26>
 800695e:	3301      	adds	r3, #1
 8006960:	6033      	str	r3, [r6, #0]
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	0699      	lsls	r1, r3, #26
 8006966:	bf42      	ittt	mi
 8006968:	6833      	ldrmi	r3, [r6, #0]
 800696a:	3302      	addmi	r3, #2
 800696c:	6033      	strmi	r3, [r6, #0]
 800696e:	6825      	ldr	r5, [r4, #0]
 8006970:	f015 0506 	ands.w	r5, r5, #6
 8006974:	d106      	bne.n	8006984 <_printf_common+0x48>
 8006976:	f104 0a19 	add.w	sl, r4, #25
 800697a:	68e3      	ldr	r3, [r4, #12]
 800697c:	6832      	ldr	r2, [r6, #0]
 800697e:	1a9b      	subs	r3, r3, r2
 8006980:	42ab      	cmp	r3, r5
 8006982:	dc26      	bgt.n	80069d2 <_printf_common+0x96>
 8006984:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006988:	1e13      	subs	r3, r2, #0
 800698a:	6822      	ldr	r2, [r4, #0]
 800698c:	bf18      	it	ne
 800698e:	2301      	movne	r3, #1
 8006990:	0692      	lsls	r2, r2, #26
 8006992:	d42b      	bmi.n	80069ec <_printf_common+0xb0>
 8006994:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006998:	4649      	mov	r1, r9
 800699a:	4638      	mov	r0, r7
 800699c:	47c0      	blx	r8
 800699e:	3001      	adds	r0, #1
 80069a0:	d01e      	beq.n	80069e0 <_printf_common+0xa4>
 80069a2:	6823      	ldr	r3, [r4, #0]
 80069a4:	6922      	ldr	r2, [r4, #16]
 80069a6:	f003 0306 	and.w	r3, r3, #6
 80069aa:	2b04      	cmp	r3, #4
 80069ac:	bf02      	ittt	eq
 80069ae:	68e5      	ldreq	r5, [r4, #12]
 80069b0:	6833      	ldreq	r3, [r6, #0]
 80069b2:	1aed      	subeq	r5, r5, r3
 80069b4:	68a3      	ldr	r3, [r4, #8]
 80069b6:	bf0c      	ite	eq
 80069b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069bc:	2500      	movne	r5, #0
 80069be:	4293      	cmp	r3, r2
 80069c0:	bfc4      	itt	gt
 80069c2:	1a9b      	subgt	r3, r3, r2
 80069c4:	18ed      	addgt	r5, r5, r3
 80069c6:	2600      	movs	r6, #0
 80069c8:	341a      	adds	r4, #26
 80069ca:	42b5      	cmp	r5, r6
 80069cc:	d11a      	bne.n	8006a04 <_printf_common+0xc8>
 80069ce:	2000      	movs	r0, #0
 80069d0:	e008      	b.n	80069e4 <_printf_common+0xa8>
 80069d2:	2301      	movs	r3, #1
 80069d4:	4652      	mov	r2, sl
 80069d6:	4649      	mov	r1, r9
 80069d8:	4638      	mov	r0, r7
 80069da:	47c0      	blx	r8
 80069dc:	3001      	adds	r0, #1
 80069de:	d103      	bne.n	80069e8 <_printf_common+0xac>
 80069e0:	f04f 30ff 	mov.w	r0, #4294967295
 80069e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e8:	3501      	adds	r5, #1
 80069ea:	e7c6      	b.n	800697a <_printf_common+0x3e>
 80069ec:	18e1      	adds	r1, r4, r3
 80069ee:	1c5a      	adds	r2, r3, #1
 80069f0:	2030      	movs	r0, #48	; 0x30
 80069f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069f6:	4422      	add	r2, r4
 80069f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a00:	3302      	adds	r3, #2
 8006a02:	e7c7      	b.n	8006994 <_printf_common+0x58>
 8006a04:	2301      	movs	r3, #1
 8006a06:	4622      	mov	r2, r4
 8006a08:	4649      	mov	r1, r9
 8006a0a:	4638      	mov	r0, r7
 8006a0c:	47c0      	blx	r8
 8006a0e:	3001      	adds	r0, #1
 8006a10:	d0e6      	beq.n	80069e0 <_printf_common+0xa4>
 8006a12:	3601      	adds	r6, #1
 8006a14:	e7d9      	b.n	80069ca <_printf_common+0x8e>
	...

08006a18 <_printf_i>:
 8006a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a1c:	7e0f      	ldrb	r7, [r1, #24]
 8006a1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a20:	2f78      	cmp	r7, #120	; 0x78
 8006a22:	4691      	mov	r9, r2
 8006a24:	4680      	mov	r8, r0
 8006a26:	460c      	mov	r4, r1
 8006a28:	469a      	mov	sl, r3
 8006a2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006a2e:	d807      	bhi.n	8006a40 <_printf_i+0x28>
 8006a30:	2f62      	cmp	r7, #98	; 0x62
 8006a32:	d80a      	bhi.n	8006a4a <_printf_i+0x32>
 8006a34:	2f00      	cmp	r7, #0
 8006a36:	f000 80d4 	beq.w	8006be2 <_printf_i+0x1ca>
 8006a3a:	2f58      	cmp	r7, #88	; 0x58
 8006a3c:	f000 80c0 	beq.w	8006bc0 <_printf_i+0x1a8>
 8006a40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a48:	e03a      	b.n	8006ac0 <_printf_i+0xa8>
 8006a4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a4e:	2b15      	cmp	r3, #21
 8006a50:	d8f6      	bhi.n	8006a40 <_printf_i+0x28>
 8006a52:	a101      	add	r1, pc, #4	; (adr r1, 8006a58 <_printf_i+0x40>)
 8006a54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a58:	08006ab1 	.word	0x08006ab1
 8006a5c:	08006ac5 	.word	0x08006ac5
 8006a60:	08006a41 	.word	0x08006a41
 8006a64:	08006a41 	.word	0x08006a41
 8006a68:	08006a41 	.word	0x08006a41
 8006a6c:	08006a41 	.word	0x08006a41
 8006a70:	08006ac5 	.word	0x08006ac5
 8006a74:	08006a41 	.word	0x08006a41
 8006a78:	08006a41 	.word	0x08006a41
 8006a7c:	08006a41 	.word	0x08006a41
 8006a80:	08006a41 	.word	0x08006a41
 8006a84:	08006bc9 	.word	0x08006bc9
 8006a88:	08006af1 	.word	0x08006af1
 8006a8c:	08006b83 	.word	0x08006b83
 8006a90:	08006a41 	.word	0x08006a41
 8006a94:	08006a41 	.word	0x08006a41
 8006a98:	08006beb 	.word	0x08006beb
 8006a9c:	08006a41 	.word	0x08006a41
 8006aa0:	08006af1 	.word	0x08006af1
 8006aa4:	08006a41 	.word	0x08006a41
 8006aa8:	08006a41 	.word	0x08006a41
 8006aac:	08006b8b 	.word	0x08006b8b
 8006ab0:	682b      	ldr	r3, [r5, #0]
 8006ab2:	1d1a      	adds	r2, r3, #4
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	602a      	str	r2, [r5, #0]
 8006ab8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006abc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e09f      	b.n	8006c04 <_printf_i+0x1ec>
 8006ac4:	6820      	ldr	r0, [r4, #0]
 8006ac6:	682b      	ldr	r3, [r5, #0]
 8006ac8:	0607      	lsls	r7, r0, #24
 8006aca:	f103 0104 	add.w	r1, r3, #4
 8006ace:	6029      	str	r1, [r5, #0]
 8006ad0:	d501      	bpl.n	8006ad6 <_printf_i+0xbe>
 8006ad2:	681e      	ldr	r6, [r3, #0]
 8006ad4:	e003      	b.n	8006ade <_printf_i+0xc6>
 8006ad6:	0646      	lsls	r6, r0, #25
 8006ad8:	d5fb      	bpl.n	8006ad2 <_printf_i+0xba>
 8006ada:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006ade:	2e00      	cmp	r6, #0
 8006ae0:	da03      	bge.n	8006aea <_printf_i+0xd2>
 8006ae2:	232d      	movs	r3, #45	; 0x2d
 8006ae4:	4276      	negs	r6, r6
 8006ae6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006aea:	485a      	ldr	r0, [pc, #360]	; (8006c54 <_printf_i+0x23c>)
 8006aec:	230a      	movs	r3, #10
 8006aee:	e012      	b.n	8006b16 <_printf_i+0xfe>
 8006af0:	682b      	ldr	r3, [r5, #0]
 8006af2:	6820      	ldr	r0, [r4, #0]
 8006af4:	1d19      	adds	r1, r3, #4
 8006af6:	6029      	str	r1, [r5, #0]
 8006af8:	0605      	lsls	r5, r0, #24
 8006afa:	d501      	bpl.n	8006b00 <_printf_i+0xe8>
 8006afc:	681e      	ldr	r6, [r3, #0]
 8006afe:	e002      	b.n	8006b06 <_printf_i+0xee>
 8006b00:	0641      	lsls	r1, r0, #25
 8006b02:	d5fb      	bpl.n	8006afc <_printf_i+0xe4>
 8006b04:	881e      	ldrh	r6, [r3, #0]
 8006b06:	4853      	ldr	r0, [pc, #332]	; (8006c54 <_printf_i+0x23c>)
 8006b08:	2f6f      	cmp	r7, #111	; 0x6f
 8006b0a:	bf0c      	ite	eq
 8006b0c:	2308      	moveq	r3, #8
 8006b0e:	230a      	movne	r3, #10
 8006b10:	2100      	movs	r1, #0
 8006b12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b16:	6865      	ldr	r5, [r4, #4]
 8006b18:	60a5      	str	r5, [r4, #8]
 8006b1a:	2d00      	cmp	r5, #0
 8006b1c:	bfa2      	ittt	ge
 8006b1e:	6821      	ldrge	r1, [r4, #0]
 8006b20:	f021 0104 	bicge.w	r1, r1, #4
 8006b24:	6021      	strge	r1, [r4, #0]
 8006b26:	b90e      	cbnz	r6, 8006b2c <_printf_i+0x114>
 8006b28:	2d00      	cmp	r5, #0
 8006b2a:	d04b      	beq.n	8006bc4 <_printf_i+0x1ac>
 8006b2c:	4615      	mov	r5, r2
 8006b2e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006b32:	fb03 6711 	mls	r7, r3, r1, r6
 8006b36:	5dc7      	ldrb	r7, [r0, r7]
 8006b38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006b3c:	4637      	mov	r7, r6
 8006b3e:	42bb      	cmp	r3, r7
 8006b40:	460e      	mov	r6, r1
 8006b42:	d9f4      	bls.n	8006b2e <_printf_i+0x116>
 8006b44:	2b08      	cmp	r3, #8
 8006b46:	d10b      	bne.n	8006b60 <_printf_i+0x148>
 8006b48:	6823      	ldr	r3, [r4, #0]
 8006b4a:	07de      	lsls	r6, r3, #31
 8006b4c:	d508      	bpl.n	8006b60 <_printf_i+0x148>
 8006b4e:	6923      	ldr	r3, [r4, #16]
 8006b50:	6861      	ldr	r1, [r4, #4]
 8006b52:	4299      	cmp	r1, r3
 8006b54:	bfde      	ittt	le
 8006b56:	2330      	movle	r3, #48	; 0x30
 8006b58:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b60:	1b52      	subs	r2, r2, r5
 8006b62:	6122      	str	r2, [r4, #16]
 8006b64:	f8cd a000 	str.w	sl, [sp]
 8006b68:	464b      	mov	r3, r9
 8006b6a:	aa03      	add	r2, sp, #12
 8006b6c:	4621      	mov	r1, r4
 8006b6e:	4640      	mov	r0, r8
 8006b70:	f7ff fee4 	bl	800693c <_printf_common>
 8006b74:	3001      	adds	r0, #1
 8006b76:	d14a      	bne.n	8006c0e <_printf_i+0x1f6>
 8006b78:	f04f 30ff 	mov.w	r0, #4294967295
 8006b7c:	b004      	add	sp, #16
 8006b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b82:	6823      	ldr	r3, [r4, #0]
 8006b84:	f043 0320 	orr.w	r3, r3, #32
 8006b88:	6023      	str	r3, [r4, #0]
 8006b8a:	4833      	ldr	r0, [pc, #204]	; (8006c58 <_printf_i+0x240>)
 8006b8c:	2778      	movs	r7, #120	; 0x78
 8006b8e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b92:	6823      	ldr	r3, [r4, #0]
 8006b94:	6829      	ldr	r1, [r5, #0]
 8006b96:	061f      	lsls	r7, r3, #24
 8006b98:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b9c:	d402      	bmi.n	8006ba4 <_printf_i+0x18c>
 8006b9e:	065f      	lsls	r7, r3, #25
 8006ba0:	bf48      	it	mi
 8006ba2:	b2b6      	uxthmi	r6, r6
 8006ba4:	07df      	lsls	r7, r3, #31
 8006ba6:	bf48      	it	mi
 8006ba8:	f043 0320 	orrmi.w	r3, r3, #32
 8006bac:	6029      	str	r1, [r5, #0]
 8006bae:	bf48      	it	mi
 8006bb0:	6023      	strmi	r3, [r4, #0]
 8006bb2:	b91e      	cbnz	r6, 8006bbc <_printf_i+0x1a4>
 8006bb4:	6823      	ldr	r3, [r4, #0]
 8006bb6:	f023 0320 	bic.w	r3, r3, #32
 8006bba:	6023      	str	r3, [r4, #0]
 8006bbc:	2310      	movs	r3, #16
 8006bbe:	e7a7      	b.n	8006b10 <_printf_i+0xf8>
 8006bc0:	4824      	ldr	r0, [pc, #144]	; (8006c54 <_printf_i+0x23c>)
 8006bc2:	e7e4      	b.n	8006b8e <_printf_i+0x176>
 8006bc4:	4615      	mov	r5, r2
 8006bc6:	e7bd      	b.n	8006b44 <_printf_i+0x12c>
 8006bc8:	682b      	ldr	r3, [r5, #0]
 8006bca:	6826      	ldr	r6, [r4, #0]
 8006bcc:	6961      	ldr	r1, [r4, #20]
 8006bce:	1d18      	adds	r0, r3, #4
 8006bd0:	6028      	str	r0, [r5, #0]
 8006bd2:	0635      	lsls	r5, r6, #24
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	d501      	bpl.n	8006bdc <_printf_i+0x1c4>
 8006bd8:	6019      	str	r1, [r3, #0]
 8006bda:	e002      	b.n	8006be2 <_printf_i+0x1ca>
 8006bdc:	0670      	lsls	r0, r6, #25
 8006bde:	d5fb      	bpl.n	8006bd8 <_printf_i+0x1c0>
 8006be0:	8019      	strh	r1, [r3, #0]
 8006be2:	2300      	movs	r3, #0
 8006be4:	6123      	str	r3, [r4, #16]
 8006be6:	4615      	mov	r5, r2
 8006be8:	e7bc      	b.n	8006b64 <_printf_i+0x14c>
 8006bea:	682b      	ldr	r3, [r5, #0]
 8006bec:	1d1a      	adds	r2, r3, #4
 8006bee:	602a      	str	r2, [r5, #0]
 8006bf0:	681d      	ldr	r5, [r3, #0]
 8006bf2:	6862      	ldr	r2, [r4, #4]
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	f7f9 fb12 	bl	8000220 <memchr>
 8006bfc:	b108      	cbz	r0, 8006c02 <_printf_i+0x1ea>
 8006bfe:	1b40      	subs	r0, r0, r5
 8006c00:	6060      	str	r0, [r4, #4]
 8006c02:	6863      	ldr	r3, [r4, #4]
 8006c04:	6123      	str	r3, [r4, #16]
 8006c06:	2300      	movs	r3, #0
 8006c08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c0c:	e7aa      	b.n	8006b64 <_printf_i+0x14c>
 8006c0e:	6923      	ldr	r3, [r4, #16]
 8006c10:	462a      	mov	r2, r5
 8006c12:	4649      	mov	r1, r9
 8006c14:	4640      	mov	r0, r8
 8006c16:	47d0      	blx	sl
 8006c18:	3001      	adds	r0, #1
 8006c1a:	d0ad      	beq.n	8006b78 <_printf_i+0x160>
 8006c1c:	6823      	ldr	r3, [r4, #0]
 8006c1e:	079b      	lsls	r3, r3, #30
 8006c20:	d413      	bmi.n	8006c4a <_printf_i+0x232>
 8006c22:	68e0      	ldr	r0, [r4, #12]
 8006c24:	9b03      	ldr	r3, [sp, #12]
 8006c26:	4298      	cmp	r0, r3
 8006c28:	bfb8      	it	lt
 8006c2a:	4618      	movlt	r0, r3
 8006c2c:	e7a6      	b.n	8006b7c <_printf_i+0x164>
 8006c2e:	2301      	movs	r3, #1
 8006c30:	4632      	mov	r2, r6
 8006c32:	4649      	mov	r1, r9
 8006c34:	4640      	mov	r0, r8
 8006c36:	47d0      	blx	sl
 8006c38:	3001      	adds	r0, #1
 8006c3a:	d09d      	beq.n	8006b78 <_printf_i+0x160>
 8006c3c:	3501      	adds	r5, #1
 8006c3e:	68e3      	ldr	r3, [r4, #12]
 8006c40:	9903      	ldr	r1, [sp, #12]
 8006c42:	1a5b      	subs	r3, r3, r1
 8006c44:	42ab      	cmp	r3, r5
 8006c46:	dcf2      	bgt.n	8006c2e <_printf_i+0x216>
 8006c48:	e7eb      	b.n	8006c22 <_printf_i+0x20a>
 8006c4a:	2500      	movs	r5, #0
 8006c4c:	f104 0619 	add.w	r6, r4, #25
 8006c50:	e7f5      	b.n	8006c3e <_printf_i+0x226>
 8006c52:	bf00      	nop
 8006c54:	08007139 	.word	0x08007139
 8006c58:	0800714a 	.word	0x0800714a

08006c5c <__sflush_r>:
 8006c5c:	898a      	ldrh	r2, [r1, #12]
 8006c5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c62:	4605      	mov	r5, r0
 8006c64:	0710      	lsls	r0, r2, #28
 8006c66:	460c      	mov	r4, r1
 8006c68:	d458      	bmi.n	8006d1c <__sflush_r+0xc0>
 8006c6a:	684b      	ldr	r3, [r1, #4]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	dc05      	bgt.n	8006c7c <__sflush_r+0x20>
 8006c70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	dc02      	bgt.n	8006c7c <__sflush_r+0x20>
 8006c76:	2000      	movs	r0, #0
 8006c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c7e:	2e00      	cmp	r6, #0
 8006c80:	d0f9      	beq.n	8006c76 <__sflush_r+0x1a>
 8006c82:	2300      	movs	r3, #0
 8006c84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c88:	682f      	ldr	r7, [r5, #0]
 8006c8a:	6a21      	ldr	r1, [r4, #32]
 8006c8c:	602b      	str	r3, [r5, #0]
 8006c8e:	d032      	beq.n	8006cf6 <__sflush_r+0x9a>
 8006c90:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c92:	89a3      	ldrh	r3, [r4, #12]
 8006c94:	075a      	lsls	r2, r3, #29
 8006c96:	d505      	bpl.n	8006ca4 <__sflush_r+0x48>
 8006c98:	6863      	ldr	r3, [r4, #4]
 8006c9a:	1ac0      	subs	r0, r0, r3
 8006c9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c9e:	b10b      	cbz	r3, 8006ca4 <__sflush_r+0x48>
 8006ca0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ca2:	1ac0      	subs	r0, r0, r3
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006caa:	6a21      	ldr	r1, [r4, #32]
 8006cac:	4628      	mov	r0, r5
 8006cae:	47b0      	blx	r6
 8006cb0:	1c43      	adds	r3, r0, #1
 8006cb2:	89a3      	ldrh	r3, [r4, #12]
 8006cb4:	d106      	bne.n	8006cc4 <__sflush_r+0x68>
 8006cb6:	6829      	ldr	r1, [r5, #0]
 8006cb8:	291d      	cmp	r1, #29
 8006cba:	d82b      	bhi.n	8006d14 <__sflush_r+0xb8>
 8006cbc:	4a29      	ldr	r2, [pc, #164]	; (8006d64 <__sflush_r+0x108>)
 8006cbe:	410a      	asrs	r2, r1
 8006cc0:	07d6      	lsls	r6, r2, #31
 8006cc2:	d427      	bmi.n	8006d14 <__sflush_r+0xb8>
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	6062      	str	r2, [r4, #4]
 8006cc8:	04d9      	lsls	r1, r3, #19
 8006cca:	6922      	ldr	r2, [r4, #16]
 8006ccc:	6022      	str	r2, [r4, #0]
 8006cce:	d504      	bpl.n	8006cda <__sflush_r+0x7e>
 8006cd0:	1c42      	adds	r2, r0, #1
 8006cd2:	d101      	bne.n	8006cd8 <__sflush_r+0x7c>
 8006cd4:	682b      	ldr	r3, [r5, #0]
 8006cd6:	b903      	cbnz	r3, 8006cda <__sflush_r+0x7e>
 8006cd8:	6560      	str	r0, [r4, #84]	; 0x54
 8006cda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cdc:	602f      	str	r7, [r5, #0]
 8006cde:	2900      	cmp	r1, #0
 8006ce0:	d0c9      	beq.n	8006c76 <__sflush_r+0x1a>
 8006ce2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ce6:	4299      	cmp	r1, r3
 8006ce8:	d002      	beq.n	8006cf0 <__sflush_r+0x94>
 8006cea:	4628      	mov	r0, r5
 8006cec:	f7ff fbd6 	bl	800649c <_free_r>
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	6360      	str	r0, [r4, #52]	; 0x34
 8006cf4:	e7c0      	b.n	8006c78 <__sflush_r+0x1c>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	4628      	mov	r0, r5
 8006cfa:	47b0      	blx	r6
 8006cfc:	1c41      	adds	r1, r0, #1
 8006cfe:	d1c8      	bne.n	8006c92 <__sflush_r+0x36>
 8006d00:	682b      	ldr	r3, [r5, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d0c5      	beq.n	8006c92 <__sflush_r+0x36>
 8006d06:	2b1d      	cmp	r3, #29
 8006d08:	d001      	beq.n	8006d0e <__sflush_r+0xb2>
 8006d0a:	2b16      	cmp	r3, #22
 8006d0c:	d101      	bne.n	8006d12 <__sflush_r+0xb6>
 8006d0e:	602f      	str	r7, [r5, #0]
 8006d10:	e7b1      	b.n	8006c76 <__sflush_r+0x1a>
 8006d12:	89a3      	ldrh	r3, [r4, #12]
 8006d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d18:	81a3      	strh	r3, [r4, #12]
 8006d1a:	e7ad      	b.n	8006c78 <__sflush_r+0x1c>
 8006d1c:	690f      	ldr	r7, [r1, #16]
 8006d1e:	2f00      	cmp	r7, #0
 8006d20:	d0a9      	beq.n	8006c76 <__sflush_r+0x1a>
 8006d22:	0793      	lsls	r3, r2, #30
 8006d24:	680e      	ldr	r6, [r1, #0]
 8006d26:	bf08      	it	eq
 8006d28:	694b      	ldreq	r3, [r1, #20]
 8006d2a:	600f      	str	r7, [r1, #0]
 8006d2c:	bf18      	it	ne
 8006d2e:	2300      	movne	r3, #0
 8006d30:	eba6 0807 	sub.w	r8, r6, r7
 8006d34:	608b      	str	r3, [r1, #8]
 8006d36:	f1b8 0f00 	cmp.w	r8, #0
 8006d3a:	dd9c      	ble.n	8006c76 <__sflush_r+0x1a>
 8006d3c:	6a21      	ldr	r1, [r4, #32]
 8006d3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d40:	4643      	mov	r3, r8
 8006d42:	463a      	mov	r2, r7
 8006d44:	4628      	mov	r0, r5
 8006d46:	47b0      	blx	r6
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	dc06      	bgt.n	8006d5a <__sflush_r+0xfe>
 8006d4c:	89a3      	ldrh	r3, [r4, #12]
 8006d4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d52:	81a3      	strh	r3, [r4, #12]
 8006d54:	f04f 30ff 	mov.w	r0, #4294967295
 8006d58:	e78e      	b.n	8006c78 <__sflush_r+0x1c>
 8006d5a:	4407      	add	r7, r0
 8006d5c:	eba8 0800 	sub.w	r8, r8, r0
 8006d60:	e7e9      	b.n	8006d36 <__sflush_r+0xda>
 8006d62:	bf00      	nop
 8006d64:	dfbffffe 	.word	0xdfbffffe

08006d68 <_fflush_r>:
 8006d68:	b538      	push	{r3, r4, r5, lr}
 8006d6a:	690b      	ldr	r3, [r1, #16]
 8006d6c:	4605      	mov	r5, r0
 8006d6e:	460c      	mov	r4, r1
 8006d70:	b913      	cbnz	r3, 8006d78 <_fflush_r+0x10>
 8006d72:	2500      	movs	r5, #0
 8006d74:	4628      	mov	r0, r5
 8006d76:	bd38      	pop	{r3, r4, r5, pc}
 8006d78:	b118      	cbz	r0, 8006d82 <_fflush_r+0x1a>
 8006d7a:	6a03      	ldr	r3, [r0, #32]
 8006d7c:	b90b      	cbnz	r3, 8006d82 <_fflush_r+0x1a>
 8006d7e:	f7ff f987 	bl	8006090 <__sinit>
 8006d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d0f3      	beq.n	8006d72 <_fflush_r+0xa>
 8006d8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d8c:	07d0      	lsls	r0, r2, #31
 8006d8e:	d404      	bmi.n	8006d9a <_fflush_r+0x32>
 8006d90:	0599      	lsls	r1, r3, #22
 8006d92:	d402      	bmi.n	8006d9a <_fflush_r+0x32>
 8006d94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d96:	f7ff fb7e 	bl	8006496 <__retarget_lock_acquire_recursive>
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	4621      	mov	r1, r4
 8006d9e:	f7ff ff5d 	bl	8006c5c <__sflush_r>
 8006da2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006da4:	07da      	lsls	r2, r3, #31
 8006da6:	4605      	mov	r5, r0
 8006da8:	d4e4      	bmi.n	8006d74 <_fflush_r+0xc>
 8006daa:	89a3      	ldrh	r3, [r4, #12]
 8006dac:	059b      	lsls	r3, r3, #22
 8006dae:	d4e1      	bmi.n	8006d74 <_fflush_r+0xc>
 8006db0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006db2:	f7ff fb71 	bl	8006498 <__retarget_lock_release_recursive>
 8006db6:	e7dd      	b.n	8006d74 <_fflush_r+0xc>

08006db8 <__swhatbuf_r>:
 8006db8:	b570      	push	{r4, r5, r6, lr}
 8006dba:	460c      	mov	r4, r1
 8006dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc0:	2900      	cmp	r1, #0
 8006dc2:	b096      	sub	sp, #88	; 0x58
 8006dc4:	4615      	mov	r5, r2
 8006dc6:	461e      	mov	r6, r3
 8006dc8:	da0d      	bge.n	8006de6 <__swhatbuf_r+0x2e>
 8006dca:	89a3      	ldrh	r3, [r4, #12]
 8006dcc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006dd0:	f04f 0100 	mov.w	r1, #0
 8006dd4:	bf0c      	ite	eq
 8006dd6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006dda:	2340      	movne	r3, #64	; 0x40
 8006ddc:	2000      	movs	r0, #0
 8006dde:	6031      	str	r1, [r6, #0]
 8006de0:	602b      	str	r3, [r5, #0]
 8006de2:	b016      	add	sp, #88	; 0x58
 8006de4:	bd70      	pop	{r4, r5, r6, pc}
 8006de6:	466a      	mov	r2, sp
 8006de8:	f000 f862 	bl	8006eb0 <_fstat_r>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	dbec      	blt.n	8006dca <__swhatbuf_r+0x12>
 8006df0:	9901      	ldr	r1, [sp, #4]
 8006df2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006df6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006dfa:	4259      	negs	r1, r3
 8006dfc:	4159      	adcs	r1, r3
 8006dfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e02:	e7eb      	b.n	8006ddc <__swhatbuf_r+0x24>

08006e04 <__smakebuf_r>:
 8006e04:	898b      	ldrh	r3, [r1, #12]
 8006e06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e08:	079d      	lsls	r5, r3, #30
 8006e0a:	4606      	mov	r6, r0
 8006e0c:	460c      	mov	r4, r1
 8006e0e:	d507      	bpl.n	8006e20 <__smakebuf_r+0x1c>
 8006e10:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e14:	6023      	str	r3, [r4, #0]
 8006e16:	6123      	str	r3, [r4, #16]
 8006e18:	2301      	movs	r3, #1
 8006e1a:	6163      	str	r3, [r4, #20]
 8006e1c:	b002      	add	sp, #8
 8006e1e:	bd70      	pop	{r4, r5, r6, pc}
 8006e20:	ab01      	add	r3, sp, #4
 8006e22:	466a      	mov	r2, sp
 8006e24:	f7ff ffc8 	bl	8006db8 <__swhatbuf_r>
 8006e28:	9900      	ldr	r1, [sp, #0]
 8006e2a:	4605      	mov	r5, r0
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	f7ff fba1 	bl	8006574 <_malloc_r>
 8006e32:	b948      	cbnz	r0, 8006e48 <__smakebuf_r+0x44>
 8006e34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e38:	059a      	lsls	r2, r3, #22
 8006e3a:	d4ef      	bmi.n	8006e1c <__smakebuf_r+0x18>
 8006e3c:	f023 0303 	bic.w	r3, r3, #3
 8006e40:	f043 0302 	orr.w	r3, r3, #2
 8006e44:	81a3      	strh	r3, [r4, #12]
 8006e46:	e7e3      	b.n	8006e10 <__smakebuf_r+0xc>
 8006e48:	89a3      	ldrh	r3, [r4, #12]
 8006e4a:	6020      	str	r0, [r4, #0]
 8006e4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e50:	81a3      	strh	r3, [r4, #12]
 8006e52:	9b00      	ldr	r3, [sp, #0]
 8006e54:	6163      	str	r3, [r4, #20]
 8006e56:	9b01      	ldr	r3, [sp, #4]
 8006e58:	6120      	str	r0, [r4, #16]
 8006e5a:	b15b      	cbz	r3, 8006e74 <__smakebuf_r+0x70>
 8006e5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e60:	4630      	mov	r0, r6
 8006e62:	f000 f837 	bl	8006ed4 <_isatty_r>
 8006e66:	b128      	cbz	r0, 8006e74 <__smakebuf_r+0x70>
 8006e68:	89a3      	ldrh	r3, [r4, #12]
 8006e6a:	f023 0303 	bic.w	r3, r3, #3
 8006e6e:	f043 0301 	orr.w	r3, r3, #1
 8006e72:	81a3      	strh	r3, [r4, #12]
 8006e74:	89a3      	ldrh	r3, [r4, #12]
 8006e76:	431d      	orrs	r5, r3
 8006e78:	81a5      	strh	r5, [r4, #12]
 8006e7a:	e7cf      	b.n	8006e1c <__smakebuf_r+0x18>

08006e7c <memmove>:
 8006e7c:	4288      	cmp	r0, r1
 8006e7e:	b510      	push	{r4, lr}
 8006e80:	eb01 0402 	add.w	r4, r1, r2
 8006e84:	d902      	bls.n	8006e8c <memmove+0x10>
 8006e86:	4284      	cmp	r4, r0
 8006e88:	4623      	mov	r3, r4
 8006e8a:	d807      	bhi.n	8006e9c <memmove+0x20>
 8006e8c:	1e43      	subs	r3, r0, #1
 8006e8e:	42a1      	cmp	r1, r4
 8006e90:	d008      	beq.n	8006ea4 <memmove+0x28>
 8006e92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006e9a:	e7f8      	b.n	8006e8e <memmove+0x12>
 8006e9c:	4402      	add	r2, r0
 8006e9e:	4601      	mov	r1, r0
 8006ea0:	428a      	cmp	r2, r1
 8006ea2:	d100      	bne.n	8006ea6 <memmove+0x2a>
 8006ea4:	bd10      	pop	{r4, pc}
 8006ea6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006eaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006eae:	e7f7      	b.n	8006ea0 <memmove+0x24>

08006eb0 <_fstat_r>:
 8006eb0:	b538      	push	{r3, r4, r5, lr}
 8006eb2:	4d07      	ldr	r5, [pc, #28]	; (8006ed0 <_fstat_r+0x20>)
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	4604      	mov	r4, r0
 8006eb8:	4608      	mov	r0, r1
 8006eba:	4611      	mov	r1, r2
 8006ebc:	602b      	str	r3, [r5, #0]
 8006ebe:	f7fa f944 	bl	800114a <_fstat>
 8006ec2:	1c43      	adds	r3, r0, #1
 8006ec4:	d102      	bne.n	8006ecc <_fstat_r+0x1c>
 8006ec6:	682b      	ldr	r3, [r5, #0]
 8006ec8:	b103      	cbz	r3, 8006ecc <_fstat_r+0x1c>
 8006eca:	6023      	str	r3, [r4, #0]
 8006ecc:	bd38      	pop	{r3, r4, r5, pc}
 8006ece:	bf00      	nop
 8006ed0:	2000034c 	.word	0x2000034c

08006ed4 <_isatty_r>:
 8006ed4:	b538      	push	{r3, r4, r5, lr}
 8006ed6:	4d06      	ldr	r5, [pc, #24]	; (8006ef0 <_isatty_r+0x1c>)
 8006ed8:	2300      	movs	r3, #0
 8006eda:	4604      	mov	r4, r0
 8006edc:	4608      	mov	r0, r1
 8006ede:	602b      	str	r3, [r5, #0]
 8006ee0:	f7fa f943 	bl	800116a <_isatty>
 8006ee4:	1c43      	adds	r3, r0, #1
 8006ee6:	d102      	bne.n	8006eee <_isatty_r+0x1a>
 8006ee8:	682b      	ldr	r3, [r5, #0]
 8006eea:	b103      	cbz	r3, 8006eee <_isatty_r+0x1a>
 8006eec:	6023      	str	r3, [r4, #0]
 8006eee:	bd38      	pop	{r3, r4, r5, pc}
 8006ef0:	2000034c 	.word	0x2000034c

08006ef4 <_sbrk_r>:
 8006ef4:	b538      	push	{r3, r4, r5, lr}
 8006ef6:	4d06      	ldr	r5, [pc, #24]	; (8006f10 <_sbrk_r+0x1c>)
 8006ef8:	2300      	movs	r3, #0
 8006efa:	4604      	mov	r4, r0
 8006efc:	4608      	mov	r0, r1
 8006efe:	602b      	str	r3, [r5, #0]
 8006f00:	f7fa f94c 	bl	800119c <_sbrk>
 8006f04:	1c43      	adds	r3, r0, #1
 8006f06:	d102      	bne.n	8006f0e <_sbrk_r+0x1a>
 8006f08:	682b      	ldr	r3, [r5, #0]
 8006f0a:	b103      	cbz	r3, 8006f0e <_sbrk_r+0x1a>
 8006f0c:	6023      	str	r3, [r4, #0]
 8006f0e:	bd38      	pop	{r3, r4, r5, pc}
 8006f10:	2000034c 	.word	0x2000034c

08006f14 <memcpy>:
 8006f14:	440a      	add	r2, r1
 8006f16:	4291      	cmp	r1, r2
 8006f18:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f1c:	d100      	bne.n	8006f20 <memcpy+0xc>
 8006f1e:	4770      	bx	lr
 8006f20:	b510      	push	{r4, lr}
 8006f22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f2a:	4291      	cmp	r1, r2
 8006f2c:	d1f9      	bne.n	8006f22 <memcpy+0xe>
 8006f2e:	bd10      	pop	{r4, pc}

08006f30 <_realloc_r>:
 8006f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f34:	4680      	mov	r8, r0
 8006f36:	4614      	mov	r4, r2
 8006f38:	460e      	mov	r6, r1
 8006f3a:	b921      	cbnz	r1, 8006f46 <_realloc_r+0x16>
 8006f3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f40:	4611      	mov	r1, r2
 8006f42:	f7ff bb17 	b.w	8006574 <_malloc_r>
 8006f46:	b92a      	cbnz	r2, 8006f54 <_realloc_r+0x24>
 8006f48:	f7ff faa8 	bl	800649c <_free_r>
 8006f4c:	4625      	mov	r5, r4
 8006f4e:	4628      	mov	r0, r5
 8006f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f54:	f000 f81b 	bl	8006f8e <_malloc_usable_size_r>
 8006f58:	4284      	cmp	r4, r0
 8006f5a:	4607      	mov	r7, r0
 8006f5c:	d802      	bhi.n	8006f64 <_realloc_r+0x34>
 8006f5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f62:	d812      	bhi.n	8006f8a <_realloc_r+0x5a>
 8006f64:	4621      	mov	r1, r4
 8006f66:	4640      	mov	r0, r8
 8006f68:	f7ff fb04 	bl	8006574 <_malloc_r>
 8006f6c:	4605      	mov	r5, r0
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	d0ed      	beq.n	8006f4e <_realloc_r+0x1e>
 8006f72:	42bc      	cmp	r4, r7
 8006f74:	4622      	mov	r2, r4
 8006f76:	4631      	mov	r1, r6
 8006f78:	bf28      	it	cs
 8006f7a:	463a      	movcs	r2, r7
 8006f7c:	f7ff ffca 	bl	8006f14 <memcpy>
 8006f80:	4631      	mov	r1, r6
 8006f82:	4640      	mov	r0, r8
 8006f84:	f7ff fa8a 	bl	800649c <_free_r>
 8006f88:	e7e1      	b.n	8006f4e <_realloc_r+0x1e>
 8006f8a:	4635      	mov	r5, r6
 8006f8c:	e7df      	b.n	8006f4e <_realloc_r+0x1e>

08006f8e <_malloc_usable_size_r>:
 8006f8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f92:	1f18      	subs	r0, r3, #4
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	bfbc      	itt	lt
 8006f98:	580b      	ldrlt	r3, [r1, r0]
 8006f9a:	18c0      	addlt	r0, r0, r3
 8006f9c:	4770      	bx	lr
	...

08006fa0 <_init>:
 8006fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fa2:	bf00      	nop
 8006fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fa6:	bc08      	pop	{r3}
 8006fa8:	469e      	mov	lr, r3
 8006faa:	4770      	bx	lr

08006fac <_fini>:
 8006fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fae:	bf00      	nop
 8006fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fb2:	bc08      	pop	{r3}
 8006fb4:	469e      	mov	lr, r3
 8006fb6:	4770      	bx	lr
