<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::TargetRegisterClass Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetRegisterClass Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::TargetRegisterClass" -->
<p><code>#include &lt;<a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::TargetRegisterClass:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterClass__coll__graph.png" border="0" usemap="#llvm_1_1TargetRegisterClass_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1TargetRegisterClass_coll__map" id="llvm_1_1TargetRegisterClass_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ArrayRef.html" title="llvm::ArrayRef\&lt; MCPhysReg \&gt;" alt="" coords="311,12,521,41"/><area shape="rect" id="node4" href="classllvm_1_1ArrayRef.html" title="ArrayRef &#45; Represent a constant reference to an array (0 or more elements consecutively in memory)..." alt="" coords="5,12,152,41"/><area shape="rect" id="node10" href="classllvm_1_1MCRegisterClass.html" title="MCRegisterClass &#45; Base class of TargetRegisterClass." alt="" coords="336,329,496,359"/><area shape="rect" id="node17" href="classbool.html" title="bool" alt="" coords="55,437,103,467"/><area shape="rect" id="node26" href="classunsigned.html" title="unsigned" alt="" coords="376,664,456,693"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1TargetRegisterClass-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ae529314c316fb0b19c88b391b2b96072">const_iterator</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a890a118ea7c82e6c86b1fff26c5299f2">vt_iterator</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601" title="getID() - Return the register class ID number.">getID()</a> - Return the register class ID number.  <a href="#a25f9ba8e78af92ca34f9c1bba7881601"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">begin/end - Return all of the registers in this class.  <a href="#a51f91c5b6b101d60eee19dc54ce129b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getNumRegs - Return the number of registers in this class.  <a href="#afca05003ab96838dace0b075e176f731"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> i) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegister - Return the specified register in the class.  <a href="#a39c785261a4ae01068d801a8b62c6b52"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">contains - Return true if the specified register is included in this register class.  <a href="#a18659a1da7db1674fa972c28846a3958"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#afc299e1d938ef15479db33dab82ea995">contains</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg1, <a class="el" href="classunsigned.html">unsigned</a> Reg2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">contains - Return true if both registers are in this class.  <a href="#afc299e1d938ef15479db33dab82ea995"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSize - Return the size of the register in bytes, which is also the size of a stack slot allocated to hold a spilled copy of this register.  <a href="#ae220352610e3badb61763dcbae9b7a6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a4a1a710a4decff4f7ffe926b10045d74">getAlignment</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getAlignment - Return the minimum required alignment for a register of this class.  <a href="#a4a1a710a4decff4f7ffe926b10045d74"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ad38860b2caec87916f92a629e7ff8f65">getCopyCost</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getCopyCost - Return the cost of copying a value between two registers in this class.  <a href="#ad38860b2caec87916f92a629e7ff8f65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">isAllocatable</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isAllocatable - Return true if this register class may be used to create virtual registers.  <a href="#ac6b4a5be0d283b9346b6053f03c511d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a2770803a43382651a00b0b539396f776">hasType</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> vt) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasType - return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> has the ValueType vt.  <a href="#a2770803a43382651a00b0b539396f776"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#af2ed3490fe47d88ef2d7f3edce4bf113">vt_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">vt_begin / vt_end - <a class="el" href="classllvm_1_1Loop.html">Loop</a> over all of the value types that can be represented by values in this register class.  <a href="#af2ed3490fe47d88ef2d7f3edce4bf113"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a48e5727f8f3f51f0cc1af4368b1d723f">vt_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">hasSubClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasSubClass - return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper sub-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>.  <a href="#a1cdc53914d9be935bf3882c08dcc4a0d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">hasSubClassEq</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasSubClassEq - Returns true if RC is a sub-class of or equal to this class.  <a href="#a357d2d2aff1f6e1f40dc815cd332bea1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a8455be84e41436be122d27c4db19d0b4">hasSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasSuperClass - return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper super-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>.  <a href="#a8455be84e41436be122d27c4db19d0b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ad1571b146a4aa1122e800fccd6a180cd">hasSuperClassEq</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasSuperClassEq - Returns true if RC is a super-class of or equal to this class.  <a href="#ad1571b146a4aa1122e800fccd6a180cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">getSubClassMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSubClassMask - Returns a bit vector of subclasses, including this one.  <a href="#a35a33974faae4eb881dd6a0c45024de0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#af27e852be25d4036776254046a7200bc">getSuperRegIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSuperRegIndices - Returns a 0-terminated list of sub-register indices that project some super-register class into this register class.  <a href="#af27e852be25d4036776254046a7200bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">getSuperClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSuperClasses - Returns a NULL terminated list of super-classes.  <a href="#a60ffe30d163b69f0c571b907907ab9ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ab70c59583d7fef0adf8fd026a72c5364">isASubClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isASubClass - return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a subset class of at least one other <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>.  <a href="#ab70c59583d7fef0adf8fd026a72c5364"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a28bee324946322e5b0663f50a4029779">getRawAllocationOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRawAllocationOrder - Returns the preferred order for allocating registers from this register class in MF.  <a href="#a28bee324946322e5b0663f50a4029779"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#af4f6284edf0b863dc5bf39880c018b90">getLaneMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the combination of all lane masks of register in this class.  <a href="#af4f6284edf0b863dc5bf39880c018b90"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">MC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#adc67b915d8210f89dbb010d32cc43e73">VTs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">SubClassMask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">SuperRegIndices</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a08f429f3ab327c0985179983ecf7c7a2">LaneMask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#ad33e9f6afa3710617ba9cc7396209f4b">AllocationPriority</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Classes with a higher priority value are assigned first by register allocators using a greedy heuristic.  <a href="#ad33e9f6afa3710617ba9cc7396209f4b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">HasDisjunctSubRegs</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the class supports two (or more) disjunct subregister indices.  <a href="#a5f091eb46b984dbf525c6ac041f6af95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">SuperClasses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a770782289689845bb33a3e55e89e3238">OrderFunc</a> )(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00036">36</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
</div><hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="ae529314c316fb0b19c88b391b2b96072"></a><!-- doxytag: member="llvm::TargetRegisterClass::const_iterator" ref="ae529314c316fb0b19c88b391b2b96072" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* <a class="el" href="classllvm_1_1TargetRegisterClass.html#ae529314c316fb0b19c88b391b2b96072">llvm::TargetRegisterClass::const_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00039">39</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5919eff14f47c663b6dcf33f32777b21"></a><!-- doxytag: member="llvm::TargetRegisterClass::iterator" ref="a5919eff14f47c663b6dcf33f32777b21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* <a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">llvm::TargetRegisterClass::iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00038">38</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d81222b2289de5b9f2944264082dea8"></a><!-- doxytag: member="llvm::TargetRegisterClass::sc_iterator" ref="a0d81222b2289de5b9f2944264082dea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a>* <a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">llvm::TargetRegisterClass::sc_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00041">41</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a890a118ea7c82e6c86b1fff26c5299f2"></a><!-- doxytag: member="llvm::TargetRegisterClass::vt_iterator" ref="a890a118ea7c82e6c86b1fff26c5299f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a>* <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">llvm::TargetRegisterClass::vt_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00040">40</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a51f91c5b6b101d60eee19dc54ce129b0"></a><!-- doxytag: member="llvm::TargetRegisterClass::begin" ref="a51f91c5b6b101d60eee19dc54ce129b0" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">llvm::TargetRegisterClass::begin</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>begin/end - Return all of the registers in this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00063">63</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00051">llvm::MCRegisterClass::begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01338">llvm::PPCInstrInfo::DefinesPredicate()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00261">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00497">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00196">getRawAllocationOrder()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02214">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05733">GetRegistersForValue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00274">llvm::RegScavenger::getRegsAvailable()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00128">llvm::ARMBaseRegisterInfo::getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a18659a1da7db1674fa972c28846a3958"></a><!-- doxytag: member="llvm::TargetRegisterClass::contains" ref="a18659a1da7db1674fa972c28846a3958" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>contains - Return true if the specified register is included in this register class. </p>
<p>This does not include virtual registers. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00078">78</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00067">llvm::MCRegisterClass::contains()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00431">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00351">canFoldCopy()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00679">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00044">copyHint()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01338">llvm::PPCInstrInfo::DefinesPredicate()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00269">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00635">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00319">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00703">UpdateOperandRegClass()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01273">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="afc299e1d938ef15479db33dab82ea995"></a><!-- doxytag: member="llvm::TargetRegisterClass::contains" ref="afc299e1d938ef15479db33dab82ea995" args="(unsigned Reg1, unsigned Reg2) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>contains - Return true if both registers are in this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00083">83</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00067">llvm::MCRegisterClass::contains()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

</div>
</div>
<a class="anchor" id="a3f96cd02f2b89996660241331664e553"></a><!-- doxytag: member="llvm::TargetRegisterClass::end" ref="a3f96cd02f2b89996660241331664e553" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">iterator</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">llvm::TargetRegisterClass::end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">64</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00052">llvm::MCRegisterClass::end()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01338">llvm::PPCInstrInfo::DefinesPredicate()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00261">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00497">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02214">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05733">GetRegistersForValue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00274">llvm::RegScavenger::getRegsAvailable()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00128">llvm::ARMBaseRegisterInfo::getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a4a1a710a4decff4f7ffe926b10045d74"></a><!-- doxytag: member="llvm::TargetRegisterClass::getAlignment" ref="a4a1a710a4decff4f7ffe926b10045d74" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a4a1a710a4decff4f7ffe926b10045d74">llvm::TargetRegisterClass::getAlignment</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getAlignment - Return the minimum required alignment for a register of this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00093">93</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00086">llvm::MCRegisterClass::getAlignment()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l01444">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01007">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01280">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00102">llvm::MipsFunctionInfo::createEhDataRegsFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00061">llvm::XCoreFunctionInfo::createEHSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00050">llvm::XCoreFunctionInfo::createFPSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00034">llvm::XCoreFunctionInfo::createLRSpillSlot()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00137">llvm::MipsFunctionInfo::getMoveF64ViaSpillFI()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00625">llvm::MipsSEFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00962">llvm::HexagonFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01518">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00884">llvm::AArch64FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00564">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a class="anchor" id="ad38860b2caec87916f92a629e7ff8f65"></a><!-- doxytag: member="llvm::TargetRegisterClass::getCopyCost" ref="ad38860b2caec87916f92a629e7ff8f65" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#ad38860b2caec87916f92a629e7ff8f65">llvm::TargetRegisterClass::getCopyCost</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getCopyCost - Return the cost of copying a value between two registers in this class. </p>
<p>A negative number means the register class is very expensive to copy e.g. status flag register classes. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00098">98</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00091">llvm::MCRegisterClass::getCopyCost()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>.</p>

</div>
</div>
<a class="anchor" id="a25f9ba8e78af92ca34f9c1bba7881601"></a><!-- doxytag: member="llvm::TargetRegisterClass::getID" ref="a25f9ba8e78af92ca34f9c1bba7881601" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">llvm::TargetRegisterClass::getID</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601" title="getID() - Return the register class ID number.">getID()</a> - Return the register class ID number. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00059">59</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00047">llvm::MCRegisterClass::getID()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00762">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00275">GetCostForDef()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00160">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00059">llvm::MipsRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00257">llvm::PPCRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00416">llvm::AArch64RegisterInfo::getRegPressureLimit()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00194">llvm::ARMBaseRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00133">hasSubClassEq()</a>, <a class="el" href="HexagonPeephole_8cpp_source.html#l00111">INITIALIZE_PASS()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00326">llvm::ResourcePriorityQueue::rawRegPressureDelta()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00360">llvm::ResourcePriorityQueue::regPressureDelta()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00471">llvm::ResourcePriorityQueue::scheduledNode()</a>.</p>

</div>
</div>
<a class="anchor" id="af4f6284edf0b863dc5bf39880c018b90"></a><!-- doxytag: member="llvm::TargetRegisterClass::getLaneMask" ref="af4f6284edf0b863dc5bf39880c018b90" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#af4f6284edf0b863dc5bf39880c018b90">llvm::TargetRegisterClass::getLaneMask</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the combination of all lane masks of register in this class. </p>
<p>The lane masks of the registers are the combination of all lane masks of their subregisters. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00203">203</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00048">LaneMask</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00396">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg()</a>.</p>

</div>
</div>
<a class="anchor" id="afca05003ab96838dace0b075e176f731"></a><!-- doxytag: member="llvm::TargetRegisterClass::getNumRegs" ref="afca05003ab96838dace0b075e176f731" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">llvm::TargetRegisterClass::getNumRegs</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getNumRegs - Return the number of registers in this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00068">68</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00056">llvm::MCRegisterClass::getNumRegs()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00156">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00269">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00196">getRawAllocationOrder()</a>.</p>

</div>
</div>
<a class="anchor" id="a28bee324946322e5b0663f50a4029779"></a><!-- doxytag: member="llvm::TargetRegisterClass::getRawAllocationOrder" ref="a28bee324946322e5b0663f50a4029779" args="(const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>&gt; <a class="el" href="classllvm_1_1TargetRegisterClass.html#a28bee324946322e5b0663f50a4029779">llvm::TargetRegisterClass::getRawAllocationOrder</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRawAllocationOrder - Returns the preferred order for allocating registers from this register class in MF. </p>
<p>The raw order comes directly from the .td file and may include reserved registers that are not allocatable. Register allocators should also make sure to allocate callee-saved registers only after all the volatiles are used. The <a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> class provides filtered allocation orders with callee-saved registers moved to the end.</p>
<p>The <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> argument can be used to tune the allocatable registers based on the characteristics of the function, subtarget, or other criteria.</p>
<p>By default, this method returns all registers in the class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00196">196</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00063">begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00068">getNumRegs()</a>, <a class="el" href="ArrayRef_8h_source.html#l00308">llvm::makeArrayRef()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00055">OrderFunc</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00131">getAllocatableSetForRC()</a>.</p>

</div>
</div>
<a class="anchor" id="a39c785261a4ae01068d801a8b62c6b52"></a><!-- doxytag: member="llvm::TargetRegisterClass::getRegister" ref="a39c785261a4ae01068d801a8b62c6b52" args="(unsigned i) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">llvm::TargetRegisterClass::getRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRegister - Return the specified register in the class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00072">72</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00060">llvm::MCRegisterClass::getRegister()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00109">llvm::AMDGPUInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00269">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00405">llvm::SIRegisterInfo::getPhysRegSubReg()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02213">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a class="anchor" id="ae220352610e3badb61763dcbae9b7a6f"></a><!-- doxytag: member="llvm::TargetRegisterClass::getSize" ref="ae220352610e3badb61763dcbae9b7a6f" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSize - Return the size of the register in bytes, which is also the size of a stack slot allocated to hold a spilled copy of this register. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">89</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00082">llvm::MCRegisterClass::getSize()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00084">llvm::DwarfExpression::AddMachineRegPiece()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01444">llvm::PPCFrameLowering::addScavengingSpillSlot()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01007">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01280">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00102">llvm::MipsFunctionInfo::createEhDataRegsFI()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00061">llvm::XCoreFunctionInfo::createEHSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00050">llvm::XCoreFunctionInfo::createFPSpillSlot()</a>, <a class="el" href="XCoreMachineFunctionInfo_8cpp_source.html#l00034">llvm::XCoreFunctionInfo::createLRSpillSlot()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00112">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01172">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00202">llvm::TargetRegisterInfo::getCommonSuperRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03961">getLoadStoreRegOpcode()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00203">llvm::SIInstrInfo::getMemOpBaseRegImmOfs()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00137">llvm::MipsFunctionInfo::getMoveF64ViaSpillFI()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00463">llvm::SIInstrInfo::getMovOpcode()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00277">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00405">llvm::SIRegisterInfo::getPhysRegSubReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">llvm::TargetInstrInfo::getStackSlotRange()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01597">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00529">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01914">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01041">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00625">llvm::MipsSEFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00962">llvm::HexagonFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01518">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00884">llvm::AArch64FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00564">llvm::XCoreFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00766">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01923">llvm::SIInstrInfo::splitSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00475">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01816">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00850">llvm::ARMBaseInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="a35a33974faae4eb881dd6a0c45024de0"></a><!-- doxytag: member="llvm::TargetRegisterClass::getSubClassMask" ref="a35a33974faae4eb881dd6a0c45024de0" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t* <a class="el" href="classllvm_1_1TargetRegisterClass.html#a35a33974faae4eb881dd6a0c45024de0">llvm::TargetRegisterClass::getSubClassMask</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSubClassMask - Returns a bit vector of subclasses, including this one. </p>
<p>The vector is indexed by class IDs, see <a class="el" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1" title="hasSubClassEq - Returns true if RC is a sub-class of or equal to this class.">hasSubClassEq()</a> above for how to use it. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00153">153</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00046">SubClassMask</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00088">llvm::TargetRegisterInfo::getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00172">llvm::TargetRegisterInfo::getCommonSubClass()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00186">llvm::TargetRegisterInfo::getMatchingSuperRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a60ffe30d163b69f0c571b907907ab9ad"></a><!-- doxytag: member="llvm::TargetRegisterClass::getSuperClasses" ref="a60ffe30d163b69f0c571b907907ab9ad" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">llvm::TargetRegisterClass::getSuperClasses</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSuperClasses - Returns a NULL terminated list of super-classes. </p>
<p>The classes are ordered by ID which is also a topological ordering from large to small classes. The list does NOT include the current class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00172">172</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00054">SuperClasses</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00160">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass()</a>.</p>

</div>
</div>
<a class="anchor" id="af27e852be25d4036776254046a7200bc"></a><!-- doxytag: member="llvm::TargetRegisterClass::getSuperRegIndices" ref="af27e852be25d4036776254046a7200bc" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t* <a class="el" href="classllvm_1_1TargetRegisterClass.html#af27e852be25d4036776254046a7200bc">llvm::TargetRegisterClass::getSuperRegIndices</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSuperRegIndices - Returns a 0-terminated list of sub-register indices that project some super-register class into this register class. </p>
<p>The list has an entry for each Idx such that:</p>
<p>There exists SuperRC where: For all Reg in SuperRC: this-&gt;contains(Reg:Idx) </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00165">165</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00047">SuperRegIndices</a>.</p>

</div>
</div>
<a class="anchor" id="a1cdc53914d9be935bf3882c08dcc4a0d"></a><!-- doxytag: member="llvm::TargetRegisterClass::hasSubClass" ref="a1cdc53914d9be935bf3882c08dcc4a0d" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a1cdc53914d9be935bf3882c08dcc4a0d">llvm::TargetRegisterClass::hasSubClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasSubClass - return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper sub-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00127">127</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00133">hasSubClassEq()</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00140">hasSuperClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a357d2d2aff1f6e1f40dc815cd332bea1"></a><!-- doxytag: member="llvm::TargetRegisterClass::hasSubClassEq" ref="a357d2d2aff1f6e1f40dc815cd332bea1" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a357d2d2aff1f6e1f40dc815cd332bea1">llvm::TargetRegisterClass::hasSubClassEq</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasSubClassEq - Returns true if RC is a sub-class of or equal to this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00133">133</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00059">getID()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00046">SubClassMask</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00431">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00351">canFoldCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00127">hasSubClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00146">hasSuperClassEq()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00703">UpdateOperandRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a8455be84e41436be122d27c4db19d0b4"></a><!-- doxytag: member="llvm::TargetRegisterClass::hasSuperClass" ref="a8455be84e41436be122d27c4db19d0b4" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a8455be84e41436be122d27c4db19d0b4">llvm::TargetRegisterClass::hasSuperClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasSuperClass - return true if the specified <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a proper super-class of this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00140">140</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00127">hasSubClass()</a>.</p>

</div>
</div>
<a class="anchor" id="ad1571b146a4aa1122e800fccd6a180cd"></a><!-- doxytag: member="llvm::TargetRegisterClass::hasSuperClassEq" ref="ad1571b146a4aa1122e800fccd6a180cd" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#ad1571b146a4aa1122e800fccd6a180cd">llvm::TargetRegisterClass::hasSuperClassEq</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasSuperClassEq - Returns true if RC is a super-class of or equal to this class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00146">146</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00133">hasSubClassEq()</a>.</p>

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00107">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00110">isFPR64()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00101">isGPR64()</a>.</p>

</div>
</div>
<a class="anchor" id="a2770803a43382651a00b0b539396f776"></a><!-- doxytag: member="llvm::TargetRegisterClass::hasType" ref="a2770803a43382651a00b0b539396f776" args="(MVT vt) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a2770803a43382651a00b0b539396f776">llvm::TargetRegisterClass::hasType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>vt</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasType - return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> has the ValueType vt. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00106">106</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ELFYAML_8cpp_source.html#l00591">Other</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00045">VTs</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08132">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">llvm::TargetRegisterInfo::getMinimalPhysRegClass()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02214">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00223">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, and <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00180">llvm::MipsSEInstrInfo::storeRegToStack()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6b4a5be0d283b9346b6053f03c511d8"></a><!-- doxytag: member="llvm::TargetRegisterClass::isAllocatable" ref="ac6b4a5be0d283b9346b6053f03c511d8" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#ac6b4a5be0d283b9346b6053f03c511d8">llvm::TargetRegisterClass::isAllocatable</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isAllocatable - Return true if this register class may be used to create virtual registers. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00102">102</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00095">llvm::MCRegisterClass::isAllocatable()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">MC</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00088">llvm::TargetRegisterInfo::getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00131">getAllocatableSetForRC()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00041">llvm::MachineRegisterInfo::setRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="ab70c59583d7fef0adf8fd026a72c5364"></a><!-- doxytag: member="llvm::TargetRegisterClass::isASubClass" ref="ab70c59583d7fef0adf8fd026a72c5364" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#ab70c59583d7fef0adf8fd026a72c5364">llvm::TargetRegisterClass::isASubClass</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isASubClass - return true if this <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> is a subset class of at least one other <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00178">178</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00054">SuperClasses</a>.</p>

</div>
</div>
<a class="anchor" id="af2ed3490fe47d88ef2d7f3edce4bf113"></a><!-- doxytag: member="llvm::TargetRegisterClass::vt_begin" ref="af2ed3490fe47d88ef2d7f3edce4bf113" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#af2ed3490fe47d88ef2d7f3edce4bf113">llvm::TargetRegisterClass::vt_begin</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>vt_begin / vt_end - <a class="el" href="classllvm_1_1Loop.html">Loop</a> over all of the value types that can be represented by values in this register class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00115">115</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00045">VTs</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05733">GetRegistersForValue()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00118">getRegTy()</a>, and <a class="el" href="TargetLoweringBase_8cpp_source.html#l01100">llvm::TargetLoweringBase::isLegalRC()</a>.</p>

</div>
</div>
<a class="anchor" id="a48e5727f8f3f51f0cc1af4368b1d723f"></a><!-- doxytag: member="llvm::TargetRegisterClass::vt_end" ref="a48e5727f8f3f51f0cc1af4368b1d723f" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a48e5727f8f3f51f0cc1af4368b1d723f">llvm::TargetRegisterClass::vt_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00119">119</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00045">VTs</a>.</p>

<p>Referenced by <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00118">getRegTy()</a>, and <a class="el" href="TargetLoweringBase_8cpp_source.html#l01100">llvm::TargetLoweringBase::isLegalRC()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ad33e9f6afa3710617ba9cc7396209f4b"></a><!-- doxytag: member="llvm::TargetRegisterClass::AllocationPriority" ref="ad33e9f6afa3710617ba9cc7396209f4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint8_t <a class="el" href="classllvm_1_1TargetRegisterClass.html#ad33e9f6afa3710617ba9cc7396209f4b">llvm::TargetRegisterClass::AllocationPriority</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Classes with a higher priority value are assigned first by register allocators using a greedy heuristic. </p>
<p>The value is in the range [0,63]. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00051">51</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f091eb46b984dbf525c6ac041f6af95"></a><!-- doxytag: member="llvm::TargetRegisterClass::HasDisjunctSubRegs" ref="a5f091eb46b984dbf525c6ac041f6af95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a5f091eb46b984dbf525c6ac041f6af95">llvm::TargetRegisterClass::HasDisjunctSubRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Whether the class supports two (or more) disjunct subregister indices. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">53</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00187">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a class="anchor" id="a08f429f3ab327c0985179983ecf7c7a2"></a><!-- doxytag: member="llvm::TargetRegisterClass::LaneMask" ref="a08f429f3ab327c0985179983ecf7c7a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a08f429f3ab327c0985179983ecf7c7a2">llvm::TargetRegisterClass::LaneMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00048">48</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00203">getLaneMask()</a>.</p>

</div>
</div>
<a class="anchor" id="ab67affb87d0ac718bdda5ebe40a7327d"></a><!-- doxytag: member="llvm::TargetRegisterClass::MC" ref="ab67affb87d0ac718bdda5ebe40a7327d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>* <a class="el" href="classllvm_1_1TargetRegisterClass.html#ab67affb87d0ac718bdda5ebe40a7327d">llvm::TargetRegisterClass::MC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">44</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00063">begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00078">contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">end()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00093">getAlignment()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00098">getCopyCost()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00059">getID()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00485">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00068">getNumRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00612">llvm::TargetRegisterInfo::getRegClassName()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00072">getRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">getSize()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00102">isAllocatable()</a>.</p>

</div>
</div>
<a class="anchor" id="a770782289689845bb33a3e55e89e3238"></a><!-- doxytag: member="llvm::TargetRegisterClass::OrderFunc" ref="a770782289689845bb33a3e55e89e3238" args=")(const MachineFunction &amp;)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>&gt;(* <a class="el" href="classllvm_1_1TargetRegisterClass.html#a770782289689845bb33a3e55e89e3238">llvm::TargetRegisterClass::OrderFunc</a>)(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00055">55</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00196">getRawAllocationOrder()</a>.</p>

</div>
</div>
<a class="anchor" id="af73df27bcdf64385e1752f65741552fd"></a><!-- doxytag: member="llvm::TargetRegisterClass::SubClassMask" ref="af73df27bcdf64385e1752f65741552fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t* <a class="el" href="classllvm_1_1TargetRegisterClass.html#af73df27bcdf64385e1752f65741552fd">llvm::TargetRegisterClass::SubClassMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00046">46</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00153">getSubClassMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00133">hasSubClassEq()</a>.</p>

</div>
</div>
<a class="anchor" id="a67d6a2e711761c45ec00b4768e2d575e"></a><!-- doxytag: member="llvm::TargetRegisterClass::SuperClasses" ref="a67d6a2e711761c45ec00b4768e2d575e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">sc_iterator</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#a67d6a2e711761c45ec00b4768e2d575e">llvm::TargetRegisterClass::SuperClasses</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00054">54</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00172">getSuperClasses()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00178">isASubClass()</a>.</p>

</div>
</div>
<a class="anchor" id="ab5d7f9c9e61be17dae283679fa67121a"></a><!-- doxytag: member="llvm::TargetRegisterClass::SuperRegIndices" ref="ab5d7f9c9e61be17dae283679fa67121a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t* <a class="el" href="classllvm_1_1TargetRegisterClass.html#ab5d7f9c9e61be17dae283679fa67121a">llvm::TargetRegisterClass::SuperRegIndices</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00047">47</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00165">getSuperRegIndices()</a>.</p>

</div>
</div>
<a class="anchor" id="adc67b915d8210f89dbb010d32cc43e73"></a><!-- doxytag: member="llvm::TargetRegisterClass::VTs" ref="adc67b915d8210f89dbb010d32cc43e73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">vt_iterator</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html#adc67b915d8210f89dbb010d32cc43e73">llvm::TargetRegisterClass::VTs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00045">45</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00106">hasType()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00115">vt_begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00119">vt_end()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:40:33 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
