#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../cmucal.h"

enum sfr_block_id {
	CMU_TOP = SFR_BLOCK_TYPE,
	CMU_MIF,
	CMU_S2D,
	CMU_APM,
	CMU_CHUB,
	CMU_CMGP,
	CMU_CORE,
	CMU_CPUCL0,
	CMU_DPU,
	CMU_PERI,
	CMU_VTS,
	CMU_FSYS,
	CMU_G3D,
	CMU_MFC,
	CMU_MODEM,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum sfr_id {
	OSC_LOCKTIME_RCO_400 = SFR_TYPE,
	OSC_CON0_RCO_400,
	OSC_CON1_RCO_400,
	OSC_CON2_RCO_400,
	OSC_CON3_RCO_400,
	OSC_CON4_RCO_400,
	PLL_LOCKTIME_PLL_SHARED0,
	PLL_CON3_PLL_SHARED0,
	PLL_CON9_PLL_SHARED0,
	PLL_CON8_PLL_SHARED0,
	PLL_LOCKTIME_PLL_SHARED1,
	PLL_CON3_PLL_SHARED1,
	PLL_CON9_PLL_SHARED1,
	PLL_CON8_PLL_SHARED1,
	PLL_LOCKTIME_PLL_AUD,
	PLL_CON3_PLL_AUD,
	PLL_CON9_PLL_AUD,
	PLL_CON8_PLL_AUD,
	PLL_LOCKTIME_PLL_MIF,
	PLL_CON3_PLL_MIF,
	PLL_LOCKTIME_PLL_MIF_S2D,
	PLL_CON3_PLL_MIF_S2D,
	CLK_CON_MUX_MUX_CLK_APM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI,
	CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE,
	CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC,
	CLK_CON_MUX_MUX_CLK_APM_TIMER,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS,
	CLK_CON_MUX_MUX_CLK_CHUB_TIMER,
	CLK_CON_MUX_MUX_CLK_CHUB_USI0,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C0,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C1,
	CLK_CON_MUX_CLK_CMGP_ADC,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C0,
	CLK_CON_MUX_MUX_CLK_CMGP_USI0,
	CLK_CON_MUX_MUX_CLK_CMGP_USI1,
	CLK_CON_MUX_MUX_CLK_CMGP_USI2,
	CLK_CON_MUX_MUX_CLK_CMGP_USI3,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C1,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C2,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C3,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C4,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C5,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C6,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD,
	CLK_CON_MUX_MUX_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUS,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG,
	CLK_CON_MUX_MUX_CLKCMU_MFC_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF,
	CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1,
	CLK_CON_MUX_MUX_CLK_CORE_GIC,
	CLK_CON_MUX_MUX_CORE_CMUREF,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CPU,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1,
	CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2,
	CLK_CON_MUX_MUX_MIF_CMUREF,
	CLK_CON_MUX_MUX_CLK_PERI_USI00_USI,
	CLK_CON_MUX_MUX_CLK_PERI_SPI,
	CLK_CON_MUX_MUX_CLK_S2D_CORE,
	CLK_CON_MUX_MUX_CLK_VTS_BUS,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER,
	PLL_CON1_MUX_CLKCMU_APM_BUS_USER,
	PLL_CON0_MUX_CLK_RCO_APM_USER,
	PLL_CON1_MUX_CLK_RCO_APM_USER,
	PLL_CON0_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER,
	PLL_CON1_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER,
	PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CHUB_BUS_USER,
	PLL_CON0_MUX_CLK_RCO_CHUB_USER,
	PLL_CON1_MUX_CLK_RCO_CHUB_USER,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CORE_SSS_USER,
	PLL_CON1_MUX_CLKCMU_CORE_SSS_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_CPU_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_BUSP_USER,
	PLL_CON0_MUX_CLKCMU_DPU_AUD_CPU_USER,
	PLL_CON1_MUX_CLKCMU_DPU_AUD_CPU_USER,
	PLL_CON0_MUX_CLKCMU_DPU_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DPU_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DPU_AUD_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DPU_AUD_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DPU_AUDIF_USER,
	PLL_CON1_MUX_CLKCMU_DPU_AUDIF_USER,
	PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_FSYS_BUS_USER,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER,
	PLL_CON1_MUX_CLKCMU_FSYS_MMC_CARD_USER,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER,
	PLL_CON1_MUX_CLKCMU_FSYS_MMC_EMBD_USER,
	PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER,
	PLL_CON1_MUX_CLKCMU_FSYS_USB20DRD_USER,
	PLL_CON0_MUX_CLKCMU_G3D_BUS_USER,
	PLL_CON1_MUX_CLKCMU_G3D_BUS_USER,
	PLL_CON0_MUX_CLKCMU_MFC_BUSD_USER,
	PLL_CON1_MUX_CLKCMU_MFC_BUSD_USER,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERI_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERI_IP_USER,
	PLL_CON1_MUX_CLKCMU_PERI_IP_USER,
	PLL_CON0_MUX_CLKCMU_PERI_UART_USER,
	PLL_CON1_MUX_CLKCMU_PERI_UART_USER,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON0_MUX_CLKCMU_VTS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_VTS_BUS_USER,
	PLL_CON0_MUX_CLK_RCO_VTS_USER,
	PLL_CON1_MUX_CLK_RCO_VTS_USER,
	CLK_CON_DIV_DIV_CLK_APM_BUS,
	CLK_CON_DIV_CLKCMU_VTS_BUS,
	CLK_CON_DIV_CLKCMU_CHUB_BUS,
	CLK_CON_DIV_CLKCMU_CMGP_PERI,
	CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS,
	CLK_CON_DIV_DIV_CLK_CHUB_USI0,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C0,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C1,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C0,
	CLK_CON_DIV_DIV_CLK_CMGP_USI0,
	CLK_CON_DIV_DIV_CLK_CMGP_USI1,
	CLK_CON_DIV_DIV_CLK_CMGP_USI2,
	CLK_CON_DIV_DIV_CLK_CMGP_USI3,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C1,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C2,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C3,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C4,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C5,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C6,
	CLK_CON_DIV_CLKCMU_DPU_BUS,
	CLK_CON_DIV_CLKCMU_FSYS_BUS,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK,
	CLK_CON_DIV_CLKCMU_PERI_BUS,
	CLK_CON_DIV_CLKCMU_PERI_IP,
	CLK_CON_DIV_CLKCMU_APM_BUS,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG,
	CLK_CON_DIV_CLKCMU_MIF_BUSP,
	CLK_CON_DIV_CLKCMU_FSYS_USB20DRD,
	CLK_CON_DIV_CLKCMU_CPUCL0_CPU,
	CLK_CON_DIV_CLKCMU_G3D_BUS,
	CLK_CON_DIV_CLKCMU_DPU_AUD_CPU,
	CLK_CON_DIV_CLKCMU_MFC_BUS,
	CLK_CON_DIV_CLKCMU_PERI_UART,
	CLK_CON_DIV_CLKCMU_CORE_BUS,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK,
	CLK_CON_DIV_CLKCMU_CORE_SSS,
	CLK_CON_DIV_CLKCMU_CPUCL0_BUSP,
	CLK_CON_DIV_CLKCMU_CMU_BOOST,
	CLK_CON_DIV_CLKCMU_DPU_AUD_BUS,
	CLK_CON_DIV_CLKCMU_DPU_AUDIF,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP,
	CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP,
	CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP,
	CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2,
	CLK_CON_DIV_CLK_DPU_AUD_DMIC,
	CLK_CON_DIV_CLK_DPU_AUD_MCLK,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_0,
	CLK_CON_DIV_DIV_CLK_PERI_SPI,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_USI,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_1,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_2,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_3,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF,
	CLK_CON_DIV_CLK_VTS_DMIC,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2,
	CLK_CON_DIV_DIV_CLK_VTS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK,
	CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC,
	CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE,
	CLK_CON_GAT_GATE_DIV_CLK_APM_BUS,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_MFC_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_0,
	CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_1,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_2,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_3,
	CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0,
	CLK_CON_DIV_CLK_MIF_BUSD,
	CLK_CON_DIV_CLKCMU_OTP,
	CLK_CON_DIV_CLK_MIF_BUSD_S2D,
	QCH_CON_APBIF_GPIO_ALIVE_QCH,
	QCH_CON_APBIF_PMU_ALIVE_QCH,
	QCH_CON_APBIF_RTC_QCH,
	QCH_CON_APBIF_RTC_CHUB_QCH,
	QCH_CON_APBIF_RTC_TOP_QCH,
	QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH,
	QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH,
	QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH,
	QCH_CON_APM_CMU_APM_QCH,
	QCH_CON_D_TZPC_ALIVE_0_QCH,
	QCH_CON_GREBE_APM_QCH_GREBE,
	QCH_CON_GREBE_APM_QCH_DBG,
	QCH_CON_GREBE_DBGCORE_QCH_GREBE,
	QCH_CON_GREBE_DBGCORE_QCH_DBG,
	QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH,
	QCH_CON_I3C_PMIC_QCH_PCLK,
	QCH_CON_I3C_PMIC_QCH_SCLK,
	QCH_CON_INTMEM_ALIVE_QCH,
	QCH_CON_MAILBOX_APM_AP_QCH,
	QCH_CON_MAILBOX_APM_CHUB_QCH,
	QCH_CON_MAILBOX_APM_CP_QCH,
	QCH_CON_MAILBOX_APM_GNSS_QCH,
	QCH_CON_MAILBOX_APM_VTS_QCH,
	QCH_CON_MAILBOX_APM_WLBT_QCH,
	QCH_CON_MAILBOX_AP_CHUB_QCH,
	QCH_CON_MAILBOX_AP_CP_QCH,
	QCH_CON_MAILBOX_AP_CP_S_QCH,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH,
	QCH_CON_MAILBOX_AP_GNSS_QCH,
	QCH_CON_MAILBOX_AP_WLAN_QCH,
	QCH_CON_MAILBOX_AP_WPAN_QCH,
	QCH_CON_MAILBOX_CP_CHUB_QCH,
	QCH_CON_MAILBOX_CP_GNSS_QCH,
	QCH_CON_MAILBOX_CP_WLAN_QCH,
	QCH_CON_MAILBOX_CP_WPAN_QCH,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH,
	QCH_CON_MAILBOX_WLBT_CHUB0_QCH,
	QCH_CON_MAILBOX_WLBT_CHUB1_QCH,
	QCH_CON_PMU_INTR_GEN_QCH,
	QCH_CON_ROM_CRC32_HOST_QCH,
	QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH,
	QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH,
	QCH_CON_SLH_AXI_MI_C_CHUB_QCH,
	QCH_CON_SLH_AXI_MI_C_GNSS_QCH,
	QCH_CON_SLH_AXI_MI_C_MODEM_QCH,
	QCH_CON_SLH_AXI_MI_C_VTS_QCH,
	QCH_CON_SLH_AXI_MI_C_WLBT_QCH,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH,
	QCH_CON_SLH_AXI_SI_D_ALIVE_QCH,
	QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH,
	QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH,
	QCH_CON_SLH_AXI_SI_LP_CHUB_QCH,
	QCH_CON_SLH_AXI_SI_LP_VTS_QCH,
	QCH_CON_SYSREG_APM_QCH,
	QCH_CON_UART_DBGCORE_QCH,
	QCH_CON_WDT_APM_QCH,
	QCH_CON_WDT_DBGCORE_QCH,
	QCH_CON_BAAW_C_CHUB_QCH,
	QCH_CON_BAAW_D_CHUB_QCH,
	QCH_CON_CHUB_CMU_CHUB_QCH,
	QCH_CON_CM4_CHUB_QCH,
	DMYQCH_CON_DAPASYNC_CHUB_QCH,
	QCH_CON_D_TZPC_CHUB_QCH,
	QCH_CON_I2C_CHUB0_QCH,
	QCH_CON_I2C_CHUB1_QCH,
	QCH_CON_PDMA_CHUB_QCH,
	QCH_CON_PPMU_CHUB_QCH,
	QCH_CON_PWM_CHUB_QCH,
	QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH,
	QCH_CON_SLH_AXI_MI_LP_CHUB_QCH,
	QCH_CON_SLH_AXI_MI_P_CHUB_QCH,
	QCH_CON_SLH_AXI_SI_C_CHUB_QCH,
	QCH_CON_SLH_AXI_SI_D_CHUB_QCH,
	QCH_CON_SWEEPER_C_CHUB_QCH,
	QCH_CON_SWEEPER_D_CHUB_QCH,
	QCH_CON_SYSREG_CHUB_QCH,
	QCH_CON_TIMER_CHUB_QCH,
	QCH_CON_USI_CHUB_QCH,
	QCH_CON_WDT_CHUB0_QCH,
	QCH_CON_WDT_CHUB1_QCH,
	QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN,
	QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK,
	QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK,
	QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG,
	QCH_CON_ADC_CMGP_QCH_S0,
	QCH_CON_ADC_CMGP_QCH_S1,
	DMYQCH_CON_ADC_CMGP_QCH_ADC,
	QCH_CON_APBIF_GPIO_CMGP_QCH,
	QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH,
	QCH_CON_APBIF_SYSREG_CMGP2CP_QCH,
	QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH,
	QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH,
	QCH_CON_CMGP_CMU_CMGP_QCH,
	QCH_CON_D_TZPC_ALIVE_1_QCH,
	QCH_CON_I2C_CMGP0_QCH,
	QCH_CON_I2C_CMGP1_QCH,
	QCH_CON_I2C_CMGP2_QCH,
	QCH_CON_I2C_CMGP3_QCH,
	QCH_CON_I2C_CMGP4_QCH,
	QCH_CON_I2C_CMGP5_QCH,
	QCH_CON_I2C_CMGP6_QCH,
	QCH_CON_SYSREG_CMGP_QCH,
	QCH_CON_USI_CMGP0_QCH,
	QCH_CON_USI_CMGP1_QCH,
	QCH_CON_USI_CMGP2_QCH,
	QCH_CON_USI_CMGP3_QCH,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH,
	DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH,
	QCH_CON_BAAW_P_CHUB_QCH,
	QCH_CON_BAAW_P_GNSS_QCH,
	QCH_CON_BAAW_P_MODEM_QCH,
	QCH_CON_BAAW_P_VTS_QCH,
	QCH_CON_BAAW_P_WLBT_QCH,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH,
	QCH_CON_CORE_CMU_CORE_QCH,
	QCH_CON_D_TZPC_CORE_QCH,
	QCH_CON_GIC400_AIHWACG_QCH,
	QCH_CON_LH_AXI_MI_D_CPUCL0_QCH,
	QCH_CON_LH_AXI_MI_D_DPU_QCH,
	QCH_CON_LH_AXI_MI_D_G3D_QCH,
	QCH_CON_LH_AXI_SI_D0_MIF_QCH,
	QCH_CON_LH_AXI_SI_D1_MIF_QCH,
	QCH_CON_LH_AXI_SI_D2_MIF_QCH,
	QCH_CON_LH_AXI_SI_D3_MIF_QCH,
	QCH_CON_PDMA_CORE_QCH,
	QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH,
	QCH_CON_RTIC_QCH,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH,
	QCH_CON_SIREX_QCH,
	QCH_CON_SLH_AXI_MI_D0_MODEM_QCH,
	QCH_CON_SLH_AXI_MI_D1_MODEM_QCH,
	QCH_CON_SLH_AXI_MI_D_ALIVE_QCH,
	QCH_CON_SLH_AXI_MI_D_CHUB_QCH,
	QCH_CON_SLH_AXI_MI_D_CSSYS_QCH,
	QCH_CON_SLH_AXI_MI_D_FSYS_QCH,
	QCH_CON_SLH_AXI_MI_D_GNSS_QCH,
	QCH_CON_SLH_AXI_MI_D_MFC_QCH,
	QCH_CON_SLH_AXI_MI_D_VTS_QCH,
	QCH_CON_SLH_AXI_MI_D_WLBT_QCH,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH,
	QCH_CON_SLH_AXI_SI_P_CHUB_QCH,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH,
	QCH_CON_SLH_AXI_SI_P_FSYS_QCH,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH,
	QCH_CON_SLH_AXI_SI_P_GNSS_QCH,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH,
	QCH_CON_SLH_AXI_SI_P_MIF_QCH,
	QCH_CON_SLH_AXI_SI_P_MODEM_QCH,
	QCH_CON_SLH_AXI_SI_P_PERI_QCH,
	QCH_CON_SLH_AXI_SI_P_VTS_QCH,
	QCH_CON_SLH_AXI_SI_P_WLBT_QCH,
	QCH_CON_SPDMA_CORE_QCH,
	QCH_CON_SSS_QCH,
	QCH_CON_SYSREG_CORE_QCH,
	QCH_CON_TREX_D_CORE_QCH,
	QCH_CON_TREX_P_CORE_QCH,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK,
	QCH_CON_CLUSTER0_QCH_SCLK,
	QCH_CON_CLUSTER0_QCH_ATCLK,
	QCH_CON_CLUSTER0_QCH_PDBGCLK,
	QCH_CON_CLUSTER0_QCH_GICCLK,
	QCH_CON_CLUSTER0_QCH_PCLK,
	QCH_CON_CLUSTER0_QCH_DBG_PD,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH,
	QCH_CON_CSSYS_DBG_QCH,
	QCH_CON_D_TZPC_CPUCL0_QCH,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH,
	QCH_CON_LH_AXI_SI_D_CPUCL0_QCH,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH,
	QCH_CON_PPMU_CPUCL0_QCH,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH,
	QCH_CON_SECJTAG_QCH,
	QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH,
	QCH_CON_SLH_AXI_SI_D_CSSYS_QCH,
	QCH_CON_SYSREG_CPUCL0_QCH,
	DMYQCH_CON_AUD_QCH_CPU,
	QCH_CON_AUD_QCH_ACLK,
	QCH_CON_AUD_QCH_BCLK0,
	QCH_CON_AUD_QCH_BCLK1,
	QCH_CON_AUD_QCH_BCLK2,
	QCH_CON_AUD_QCH_CCLK_ASB,
	QCH_CON_AUD_QCH_CNT,
	DMYQCH_CON_DFTMUX_DPU_QCH,
	DMYQCH_CON_DMIC_QCH,
	QCH_CON_DPU_QCH_S_DPP,
	QCH_CON_DPU_QCH_S_DMA,
	QCH_CON_DPU_QCH_S_DECON,
	QCH_CON_DPU_CMU_DPU_QCH,
	QCH_CON_D_TZPC_DPU_QCH,
	QCH_CON_GPIO_DPU_QCH,
	QCH_CON_LH_AXI_SI_D_DPU_QCH,
	QCH_CON_PPMU_AUD_QCH,
	QCH_CON_PPMU_DPU_QCH,
	QCH_CON_QE_AUD_QCH,
	QCH_CON_QE_DPU_QCH,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH,
	QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH,
	QCH_CON_SYSMMU_AUD_QCH,
	QCH_CON_SYSMMU_DPU_QCH,
	QCH_CON_SYSREG_DPU_QCH,
	QCH_CON_WDT_AUD_QCH,
	QCH_CON_D_TZPC_FSYS_QCH,
	QCH_CON_FSYS_CMU_FSYS_QCH,
	QCH_CON_GPIO_FSYS_QCH,
	QCH_CON_MMC_CARD_QCH,
	QCH_CON_MMC_EMBD_QCH,
	QCH_CON_PPMU_FSYS_QCH,
	QCH_CON_SLH_AXI_MI_P_FSYS_QCH,
	QCH_CON_SLH_AXI_SI_D_FSYS_QCH,
	QCH_CON_SYSREG_FSYS_QCH,
	QCH_CON_USB20DRD_TOP_QCH_LINK,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK,
	QCH_CON_D_TZPC_G3D_QCH,
	QCH_CON_G3D_QCH,
	QCH_CON_G3D_CMU_G3D_QCH,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH,
	QCH_CON_LH_AXI_SI_D_G3D_QCH,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH,
	QCH_CON_PPMU_G3D_QCH,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH,
	QCH_CON_SYSREG_G3D_QCH,
	QCH_CON_BL_QCH,
	QCH_CON_D_TZPC_MFC_QCH,
	QCH_CON_MFC_QCH,
	QCH_CON_MFC_CMU_MFC_QCH,
	QCH_CON_PPMU_MFC_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH,
	QCH_CON_SLH_AXI_SI_D_MFC_QCH,
	QCH_CON_SYSMMU_MFC_QCH,
	QCH_CON_SYSREG_MFC_QCH,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH,
	QCH_CON_DMC_QCH,
	QCH_CON_D_TZPC_MIF_QCH,
	QCH_CON_LH_AXI_MI_D0_MIF_QCH,
	QCH_CON_LH_AXI_MI_D1_MIF_QCH,
	QCH_CON_LH_AXI_MI_D2_MIF_QCH,
	QCH_CON_LH_AXI_MI_D3_MIF_QCH,
	QCH_CON_MIF_CMU_MIF_QCH,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH,
	QCH_CON_SYSREG_MIF_QCH,
	QCH_CON_MODEM_CMU_MODEM_QCH,
	QCH_CON_BUSIF_TMU_QCH,
	DMYQCH_CON_DFTMUX_PERI_QCH,
	QCH_CON_D_TZPC_PERI_QCH,
	QCH_CON_GPIO_PERI_QCH,
	QCH_CON_I2C_0_QCH,
	QCH_CON_I2C_1_QCH,
	QCH_CON_I2C_2_QCH,
	QCH_CON_I2C_3_QCH,
	QCH_CON_MCT_QCH,
	QCH_CON_OTP_CON_TOP_QCH,
	QCH_CON_PERI_CMU_PERI_QCH,
	QCH_CON_PWM_MOTOR_QCH,
	QCH_CON_SLH_AXI_MI_P_PERI_QCH,
	QCH_CON_SYSREG_PERI_QCH,
	QCH_CON_USI00_I2C_QCH,
	QCH_CON_USI00_USI_QCH,
	QCH_CON_USI_SPI_QCH,
	QCH_CON_USI_UART_QCH,
	QCH_CON_WDT0_QCH,
	QCH_CON_WDT1_QCH,
	DMYQCH_CON_BIS_S2D_QCH,
	QCH_CON_S2D_CMU_S2D_QCH,
	QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH,
	QCH_CON_BAAW_C_VTS_QCH,
	QCH_CON_BAAW_D_VTS_QCH,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU,
	QCH_CON_DMIC_AHB0_QCH,
	QCH_CON_DMIC_AHB1_QCH,
	QCH_CON_DMIC_IF_QCH_PCLK,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK,
	QCH_CON_D_TZPC_VTS_QCH,
	QCH_CON_GPIO_VTS_QCH,
	QCH_CON_HWACG_SYS_DMIC0_QCH,
	QCH_CON_HWACG_SYS_DMIC1_QCH,
	QCH_CON_MAILBOX_AP_VTS_QCH,
	QCH_CON_MAILBOX_AUD_VTS_QCH,
	QCH_CON_PPMU_VTS_QCH,
	QCH_CON_SLH_AXI_MI_LP_VTS_QCH,
	QCH_CON_SLH_AXI_MI_P_VTS_QCH,
	QCH_CON_SLH_AXI_SI_C_VTS_QCH,
	QCH_CON_SLH_AXI_SI_D_VTS_QCH,
	QCH_CON_SWEEPER_C_VTS_QCH,
	QCH_CON_SWEEPER_D_VTS_QCH,
	QCH_CON_SYSREG_VTS_QCH,
	QCH_CON_TIMER_VTS_QCH,
	QCH_CON_VTS_CMU_VTS_QCH,
	QCH_CON_WDT_VTS_QCH,
	DMYQCH_CON_U_DMIC_CLK_MUX_QCH,
	APM_CMU_APM_CONTROLLER_OPTION,
	CHUB_CMU_CHUB_CONTROLLER_OPTION,
	CMGP_CMU_CMGP_CONTROLLER_OPTION,
	CMU_CMU_TOP_CONTROLLER_OPTION,
	CORE_CMU_CORE_CONTROLLER_OPTION,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION,
	DPU_CMU_DPU_CONTROLLER_OPTION,
	FSYS_CMU_FSYS_CONTROLLER_OPTION,
	G3D_CMU_G3D_CONTROLLER_OPTION,
	MFC_CMU_MFC_CONTROLLER_OPTION,
	MIF_CMU_MIF_CONTROLLER_OPTION,
	MODEM_CMU_MODEM_CONTROLLER_OPTION,
	PERI_CMU_PERI_CONTROLLER_OPTION,
	S2D_CMU_S2D_CONTROLLER_OPTION,
	VTS_CMU_VTS_CONTROLLER_OPTION,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

enum sfr_access_id {
	OSC_LOCKTIME_RCO_400_OSC_LOCK_TIME = SFR_ACCESS_TYPE,
	OSC_CON0_RCO_400_MUX_BUSY,
	OSC_CON0_RCO_400_MUX_SEL,
	OSC_CON1_RCO_400_ENABLE_AUTOMATIC_CLKGATING,
	PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED0_ENABLE,
	PLL_CON3_PLL_SHARED0_STABLE,
	PLL_CON3_PLL_SHARED0_DIV_P,
	PLL_CON3_PLL_SHARED0_DIV_M,
	PLL_CON3_PLL_SHARED0_DIV_S,
	PLL_CON9_PLL_SHARED0_K,
	PLL_CON8_PLL_SHARED0_F,
	PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED1_ENABLE,
	PLL_CON3_PLL_SHARED1_STABLE,
	PLL_CON3_PLL_SHARED1_DIV_P,
	PLL_CON3_PLL_SHARED1_DIV_M,
	PLL_CON3_PLL_SHARED1_DIV_S,
	PLL_CON9_PLL_SHARED1_K,
	PLL_CON8_PLL_SHARED1_F,
	PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME,
	PLL_CON3_PLL_AUD_ENABLE,
	PLL_CON3_PLL_AUD_STABLE,
	PLL_CON3_PLL_AUD_DIV_P,
	PLL_CON3_PLL_AUD_DIV_M,
	PLL_CON3_PLL_AUD_DIV_S,
	PLL_CON9_PLL_AUD_K,
	PLL_CON8_PLL_AUD_F,
	PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_ENABLE,
	PLL_CON3_PLL_MIF_STABLE,
	PLL_CON3_PLL_MIF_DIV_P,
	PLL_CON3_PLL_MIF_DIV_M,
	PLL_CON3_PLL_MIF_DIV_S,
	PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_S2D_ENABLE,
	PLL_CON3_PLL_MIF_S2D_STABLE,
	PLL_CON3_PLL_MIF_S2D_DIV_P,
	PLL_CON3_PLL_MIF_S2D_DIV_M,
	PLL_CON3_PLL_MIF_S2D_DIV_S,
	CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CMGP_PERI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_UART_DBGCORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_APM_TIMER_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_TIMER_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_TIMER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_TIMER_SELECT,
	CLK_CON_MUX_MUX_CLK_CHUB_TIMER_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_TIMER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_USI0_SELECT,
	CLK_CON_MUX_MUX_CLK_CHUB_USI0_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C0_SELECT,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C0_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C1_SELECT,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C1_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_CLK_CMGP_ADC_SELECT,
	CLK_CON_MUX_CLK_CMGP_ADC_BUSY,
	CLK_CON_MUX_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C0_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C0_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI0_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_USI0_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI1_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_USI1_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI2_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_USI2_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI3_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_USI3_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C1_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C1_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C2_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C2_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C3_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C3_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C4_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C4_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C5_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C5_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C6_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C6_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFC_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFC_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPU_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MODEM_SHARED1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_SELECT,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_BUSY,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CORE_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CORE_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH_SELECT,
	CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH_BUSY,
	CLK_CON_MUX_MUX_CLK_DPU_AUD_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERI_SPI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERI_SPI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERI_SPI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_VTS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_VTS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLK_RCO_APM_USER_MUX_SEL,
	PLL_CON0_MUX_CLK_RCO_APM_USER_BUSY,
	PLL_CON1_MUX_CLK_RCO_APM_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER_BUSY,
	PLL_CON1_MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CHUB_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLK_RCO_CHUB_USER_MUX_SEL,
	PLL_CON0_MUX_CLK_RCO_CHUB_USER_BUSY,
	PLL_CON1_MUX_CLK_RCO_CHUB_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CORE_SSS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_CPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPU_AUD_CPU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPU_AUD_CPU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPU_AUD_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPU_AUD_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPU_AUD_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPU_AUDIF_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPU_AUDIF_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPU_AUDIF_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS_MMC_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_FSYS_USB20DRD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFC_BUSD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFC_BUSD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFC_BUSD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERI_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_IP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERI_IP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERI_IP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_UART_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERI_UART_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERI_UART_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_VTS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLK_RCO_VTS_USER_MUX_SEL,
	PLL_CON0_MUX_CLK_RCO_VTS_USER_BUSY,
	PLL_CON1_MUX_CLK_RCO_VTS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_VTS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_VTS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CHUB_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CHUB_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CMGP_PERI_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CMGP_PERI_BUSY,
	CLK_CON_DIV_CLKCMU_CMGP_PERI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_UART_DBGCORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_USI0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CHUB_USI0_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C0_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C1_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C0_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_USI0_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_USI1_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_USI2_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI3_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_USI3_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C1_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C2_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C3_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C3_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C4_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C4_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C5_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C5_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C6_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C6_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPU_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPU_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_DIVRATIO,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERI_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERI_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_APM_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_DIVRATIO,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_CPU_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_CPU_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPU_AUD_CPU_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPU_AUD_CPU_BUSY,
	CLK_CON_DIV_CLKCMU_DPU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFC_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFC_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_MFC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_UART_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERI_UART_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_DIVRATIO,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_SSS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CORE_SSS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_BUSP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_BUSP_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CMU_BOOST_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CMU_BOOST_BUSY,
	CLK_CON_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPU_AUD_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPU_AUD_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DPU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPU_AUDIF_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPU_AUDIF_BUSY,
	CLK_CON_DIV_CLKCMU_DPU_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_DPU_AUD_DMIC_DIVRATIO,
	CLK_CON_DIV_CLK_DPU_AUD_DMIC_BUSY,
	CLK_CON_DIV_CLK_DPU_AUD_DMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_DPU_AUD_MCLK_DIVRATIO,
	CLK_CON_DIV_CLK_DPU_AUD_MCLK_BUSY,
	CLK_CON_DIV_CLK_DPU_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT_BUSY,
	CLK_CON_DIV_DIV_CLK_DPU_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_MFC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_0_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_1_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_2_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_3_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_3_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_I2C_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_VTS_DMIC_DIVRATIO,
	CLK_CON_DIV_CLK_VTS_DMIC_BUSY,
	CLK_CON_DIV_CLK_VTS_DMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CMGP_PERI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC_CG_VAL,
	CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC_MANUAL,
	CLK_CON_GAT_GATE_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE_CG_VAL,
	CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE_MANUAL,
	CLK_CON_GAT_GATE_DIV_CLK_APM_UART_DBGCORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_DIV_CLK_APM_BUS_CG_VAL,
	CLK_CON_GAT_GATE_DIV_CLK_APM_BUS_MANUAL,
	CLK_CON_GAT_GATE_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFC_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK_MANUAL,
	CLK_CON_GAT_GATE_CLK_CLUSTER_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_0_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_0_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_1_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_1_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_2_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_2_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_3_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_3_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_I2C_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_RTC_QCH_ENABLE,
	QCH_CON_APBIF_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_RTC_CHUB_QCH_ENABLE,
	QCH_CON_APBIF_RTC_CHUB_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_RTC_TOP_QCH_ENABLE,
	QCH_CON_APBIF_RTC_TOP_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_TOP_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_ENABLE,
	QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_CLOCK_REQ,
	QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_SYSREG_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_ENABLE,
	QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_CLOCK_REQ,
	QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_SYSREG_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_ENABLE,
	QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_CLOCK_REQ,
	QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_SYSREG_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_CMU_APM_QCH_ENABLE,
	QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ,
	QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL,
	QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_ALIVE_0_QCH_ENABLE,
	QCH_CON_D_TZPC_ALIVE_0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_ALIVE_0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_ALIVE_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBE_APM_QCH_GREBE_ENABLE,
	QCH_CON_GREBE_APM_QCH_GREBE_CLOCK_REQ,
	QCH_CON_GREBE_APM_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_GREBE_APM_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBE_APM_QCH_DBG_ENABLE,
	QCH_CON_GREBE_APM_QCH_DBG_CLOCK_REQ,
	QCH_CON_GREBE_APM_QCH_DBG_EXPIRE_VAL,
	QCH_CON_GREBE_APM_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBE_DBGCORE_QCH_GREBE_ENABLE,
	QCH_CON_GREBE_DBGCORE_QCH_GREBE_CLOCK_REQ,
	QCH_CON_GREBE_DBGCORE_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_GREBE_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBE_DBGCORE_QCH_DBG_ENABLE,
	QCH_CON_GREBE_DBGCORE_QCH_DBG_CLOCK_REQ,
	QCH_CON_GREBE_DBGCORE_QCH_DBG_EXPIRE_VAL,
	QCH_CON_GREBE_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_ENABLE,
	QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_CLOCK_REQ,
	QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_EXPIRE_VAL,
	QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C_PMIC_QCH_PCLK_ENABLE,
	QCH_CON_I3C_PMIC_QCH_PCLK_CLOCK_REQ,
	QCH_CON_I3C_PMIC_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_I3C_PMIC_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C_PMIC_QCH_SCLK_ENABLE,
	QCH_CON_I3C_PMIC_QCH_SCLK_CLOCK_REQ,
	QCH_CON_I3C_PMIC_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_I3C_PMIC_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_ALIVE_QCH_ENABLE,
	QCH_CON_INTMEM_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_CP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_CP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_CP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_VTS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CP_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CP_S_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CP_S_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CP_S_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CP_S_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_WLAN_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_WLAN_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_WLAN_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_WLAN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_WPAN_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_WPAN_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_WPAN_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_WPAN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_WLAN_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_WLAN_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_WLAN_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_WLAN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_WPAN_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_WPAN_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_WPAN_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_WPAN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_ENABLE,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_WLBT_CHUB0_QCH_ENABLE,
	QCH_CON_MAILBOX_WLBT_CHUB0_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_WLBT_CHUB0_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_WLBT_CHUB0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_WLBT_CHUB1_QCH_ENABLE,
	QCH_CON_MAILBOX_WLBT_CHUB1_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_WLBT_CHUB1_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_WLBT_CHUB1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PMU_INTR_GEN_QCH_ENABLE,
	QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ,
	QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL,
	QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ROM_CRC32_HOST_QCH_ENABLE,
	QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ,
	QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL,
	QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_GREBE_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_GREBE_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_C_CHUB_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_C_GNSS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_C_GNSS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_C_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_C_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_C_MODEM_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_C_MODEM_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_C_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_C_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_C_VTS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_C_WLBT_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_C_WLBT_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_C_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_C_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_LP_VTS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_LP_VTS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_LP_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_LP_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_APM_QCH_ENABLE,
	QCH_CON_SYSREG_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UART_DBGCORE_QCH_ENABLE,
	QCH_CON_UART_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_UART_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_UART_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_APM_QCH_ENABLE,
	QCH_CON_WDT_APM_QCH_CLOCK_REQ,
	QCH_CON_WDT_APM_QCH_EXPIRE_VAL,
	QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_DBGCORE_QCH_ENABLE,
	QCH_CON_WDT_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_WDT_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_WDT_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_C_CHUB_QCH_ENABLE,
	QCH_CON_BAAW_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_BAAW_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_D_CHUB_QCH_ENABLE,
	QCH_CON_BAAW_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CHUB_CMU_CHUB_QCH_ENABLE,
	QCH_CON_CHUB_CMU_CHUB_QCH_CLOCK_REQ,
	QCH_CON_CHUB_CMU_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_CHUB_CMU_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CM4_CHUB_QCH_ENABLE,
	QCH_CON_CM4_CHUB_QCH_CLOCK_REQ,
	QCH_CON_CM4_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_CM4_CHUB_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DAPASYNC_CHUB_QCH_ENABLE,
	DMYQCH_CON_DAPASYNC_CHUB_QCH_CLOCK_REQ,
	DMYQCH_CON_DAPASYNC_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CHUB_QCH_ENABLE,
	QCH_CON_D_TZPC_CHUB_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CHUB0_QCH_ENABLE,
	QCH_CON_I2C_CHUB0_QCH_CLOCK_REQ,
	QCH_CON_I2C_CHUB0_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CHUB0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CHUB1_QCH_ENABLE,
	QCH_CON_I2C_CHUB1_QCH_CLOCK_REQ,
	QCH_CON_I2C_CHUB1_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CHUB1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA_CHUB_QCH_ENABLE,
	QCH_CON_PDMA_CHUB_QCH_CLOCK_REQ,
	QCH_CON_PDMA_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_PDMA_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CHUB_QCH_ENABLE,
	QCH_CON_PPMU_CHUB_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PWM_CHUB_QCH_ENABLE,
	QCH_CON_PWM_CHUB_QCH_CLOCK_REQ,
	QCH_CON_PWM_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_PWM_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_CHUB_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_C_CHUB_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_D_CHUB_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_C_CHUB_QCH_ENABLE,
	QCH_CON_SWEEPER_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_D_CHUB_QCH_ENABLE,
	QCH_CON_SWEEPER_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CHUB_QCH_ENABLE,
	QCH_CON_SYSREG_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TIMER_CHUB_QCH_ENABLE,
	QCH_CON_TIMER_CHUB_QCH_CLOCK_REQ,
	QCH_CON_TIMER_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_TIMER_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CHUB_QCH_ENABLE,
	QCH_CON_USI_CHUB_QCH_CLOCK_REQ,
	QCH_CON_USI_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_USI_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CHUB0_QCH_ENABLE,
	QCH_CON_WDT_CHUB0_QCH_CLOCK_REQ,
	QCH_CON_WDT_CHUB0_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CHUB0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CHUB1_QCH_ENABLE,
	QCH_CON_WDT_CHUB1_QCH_CLOCK_REQ,
	QCH_CON_WDT_CHUB1_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CHUB1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_ENABLE,
	QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_CLOCK_REQ,
	QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_EXPIRE_VAL,
	QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN_IGNORE_FORCE_PM_EN,
	QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_ENABLE,
	QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_CLOCK_REQ,
	QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_EXPIRE_VAL,
	QCH_CON_YAMIN_MCU_CHUB_QCH_IWICCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_ENABLE,
	QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_CLOCK_REQ,
	QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_EXPIRE_VAL,
	QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_ENABLE,
	QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_CLOCK_REQ,
	QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_EXPIRE_VAL,
	QCH_CON_YAMIN_MCU_CHUB_QCH_PWRDBG_IGNORE_FORCE_PM_EN,
	QCH_CON_ADC_CMGP_QCH_S0_ENABLE,
	QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ,
	QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL,
	QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_ADC_CMGP_QCH_S1_ENABLE,
	QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ,
	QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL,
	QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADC_CMGP_QCH_ADC_ENABLE,
	DMYQCH_CON_ADC_CMGP_QCH_ADC_CLOCK_REQ,
	DMYQCH_CON_ADC_CMGP_QCH_ADC_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_GPIO_CMGP_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_CMGP_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_ENABLE,
	QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_CLOCK_REQ,
	QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_SYSREG_CMGP2CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_ENABLE,
	QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_CLOCK_REQ,
	QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_SYSREG_CMGP2CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_ENABLE,
	QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_CLOCK_REQ,
	QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_SYSREG_CMGP2GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_ENABLE,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_ENABLE,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_CLOCK_REQ,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_SYSREG_CMGP2PMU_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_ENABLE,
	QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_CLOCK_REQ,
	QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_SYSREG_CMGP2WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE,
	QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ,
	QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_ALIVE_1_QCH_ENABLE,
	QCH_CON_D_TZPC_ALIVE_1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_ALIVE_1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_ALIVE_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP0_QCH_ENABLE,
	QCH_CON_I2C_CMGP0_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP0_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP1_QCH_ENABLE,
	QCH_CON_I2C_CMGP1_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP1_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP2_QCH_ENABLE,
	QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP2_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP3_QCH_ENABLE,
	QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP3_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP4_QCH_ENABLE,
	QCH_CON_I2C_CMGP4_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP4_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP4_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP5_QCH_ENABLE,
	QCH_CON_I2C_CMGP5_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP5_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP5_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP6_QCH_ENABLE,
	QCH_CON_I2C_CMGP6_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP6_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP6_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP0_QCH_ENABLE,
	QCH_CON_USI_CMGP0_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP1_QCH_ENABLE,
	QCH_CON_USI_CMGP1_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP2_QCH_ENABLE,
	QCH_CON_USI_CMGP2_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP2_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP3_QCH_ENABLE,
	QCH_CON_USI_CMGP3_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP3_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH_ENABLE,
	DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH_CLOCK_REQ,
	DMYQCH_CON_AD_DAP_CSSYS_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_CHUB_QCH_ENABLE,
	QCH_CON_BAAW_P_CHUB_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_GNSS_QCH_ENABLE,
	QCH_CON_BAAW_P_GNSS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_MODEM_QCH_ENABLE,
	QCH_CON_BAAW_P_MODEM_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_VTS_QCH_ENABLE,
	QCH_CON_BAAW_P_VTS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_VTS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_WLBT_QCH_ENABLE,
	QCH_CON_BAAW_P_WLBT_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_WLBT_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CORE_CMU_CORE_QCH_ENABLE,
	QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ,
	QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL,
	QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CORE_QCH_ENABLE,
	QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GIC400_AIHWACG_QCH_ENABLE,
	QCH_CON_GIC400_AIHWACG_QCH_CLOCK_REQ,
	QCH_CON_GIC400_AIHWACG_QCH_EXPIRE_VAL,
	QCH_CON_GIC400_AIHWACG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_DPU_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_DPU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D_G3D_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D0_MIF_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D0_MIF_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D0_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D0_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D1_MIF_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D1_MIF_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D1_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D1_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D2_MIF_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D2_MIF_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D2_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D2_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D3_MIF_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D3_MIF_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D3_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D3_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA_CORE_QCH_ENABLE,
	QCH_CON_PDMA_CORE_QCH_CLOCK_REQ,
	QCH_CON_PDMA_CORE_QCH_EXPIRE_VAL,
	QCH_CON_PDMA_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_CORE_SSS_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RTIC_QCH_ENABLE,
	QCH_CON_RTIC_QCH_CLOCK_REQ,
	QCH_CON_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SIREX_QCH_ENABLE,
	QCH_CON_SIREX_QCH_CLOCK_REQ,
	QCH_CON_SIREX_QCH_EXPIRE_VAL,
	QCH_CON_SIREX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D1_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D_CHUB_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D_FSYS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D_FSYS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D_GNSS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D_GNSS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D_MFC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D_MFC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D_VTS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_D_WLBT_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_D_WLBT_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_D_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_D_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_CHUB_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_FSYS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_FSYS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_GNSS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_GNSS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MIF_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MIF_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_MODEM_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_MODEM_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_PERI_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_PERI_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_PERI_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_VTS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_VTS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_P_WLBT_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_P_WLBT_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_P_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_P_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPDMA_CORE_QCH_ENABLE,
	QCH_CON_SPDMA_CORE_QCH_CLOCK_REQ,
	QCH_CON_SPDMA_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SPDMA_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSS_QCH_ENABLE,
	QCH_CON_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CORE_QCH_ENABLE,
	QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_CORE_QCH_ENABLE,
	QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_CORE_QCH_ENABLE,
	QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_SCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_GICCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_GICCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_GICCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_GICCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE,
	QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSSYS_DBG_QCH_ENABLE,
	QCH_CON_CSSYS_DBG_QCH_CLOCK_REQ,
	QCH_CON_CSSYS_DBG_QCH_EXPIRE_VAL,
	QCH_CON_CSSYS_DBG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IG_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CPUCL0_QCH_ENABLE,
	QCH_CON_PPMU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SECJTAG_QCH_ENABLE,
	QCH_CON_SECJTAG_QCH_CLOCK_REQ,
	QCH_CON_SECJTAG_QCH_EXPIRE_VAL,
	QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_AUD_QCH_CPU_ENABLE,
	DMYQCH_CON_AUD_QCH_CPU_CLOCK_REQ,
	DMYQCH_CON_AUD_QCH_CPU_IGNORE_FORCE_PM_EN,
	QCH_CON_AUD_QCH_ACLK_ENABLE,
	QCH_CON_AUD_QCH_ACLK_CLOCK_REQ,
	QCH_CON_AUD_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_AUD_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_AUD_QCH_BCLK0_ENABLE,
	QCH_CON_AUD_QCH_BCLK0_CLOCK_REQ,
	QCH_CON_AUD_QCH_BCLK0_EXPIRE_VAL,
	QCH_CON_AUD_QCH_BCLK0_IGNORE_FORCE_PM_EN,
	QCH_CON_AUD_QCH_BCLK1_ENABLE,
	QCH_CON_AUD_QCH_BCLK1_CLOCK_REQ,
	QCH_CON_AUD_QCH_BCLK1_EXPIRE_VAL,
	QCH_CON_AUD_QCH_BCLK1_IGNORE_FORCE_PM_EN,
	QCH_CON_AUD_QCH_BCLK2_ENABLE,
	QCH_CON_AUD_QCH_BCLK2_CLOCK_REQ,
	QCH_CON_AUD_QCH_BCLK2_EXPIRE_VAL,
	QCH_CON_AUD_QCH_BCLK2_IGNORE_FORCE_PM_EN,
	QCH_CON_AUD_QCH_CCLK_ASB_ENABLE,
	QCH_CON_AUD_QCH_CCLK_ASB_CLOCK_REQ,
	QCH_CON_AUD_QCH_CCLK_ASB_EXPIRE_VAL,
	QCH_CON_AUD_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN,
	QCH_CON_AUD_QCH_CNT_ENABLE,
	QCH_CON_AUD_QCH_CNT_CLOCK_REQ,
	QCH_CON_AUD_QCH_CNT_EXPIRE_VAL,
	QCH_CON_AUD_QCH_CNT_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_DPU_QCH_ENABLE,
	DMYQCH_CON_DFTMUX_DPU_QCH_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_DPU_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_QCH_ENABLE,
	DMYQCH_CON_DMIC_QCH_CLOCK_REQ,
	DMYQCH_CON_DMIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_S_DPP_ENABLE,
	QCH_CON_DPU_QCH_S_DPP_CLOCK_REQ,
	QCH_CON_DPU_QCH_S_DPP_EXPIRE_VAL,
	QCH_CON_DPU_QCH_S_DPP_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_S_DMA_ENABLE,
	QCH_CON_DPU_QCH_S_DMA_CLOCK_REQ,
	QCH_CON_DPU_QCH_S_DMA_EXPIRE_VAL,
	QCH_CON_DPU_QCH_S_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_S_DECON_ENABLE,
	QCH_CON_DPU_QCH_S_DECON_CLOCK_REQ,
	QCH_CON_DPU_QCH_S_DECON_EXPIRE_VAL,
	QCH_CON_DPU_QCH_S_DECON_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_CMU_DPU_QCH_ENABLE,
	QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DPU_QCH_ENABLE,
	QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_DPU_QCH_ENABLE,
	QCH_CON_GPIO_DPU_QCH_CLOCK_REQ,
	QCH_CON_GPIO_DPU_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_DPU_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_DPU_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_AUD_QCH_ENABLE,
	QCH_CON_PPMU_AUD_QCH_CLOCK_REQ,
	QCH_CON_PPMU_AUD_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPU_QCH_ENABLE,
	QCH_CON_PPMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_AUD_QCH_ENABLE,
	QCH_CON_QE_AUD_QCH_CLOCK_REQ,
	QCH_CON_QE_AUD_QCH_EXPIRE_VAL,
	QCH_CON_QE_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_DPU_QCH_ENABLE,
	QCH_CON_QE_DPU_QCH_CLOCK_REQ,
	QCH_CON_QE_DPU_QCH_EXPIRE_VAL,
	QCH_CON_QE_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_DPU_CPU_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_AUD_QCH_ENABLE,
	QCH_CON_SYSMMU_AUD_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_AUD_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPU_QCH_ENABLE,
	QCH_CON_SYSMMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DPU_QCH_ENABLE,
	QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_AUD_QCH_ENABLE,
	QCH_CON_WDT_AUD_QCH_CLOCK_REQ,
	QCH_CON_WDT_AUD_QCH_EXPIRE_VAL,
	QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_FSYS_QCH_ENABLE,
	QCH_CON_D_TZPC_FSYS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_FSYS_CMU_FSYS_QCH_ENABLE,
	QCH_CON_FSYS_CMU_FSYS_QCH_CLOCK_REQ,
	QCH_CON_FSYS_CMU_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_FSYS_CMU_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_FSYS_QCH_ENABLE,
	QCH_CON_GPIO_FSYS_QCH_CLOCK_REQ,
	QCH_CON_GPIO_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_CARD_QCH_ENABLE,
	QCH_CON_MMC_CARD_QCH_CLOCK_REQ,
	QCH_CON_MMC_CARD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_EMBD_QCH_ENABLE,
	QCH_CON_MMC_EMBD_QCH_CLOCK_REQ,
	QCH_CON_MMC_EMBD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_EMBD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_FSYS_QCH_ENABLE,
	QCH_CON_PPMU_FSYS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_FSYS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_FSYS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_D_FSYS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_D_FSYS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_D_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_D_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_FSYS_QCH_ENABLE,
	QCH_CON_SYSREG_FSYS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_TOP_QCH_LINK_ENABLE,
	QCH_CON_USB20DRD_TOP_QCH_LINK_CLOCK_REQ,
	QCH_CON_USB20DRD_TOP_QCH_LINK_EXPIRE_VAL,
	QCH_CON_USB20DRD_TOP_QCH_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_ENABLE,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_CLOCK_REQ,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_EXPIRE_VAL,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_ENABLE,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_CLOCK_REQ,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3D_QCH_ENABLE,
	QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D_QCH_ENABLE,
	QCH_CON_G3D_QCH_CLOCK_REQ,
	QCH_CON_G3D_QCH_EXPIRE_VAL,
	QCH_CON_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D_CMU_G3D_QCH_ENABLE,
	QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ,
	QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL,
	QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_IP_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_D_G3D_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_D_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_D_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_D_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH_ENABLE,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_SI_IP_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D_QCH_ENABLE,
	QCH_CON_PPMU_G3D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3D_QCH_ENABLE,
	QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BL_QCH_ENABLE,
	QCH_CON_BL_QCH_CLOCK_REQ,
	QCH_CON_BL_QCH_EXPIRE_VAL,
	QCH_CON_BL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MFC_QCH_ENABLE,
	QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_QCH_ENABLE,
	QCH_CON_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_CMU_MFC_QCH_ENABLE,
	QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MFC_QCH_ENABLE,
	QCH_CON_PPMU_MFC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MFC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_D_MFC_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_D_MFC_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_D_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_D_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_MFC_QCH_ENABLE,
	QCH_CON_SYSMMU_MFC_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MFC_QCH_ENABLE,
	QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC_QCH_ENABLE,
	QCH_CON_DMC_QCH_CLOCK_REQ,
	QCH_CON_DMC_QCH_EXPIRE_VAL,
	QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MIF_QCH_ENABLE,
	QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D0_MIF_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D0_MIF_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D0_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D0_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D1_MIF_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D1_MIF_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D1_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D1_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D2_MIF_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D2_MIF_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D2_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D2_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_AXI_MI_D3_MIF_QCH_ENABLE,
	QCH_CON_LH_AXI_MI_D3_MIF_QCH_CLOCK_REQ,
	QCH_CON_LH_AXI_MI_D3_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LH_AXI_MI_D3_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF_CMU_MIF_QCH_ENABLE,
	QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ,
	QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL,
	QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF_QCH_ENABLE,
	QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MODEM_CMU_MODEM_QCH_ENABLE,
	QCH_CON_MODEM_CMU_MODEM_QCH_CLOCK_REQ,
	QCH_CON_MODEM_CMU_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_MODEM_CMU_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_TMU_QCH_ENABLE,
	QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_PERI_QCH_ENABLE,
	DMYQCH_CON_DFTMUX_PERI_QCH_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERI_QCH_ENABLE,
	QCH_CON_D_TZPC_PERI_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERI_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERI_QCH_ENABLE,
	QCH_CON_GPIO_PERI_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERI_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_0_QCH_ENABLE,
	QCH_CON_I2C_0_QCH_CLOCK_REQ,
	QCH_CON_I2C_0_QCH_EXPIRE_VAL,
	QCH_CON_I2C_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_1_QCH_ENABLE,
	QCH_CON_I2C_1_QCH_CLOCK_REQ,
	QCH_CON_I2C_1_QCH_EXPIRE_VAL,
	QCH_CON_I2C_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_2_QCH_ENABLE,
	QCH_CON_I2C_2_QCH_CLOCK_REQ,
	QCH_CON_I2C_2_QCH_EXPIRE_VAL,
	QCH_CON_I2C_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_3_QCH_ENABLE,
	QCH_CON_I2C_3_QCH_CLOCK_REQ,
	QCH_CON_I2C_3_QCH_EXPIRE_VAL,
	QCH_CON_I2C_3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCT_QCH_ENABLE,
	QCH_CON_MCT_QCH_CLOCK_REQ,
	QCH_CON_MCT_QCH_EXPIRE_VAL,
	QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_TOP_QCH_ENABLE,
	QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERI_CMU_PERI_QCH_ENABLE,
	QCH_CON_PERI_CMU_PERI_QCH_CLOCK_REQ,
	QCH_CON_PERI_CMU_PERI_QCH_EXPIRE_VAL,
	QCH_CON_PERI_CMU_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PWM_MOTOR_QCH_ENABLE,
	QCH_CON_PWM_MOTOR_QCH_CLOCK_REQ,
	QCH_CON_PWM_MOTOR_QCH_EXPIRE_VAL,
	QCH_CON_PWM_MOTOR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_PERI_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_PERI_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_PERI_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERI_QCH_ENABLE,
	QCH_CON_SYSREG_PERI_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERI_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI00_I2C_QCH_ENABLE,
	QCH_CON_USI00_I2C_QCH_CLOCK_REQ,
	QCH_CON_USI00_I2C_QCH_EXPIRE_VAL,
	QCH_CON_USI00_I2C_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI00_USI_QCH_ENABLE,
	QCH_CON_USI00_USI_QCH_CLOCK_REQ,
	QCH_CON_USI00_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI00_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_SPI_QCH_ENABLE,
	QCH_CON_USI_SPI_QCH_CLOCK_REQ,
	QCH_CON_USI_SPI_QCH_EXPIRE_VAL,
	QCH_CON_USI_SPI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_UART_QCH_ENABLE,
	QCH_CON_USI_UART_QCH_CLOCK_REQ,
	QCH_CON_USI_UART_QCH_EXPIRE_VAL,
	QCH_CON_USI_UART_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT0_QCH_ENABLE,
	QCH_CON_WDT0_QCH_CLOCK_REQ,
	QCH_CON_WDT0_QCH_EXPIRE_VAL,
	QCH_CON_WDT0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT1_QCH_ENABLE,
	QCH_CON_WDT1_QCH_CLOCK_REQ,
	QCH_CON_WDT1_QCH_EXPIRE_VAL,
	QCH_CON_WDT1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_BIS_S2D_QCH_ENABLE,
	DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ,
	DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_S2D_CMU_S2D_QCH_ENABLE,
	QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ,
	QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL,
	QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_C_VTS_QCH_ENABLE,
	QCH_CON_BAAW_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_D_VTS_QCH_ENABLE,
	QCH_CON_BAAW_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_ENABLE,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_CLOCK_REQ,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_EXPIRE_VAL,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB0_QCH_ENABLE,
	QCH_CON_DMIC_AHB0_QCH_CLOCK_REQ,
	QCH_CON_DMIC_AHB0_QCH_EXPIRE_VAL,
	QCH_CON_DMIC_AHB0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB1_QCH_ENABLE,
	QCH_CON_DMIC_AHB1_QCH_CLOCK_REQ,
	QCH_CON_DMIC_AHB1_QCH_EXPIRE_VAL,
	QCH_CON_DMIC_AHB1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_IF_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_IF_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_IF_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_IF_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_ENABLE,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_CLOCK_REQ,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_VTS_QCH_ENABLE,
	QCH_CON_D_TZPC_VTS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_VTS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_VTS_QCH_ENABLE,
	QCH_CON_GPIO_VTS_QCH_CLOCK_REQ,
	QCH_CON_GPIO_VTS_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC1_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC1_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC1_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_VTS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AUD_VTS_QCH_ENABLE,
	QCH_CON_MAILBOX_AUD_VTS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AUD_VTS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AUD_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_VTS_QCH_ENABLE,
	QCH_CON_PPMU_VTS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_VTS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_LP_VTS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_LP_VTS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_LP_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_LP_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_MI_P_VTS_QCH_ENABLE,
	QCH_CON_SLH_AXI_MI_P_VTS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_MI_P_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_MI_P_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_C_VTS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SLH_AXI_SI_D_VTS_QCH_ENABLE,
	QCH_CON_SLH_AXI_SI_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_SLH_AXI_SI_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SLH_AXI_SI_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_C_VTS_QCH_ENABLE,
	QCH_CON_SWEEPER_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_D_VTS_QCH_ENABLE,
	QCH_CON_SWEEPER_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_VTS_QCH_ENABLE,
	QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TIMER_VTS_QCH_ENABLE,
	QCH_CON_TIMER_VTS_QCH_CLOCK_REQ,
	QCH_CON_TIMER_VTS_QCH_EXPIRE_VAL,
	QCH_CON_TIMER_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VTS_CMU_VTS_QCH_ENABLE,
	QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ,
	QCH_CON_VTS_CMU_VTS_QCH_EXPIRE_VAL,
	QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_VTS_QCH_ENABLE,
	QCH_CON_WDT_VTS_QCH_CLOCK_REQ,
	QCH_CON_WDT_VTS_QCH_EXPIRE_VAL,
	QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_U_DMIC_CLK_MUX_QCH_ENABLE,
	DMYQCH_CON_U_DMIC_CLK_MUX_QCH_CLOCK_REQ,
	DMYQCH_CON_U_DMIC_CLK_MUX_QCH_IGNORE_FORCE_PM_EN,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};

#endif
