vendor_name = ModelSim
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/lab_5.bdf
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/Block2.bdf
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/Waveform.vwf
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/dem.v
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/output_files/mux.v
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/encoder.v
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/adder.v
source_file = 1, /opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, /opt/intelFPGA/21.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, /opt/intelFPGA/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, /opt/intelFPGA/21.1/quartus/libraries/megafunctions/aglobal211.inc
source_file = 1, /opt/intelFPGA/21.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/db/lpm_divide_c9m.tdf
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/db/sign_div_unsign_1kh.tdf
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/db/alt_u_div_m3f.tdf
source_file = 1, /home/carrot/dotfiles/files/quartus_projects/db/add_sub_7pc.tdf
design_name = adder
instance = comp, \q[0]~output , q[0]~output, adder, 1
instance = comp, \q[1]~output , q[1]~output, adder, 1
instance = comp, \q[2]~output , q[2]~output, adder, 1
instance = comp, \q[3]~output , q[3]~output, adder, 1
instance = comp, \q[4]~output , q[4]~output, adder, 1
instance = comp, \b[0]~input , b[0]~input, adder, 1
instance = comp, \a[0]~input , a[0]~input, adder, 1
instance = comp, \q~0 , q~0, adder, 1
instance = comp, \b[1]~input , b[1]~input, adder, 1
instance = comp, \a[1]~input , a[1]~input, adder, 1
instance = comp, \q~1 , q~1, adder, 1
instance = comp, \b[2]~input , b[2]~input, adder, 1
instance = comp, \a[2]~input , a[2]~input, adder, 1
instance = comp, \q~2 , q~2, adder, 1
instance = comp, \q~3 , q~3, adder, 1
instance = comp, \a[3]~input , a[3]~input, adder, 1
instance = comp, \b[3]~input , b[3]~input, adder, 1
instance = comp, \q~4 , q~4, adder, 1
instance = comp, \q~5 , q~5, adder, 1
instance = comp, \q~6 , q~6, adder, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
