
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 232.313 ; gain = 5.766
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 344.148 ; gain = 100.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_big_ben_0_0' [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_big_ben_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_big_ben_0_0' (1#1) [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_big_ben_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (2#1) [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clocker_0_0' [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_clocker_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_clocker_0_0' (3#1) [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_clocker_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_driver_output_0_0' [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_driver_output_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_driver_output_0_0' (4#1) [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_driver_output_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_sinus_sampler_0_0' [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_sinus_sampler_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_sinus_sampler_0_0' (5#1) [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_sinus_sampler_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_square_sampler_0_0' [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_square_sampler_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_square_sampler_0_0' (6#1) [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/realtime/design_1_square_sampler_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (7#1) [E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [E:/Development/zofija/sinus.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 396.828 ; gain = 153.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 396.828 ; gain = 153.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp6/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp6/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp7/design_1_driver_output_0_0_in_context.xdc] for cell 'design_1_i/driver_output_0'
Finished Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp7/design_1_driver_output_0_0_in_context.xdc] for cell 'design_1_i/driver_output_0'
Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp8/design_1_clocker_0_0_in_context.xdc] for cell 'design_1_i/clocker_0'
Finished Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp8/design_1_clocker_0_0_in_context.xdc] for cell 'design_1_i/clocker_0'
Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp9/design_1_square_sampler_0_0_in_context.xdc] for cell 'design_1_i/square_sampler_0'
Finished Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp9/design_1_square_sampler_0_0_in_context.xdc] for cell 'design_1_i/square_sampler_0'
Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp10/design_1_sinus_sampler_0_0_in_context.xdc] for cell 'design_1_i/sinus_sampler_0'
Finished Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp10/design_1_sinus_sampler_0_0_in_context.xdc] for cell 'design_1_i/sinus_sampler_0'
Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp11/design_1_big_ben_0_0_in_context.xdc] for cell 'design_1_i/big_ben_0'
Finished Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp11/design_1_big_ben_0_0_in_context.xdc] for cell 'design_1_i/big_ben_0'
Parsing XDC File [E:/Development/zofija/sinus.srcs/constrs_1/imports/Arty_sw_btn_led/Arty_sw_btn_Demo.xdc]
Finished Parsing XDC File [E:/Development/zofija/sinus.srcs/constrs_1/imports/Arty_sw_btn_led/Arty_sw_btn_Demo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Development/zofija/sinus.srcs/constrs_1/imports/Arty_sw_btn_led/Arty_sw_btn_Demo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Development/zofija/sinus.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 674.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 674.594 ; gain = 430.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 674.594 ; gain = 430.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp6/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/Development/zofija/sinus.runs/synth_1/.Xil/Vivado-7836-Saldytuvas/dcp6/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/big_ben_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clocker_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/driver_output_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sinus_sampler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/square_sampler_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 674.594 ; gain = 430.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 674.594 ; gain = 430.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 674.594 ; gain = 430.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_100' to pin 'design_1_i/clk_wiz_0/bbstub_clk_100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_12288' to pin 'design_1_i/clk_wiz_0/bbstub_clk_12288/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.418 ; gain = 463.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 707.418 ; gain = 463.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 716.949 ; gain = 473.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 716.949 ; gain = 473.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 716.949 ; gain = 473.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 716.949 ; gain = 473.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 716.949 ; gain = 473.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 716.949 ; gain = 473.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 716.949 ; gain = 473.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_big_ben_0_0        |         1|
|2     |design_1_clk_wiz_0_0        |         1|
|3     |design_1_clocker_0_0        |         1|
|4     |design_1_driver_output_0_0  |         1|
|5     |design_1_sinus_sampler_0_0  |         1|
|6     |design_1_square_sampler_0_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_big_ben_0_0        |     1|
|2     |design_1_clk_wiz_0_0        |     1|
|3     |design_1_clocker_0_0        |     1|
|4     |design_1_driver_output_0_0  |     1|
|5     |design_1_sinus_sampler_0_0  |     1|
|6     |design_1_square_sampler_0_0 |     1|
|7     |OBUF                        |     5|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    44|
|2     |  design_1_i |design_1 |    39|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 716.949 ; gain = 473.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 716.949 ; gain = 195.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 716.949 ; gain = 473.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 729.168 ; gain = 496.855
INFO: [Common 17-1381] The checkpoint 'E:/Development/zofija/sinus.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 729.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 13 23:01:43 2018...
