<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UBM Middleware</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UBM Middleware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structmtb__stc__ubm__capabilities__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">mtb_stc_ubm_capabilities_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Capabilities configuration structure. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af48175de5ba6551e1f016ed8a76d38de"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#af48175de5ba6551e1f016ed8a76d38de">clock_routing</a></td></tr>
<tr class="memdesc:af48175de5ba6551e1f016ed8a76d38de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the availability of high speed differential clock routing (i.e., RefClk) from the HFC to DFC.  <a href="#af48175de5ba6551e1f016ed8a76d38de">More...</a><br /></td></tr>
<tr class="separator:af48175de5ba6551e1f016ed8a76d38de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441e8073ad07930c0c8a4ee35dc89cc4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#a441e8073ad07930c0c8a4ee35dc89cc4">slot_power_control</a></td></tr>
<tr class="memdesc:a441e8073ad07930c0c8a4ee35dc89cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if the DFCs support Power Disable (i.e., PwrDIS signal).  <a href="#a441e8073ad07930c0c8a4ee35dc89cc4">More...</a><br /></td></tr>
<tr class="separator:a441e8073ad07930c0c8a4ee35dc89cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ce5a9bd239a78e06f1e3066f67df30"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#a74ce5a9bd239a78e06f1e3066f67df30">pcie_reset_control</a></td></tr>
<tr class="memdesc:a74ce5a9bd239a78e06f1e3066f67df30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if PCIe Reset Control is supported.  <a href="#a74ce5a9bd239a78e06f1e3066f67df30">More...</a><br /></td></tr>
<tr class="separator:a74ce5a9bd239a78e06f1e3066f67df30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5574bd9cb55b6d6021658c3338762ab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#ae5574bd9cb55b6d6021658c3338762ab">dual_port</a></td></tr>
<tr class="memdesc:ae5574bd9cb55b6d6021658c3338762ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if Dual Port DFC connectors are routed.  <a href="#ae5574bd9cb55b6d6021658c3338762ab">More...</a><br /></td></tr>
<tr class="separator:ae5574bd9cb55b6d6021658c3338762ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3373355e7e5c746e67691b1fd2a234c5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#a3373355e7e5c746e67691b1fd2a234c5">i2c_reset_operation</a></td></tr>
<tr class="memdesc:a3373355e7e5c746e67691b1fd2a234c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the 2WIRE_RESET# signal support.  <a href="#a3373355e7e5c746e67691b1fd2a234c5">More...</a><br /></td></tr>
<tr class="separator:a3373355e7e5c746e67691b1fd2a234c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb97da043f22b0d1d5b00bb8f179939f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#abb97da043f22b0d1d5b00bb8f179939f">change_detect_interrupt</a></td></tr>
<tr class="memdesc:abb97da043f22b0d1d5b00bb8f179939f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if the CHANGE_DETECT# signal interrupt operation is supported.  <a href="#abb97da043f22b0d1d5b00bb8f179939f">More...</a><br /></td></tr>
<tr class="separator:abb97da043f22b0d1d5b00bb8f179939f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae68a09b1fd9c7783a2c172462f2b4430"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#ae68a09b1fd9c7783a2c172462f2b4430">dfc_change_count_supported</a></td></tr>
<tr class="memdesc:ae68a09b1fd9c7783a2c172462f2b4430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if a change count is maintained per individual DFC Status and Control Command Descriptor.  <a href="#ae68a09b1fd9c7783a2c172462f2b4430">More...</a><br /></td></tr>
<tr class="separator:ae68a09b1fd9c7783a2c172462f2b4430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b5d295a6baccf75a5b48a63c833fd6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#ac3b5d295a6baccf75a5b48a63c833fd6">prsnt_reported</a></td></tr>
<tr class="memdesc:ac3b5d295a6baccf75a5b48a63c833fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if the PRSNT# signal is reported.  <a href="#ac3b5d295a6baccf75a5b48a63c833fd6">More...</a><br /></td></tr>
<tr class="separator:ac3b5d295a6baccf75a5b48a63c833fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a143e4e189c5f5d3e38440634c2dd52"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#a7a143e4e189c5f5d3e38440634c2dd52">ifdet_reported</a></td></tr>
<tr class="memdesc:a7a143e4e189c5f5d3e38440634c2dd52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if the IFDET# signal is reported.  <a href="#a7a143e4e189c5f5d3e38440634c2dd52">More...</a><br /></td></tr>
<tr class="separator:a7a143e4e189c5f5d3e38440634c2dd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a464aba760ad97cca911152d0ba3c1bc4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#a464aba760ad97cca911152d0ba3c1bc4">ifdet2_reported</a></td></tr>
<tr class="memdesc:a464aba760ad97cca911152d0ba3c1bc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if the IFDET2# signal is reported.  <a href="#a464aba760ad97cca911152d0ba3c1bc4">More...</a><br /></td></tr>
<tr class="separator:a464aba760ad97cca911152d0ba3c1bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae498723c7aa5858a136fd19a3d5a014c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#ae498723c7aa5858a136fd19a3d5a014c">perst_override_supported</a></td></tr>
<tr class="memdesc:ae498723c7aa5858a136fd19a3d5a014c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if the UBM Controller supports the DFC PERST# Management Override field in the Features Command.  <a href="#ae498723c7aa5858a136fd19a3d5a014c">More...</a><br /></td></tr>
<tr class="separator:ae498723c7aa5858a136fd19a3d5a014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a54cd7c948021335e5e56eb53741bf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmtb__stc__ubm__capabilities__t.html#a38a54cd7c948021335e5e56eb53741bf">smb_reset_supported</a></td></tr>
<tr class="memdesc:a38a54cd7c948021335e5e56eb53741bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if the UBM Controller supports control over the DFC SMBRST# signals (e.g.  <a href="#a38a54cd7c948021335e5e56eb53741bf">More...</a><br /></td></tr>
<tr class="separator:a38a54cd7c948021335e5e56eb53741bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="af48175de5ba6551e1f016ed8a76d38de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af48175de5ba6551e1f016ed8a76d38de">&#9670;&nbsp;</a></span>clock_routing</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::clock_routing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates the availability of high speed differential clock routing (i.e., RefClk) from the HFC to DFC. </p>

</div>
</div>
<a id="a441e8073ad07930c0c8a4ee35dc89cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441e8073ad07930c0c8a4ee35dc89cc4">&#9670;&nbsp;</a></span>slot_power_control</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::slot_power_control</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if the DFCs support Power Disable (i.e., PwrDIS signal). </p>

</div>
</div>
<a id="a74ce5a9bd239a78e06f1e3066f67df30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ce5a9bd239a78e06f1e3066f67df30">&#9670;&nbsp;</a></span>pcie_reset_control</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::pcie_reset_control</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if PCIe Reset Control is supported. </p>

</div>
</div>
<a id="ae5574bd9cb55b6d6021658c3338762ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5574bd9cb55b6d6021658c3338762ab">&#9670;&nbsp;</a></span>dual_port</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::dual_port</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if Dual Port DFC connectors are routed. </p>

</div>
</div>
<a id="a3373355e7e5c746e67691b1fd2a234c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3373355e7e5c746e67691b1fd2a234c5">&#9670;&nbsp;</a></span>i2c_reset_operation</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mtb_stc_ubm_capabilities_t::i2c_reset_operation</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates the 2WIRE_RESET# signal support. </p>

</div>
</div>
<a id="abb97da043f22b0d1d5b00bb8f179939f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb97da043f22b0d1d5b00bb8f179939f">&#9670;&nbsp;</a></span>change_detect_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::change_detect_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if the CHANGE_DETECT# signal interrupt operation is supported. </p>

</div>
</div>
<a id="ae68a09b1fd9c7783a2c172462f2b4430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae68a09b1fd9c7783a2c172462f2b4430">&#9670;&nbsp;</a></span>dfc_change_count_supported</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::dfc_change_count_supported</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if a change count is maintained per individual DFC Status and Control Command Descriptor. </p>

</div>
</div>
<a id="ac3b5d295a6baccf75a5b48a63c833fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b5d295a6baccf75a5b48a63c833fd6">&#9670;&nbsp;</a></span>prsnt_reported</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::prsnt_reported</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if the PRSNT# signal is reported. </p>

</div>
</div>
<a id="a7a143e4e189c5f5d3e38440634c2dd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a143e4e189c5f5d3e38440634c2dd52">&#9670;&nbsp;</a></span>ifdet_reported</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::ifdet_reported</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if the IFDET# signal is reported. </p>

</div>
</div>
<a id="a464aba760ad97cca911152d0ba3c1bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a464aba760ad97cca911152d0ba3c1bc4">&#9670;&nbsp;</a></span>ifdet2_reported</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::ifdet2_reported</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if the IFDET2# signal is reported. </p>

</div>
</div>
<a id="ae498723c7aa5858a136fd19a3d5a014c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae498723c7aa5858a136fd19a3d5a014c">&#9670;&nbsp;</a></span>perst_override_supported</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::perst_override_supported</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if the UBM Controller supports the DFC PERST# Management Override field in the Features Command. </p>

</div>
</div>
<a id="a38a54cd7c948021335e5e56eb53741bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a54cd7c948021335e5e56eb53741bf">&#9670;&nbsp;</a></span>smb_reset_supported</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_stc_ubm_capabilities_t::smb_reset_supported</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if the UBM Controller supports control over the DFC SMBRST# signals (e.g. </p>
<p>See SFF-TA-1009). </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>UBM Middleware</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
