
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= LIMMEXT.Out=>B_EX.In                                   Premise(F8)
	S11= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F9)
	S12= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F10)
	S13= FU.Bub_ID=>CU_ID.Bub                                   Premise(F11)
	S14= FU.Halt_ID=>CU_ID.Halt                                 Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F20)
	S23= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F21)
	S24= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F22)
	S25= ICache.Hit=>FU.ICacheHit                               Premise(F23)
	S26= IR_EX.Out=>FU.IR_EX                                    Premise(F24)
	S27= IR_ID.Out=>FU.IR_ID                                    Premise(F25)
	S28= IR_WB.Out=>FU.IR_WB                                    Premise(F26)
	S29= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F27)
	S30= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F28)
	S31= ALU.Out=>FU.InEX                                       Premise(F29)
	S32= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F30)
	S33= GPR.Rdata1=>FU.InID1                                   Premise(F31)
	S34= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F32)
	S35= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F33)
	S36= ALUOut_WB.Out=>FU.InWB                                 Premise(F34)
	S37= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F35)
	S38= IR_ID.Out25_21=>GPR.RReg1                              Premise(F36)
	S39= ALUOut_WB.Out=>GPR.WData                               Premise(F37)
	S40= IR_WB.Out20_16=>GPR.WReg                               Premise(F38)
	S41= IMMU.Addr=>IAddrReg.In                                 Premise(F39)
	S42= PC.Out=>ICache.IEA                                     Premise(F40)
	S43= ICache.IEA=addr                                        Path(S5,S42)
	S44= ICache.Hit=ICacheHit(addr)                             ICache-Search(S43)
	S45= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S43,S3)
	S46= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S44,S19)
	S47= FU.ICacheHit=ICacheHit(addr)                           Path(S44,S25)
	S48= ICache.Out=>ICacheReg.In                               Premise(F41)
	S49= ICacheReg.In={12,rS,rD,UIMM}                           Path(S45,S48)
	S50= PC.Out=>IMMU.IEA                                       Premise(F42)
	S51= IMMU.IEA=addr                                          Path(S5,S50)
	S52= CP0.ASID=>IMMU.PID                                     Premise(F43)
	S53= IMMU.PID=pid                                           Path(S4,S52)
	S54= IMMU.Addr={pid,addr}                                   IMMU-Search(S53,S51)
	S55= IAddrReg.In={pid,addr}                                 Path(S54,S41)
	S56= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S53,S51)
	S57= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S56,S20)
	S58= IR_ID.Out=>IR_EX.In                                    Premise(F44)
	S59= ICache.Out=>IR_ID.In                                   Premise(F45)
	S60= IR_ID.In={12,rS,rD,UIMM}                               Path(S45,S59)
	S61= ICache.Out=>IR_IMMU.In                                 Premise(F46)
	S62= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S45,S61)
	S63= IR_EX.Out=>IR_MEM.In                                   Premise(F47)
	S64= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F48)
	S65= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F49)
	S66= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F50)
	S67= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F51)
	S68= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F52)
	S69= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F53)
	S70= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F54)
	S71= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F55)
	S72= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F56)
	S73= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F57)
	S74= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F58)
	S75= IR_EX.Out31_26=>CU_EX.Op                               Premise(F59)
	S76= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F60)
	S77= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F61)
	S78= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F62)
	S79= IR_ID.Out31_26=>CU_ID.Op                               Premise(F63)
	S80= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F64)
	S81= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F65)
	S82= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F66)
	S83= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F67)
	S84= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F68)
	S85= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F69)
	S86= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F70)
	S87= IR_WB.Out31_26=>CU_WB.Op                               Premise(F71)
	S88= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F72)
	S89= CtrlA_EX=0                                             Premise(F73)
	S90= CtrlB_EX=0                                             Premise(F74)
	S91= CtrlALUOut_MEM=0                                       Premise(F75)
	S92= CtrlALUOut_DMMU1=0                                     Premise(F76)
	S93= CtrlALUOut_DMMU2=0                                     Premise(F77)
	S94= CtrlALUOut_WB=0                                        Premise(F78)
	S95= CtrlA_MEM=0                                            Premise(F79)
	S96= CtrlA_WB=0                                             Premise(F80)
	S97= CtrlB_MEM=0                                            Premise(F81)
	S98= CtrlB_WB=0                                             Premise(F82)
	S99= CtrlICache=0                                           Premise(F83)
	S100= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S99)
	S101= CtrlIMMU=0                                            Premise(F84)
	S102= CtrlIR_DMMU1=0                                        Premise(F85)
	S103= CtrlIR_DMMU2=0                                        Premise(F86)
	S104= CtrlIR_EX=0                                           Premise(F87)
	S105= CtrlIR_ID=1                                           Premise(F88)
	S106= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S60,S105)
	S107= CtrlIR_IMMU=0                                         Premise(F89)
	S108= CtrlIR_MEM=0                                          Premise(F90)
	S109= CtrlIR_WB=0                                           Premise(F91)
	S110= CtrlGPR=0                                             Premise(F92)
	S111= CtrlIAddrReg=0                                        Premise(F93)
	S112= CtrlPC=0                                              Premise(F94)
	S113= CtrlPCInc=1                                           Premise(F95)
	S114= PC[Out]=addr+4                                        PC-Inc(S1,S112,S113)
	S115= PC[CIA]=addr                                          PC-Inc(S1,S112,S113)
	S116= CtrlIMem=0                                            Premise(F96)
	S117= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S116)
	S118= CtrlICacheReg=0                                       Premise(F97)
	S119= CtrlASIDIn=0                                          Premise(F98)
	S120= CtrlCP0=0                                             Premise(F99)
	S121= CP0[ASID]=pid                                         CP0-Hold(S0,S120)
	S122= CtrlEPCIn=0                                           Premise(F100)
	S123= CtrlExCodeIn=0                                        Premise(F101)
	S124= CtrlIRMux=0                                           Premise(F102)
	S125= GPR[rS]=a                                             Premise(F103)

ID	S126= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S106)
	S127= IR_ID.Out31_26=12                                     IR-Out(S106)
	S128= IR_ID.Out25_21=rS                                     IR-Out(S106)
	S129= IR_ID.Out20_16=rD                                     IR-Out(S106)
	S130= IR_ID.Out15_0=UIMM                                    IR-Out(S106)
	S131= PC.Out=addr+4                                         PC-Out(S114)
	S132= PC.CIA=addr                                           PC-Out(S115)
	S133= PC.CIA31_28=addr[31:28]                               PC-Out(S115)
	S134= CP0.ASID=pid                                          CP0-Read-ASID(S121)
	S135= A_EX.Out=>ALU.A                                       Premise(F203)
	S136= B_EX.Out=>ALU.B                                       Premise(F204)
	S137= ALU.Out=>ALUOut_MEM.In                                Premise(F205)
	S138= FU.OutID1=>A_EX.In                                    Premise(F206)
	S139= LIMMEXT.Out=>B_EX.In                                  Premise(F207)
	S140= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F208)
	S141= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F209)
	S142= FU.Bub_ID=>CU_ID.Bub                                  Premise(F210)
	S143= FU.Halt_ID=>CU_ID.Halt                                Premise(F211)
	S144= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F212)
	S145= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F213)
	S146= FU.Bub_IF=>CU_IF.Bub                                  Premise(F214)
	S147= FU.Halt_IF=>CU_IF.Halt                                Premise(F215)
	S148= ICache.Hit=>CU_IF.ICacheHit                           Premise(F216)
	S149= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F217)
	S150= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F218)
	S151= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F219)
	S152= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F220)
	S153= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F221)
	S154= ICache.Hit=>FU.ICacheHit                              Premise(F222)
	S155= IR_EX.Out=>FU.IR_EX                                   Premise(F223)
	S156= IR_ID.Out=>FU.IR_ID                                   Premise(F224)
	S157= FU.IR_ID={12,rS,rD,UIMM}                              Path(S126,S156)
	S158= IR_WB.Out=>FU.IR_WB                                   Premise(F225)
	S159= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F226)
	S160= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F227)
	S161= ALU.Out=>FU.InEX                                      Premise(F228)
	S162= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F229)
	S163= GPR.Rdata1=>FU.InID1                                  Premise(F230)
	S164= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F231)
	S165= FU.InID1_RReg=rS                                      Path(S128,S164)
	S166= FU.InID2_RReg=5'b00000                                Premise(F232)
	S167= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F233)
	S168= ALUOut_WB.Out=>FU.InWB                                Premise(F234)
	S169= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F235)
	S170= IR_ID.Out25_21=>GPR.RReg1                             Premise(F236)
	S171= GPR.RReg1=rS                                          Path(S128,S170)
	S172= GPR.Rdata1=a                                          GPR-Read(S171,S125)
	S173= FU.InID1=a                                            Path(S172,S163)
	S174= FU.OutID1=FU(a)                                       FU-Forward(S173)
	S175= A_EX.In=FU(a)                                         Path(S174,S138)
	S176= ALUOut_WB.Out=>GPR.WData                              Premise(F237)
	S177= IR_WB.Out20_16=>GPR.WReg                              Premise(F238)
	S178= IMMU.Addr=>IAddrReg.In                                Premise(F239)
	S179= PC.Out=>ICache.IEA                                    Premise(F240)
	S180= ICache.IEA=addr+4                                     Path(S131,S179)
	S181= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S180)
	S182= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S181,S148)
	S183= FU.ICacheHit=ICacheHit(addr+4)                        Path(S181,S154)
	S184= ICache.Out=>ICacheReg.In                              Premise(F241)
	S185= PC.Out=>IMMU.IEA                                      Premise(F242)
	S186= IMMU.IEA=addr+4                                       Path(S131,S185)
	S187= CP0.ASID=>IMMU.PID                                    Premise(F243)
	S188= IMMU.PID=pid                                          Path(S134,S187)
	S189= IMMU.Addr={pid,addr+4}                                IMMU-Search(S188,S186)
	S190= IAddrReg.In={pid,addr+4}                              Path(S189,S178)
	S191= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S188,S186)
	S192= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S191,S149)
	S193= IR_ID.Out=>IR_EX.In                                   Premise(F244)
	S194= IR_EX.In={12,rS,rD,UIMM}                              Path(S126,S193)
	S195= ICache.Out=>IR_ID.In                                  Premise(F245)
	S196= ICache.Out=>IR_IMMU.In                                Premise(F246)
	S197= IR_EX.Out=>IR_MEM.In                                  Premise(F247)
	S198= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F248)
	S199= LIMMEXT.In=UIMM                                       Path(S130,S198)
	S200= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S199)
	S201= B_EX.In={16{0},UIMM}                                  Path(S200,S139)
	S202= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F249)
	S203= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F250)
	S204= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F251)
	S205= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F252)
	S206= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F253)
	S207= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F254)
	S208= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F255)
	S209= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F256)
	S210= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F257)
	S211= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F258)
	S212= IR_EX.Out31_26=>CU_EX.Op                              Premise(F259)
	S213= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F260)
	S214= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F261)
	S215= CU_ID.IRFunc1=rD                                      Path(S129,S214)
	S216= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F262)
	S217= CU_ID.IRFunc2=rS                                      Path(S128,S216)
	S218= IR_ID.Out31_26=>CU_ID.Op                              Premise(F263)
	S219= CU_ID.Op=12                                           Path(S127,S218)
	S220= CU_ID.Func=alu_add                                    CU_ID(S219)
	S221= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F264)
	S222= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F265)
	S223= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F266)
	S224= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F267)
	S225= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F268)
	S226= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F269)
	S227= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F270)
	S228= IR_WB.Out31_26=>CU_WB.Op                              Premise(F271)
	S229= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F272)
	S230= CtrlA_EX=1                                            Premise(F273)
	S231= [A_EX]=FU(a)                                          A_EX-Write(S175,S230)
	S232= CtrlB_EX=1                                            Premise(F274)
	S233= [B_EX]={16{0},UIMM}                                   B_EX-Write(S201,S232)
	S234= CtrlALUOut_MEM=0                                      Premise(F275)
	S235= CtrlALUOut_DMMU1=0                                    Premise(F276)
	S236= CtrlALUOut_DMMU2=0                                    Premise(F277)
	S237= CtrlALUOut_WB=0                                       Premise(F278)
	S238= CtrlA_MEM=0                                           Premise(F279)
	S239= CtrlA_WB=0                                            Premise(F280)
	S240= CtrlB_MEM=0                                           Premise(F281)
	S241= CtrlB_WB=0                                            Premise(F282)
	S242= CtrlICache=0                                          Premise(F283)
	S243= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S100,S242)
	S244= CtrlIMMU=0                                            Premise(F284)
	S245= CtrlIR_DMMU1=0                                        Premise(F285)
	S246= CtrlIR_DMMU2=0                                        Premise(F286)
	S247= CtrlIR_EX=1                                           Premise(F287)
	S248= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S194,S247)
	S249= CtrlIR_ID=0                                           Premise(F288)
	S250= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S106,S249)
	S251= CtrlIR_IMMU=0                                         Premise(F289)
	S252= CtrlIR_MEM=0                                          Premise(F290)
	S253= CtrlIR_WB=0                                           Premise(F291)
	S254= CtrlGPR=0                                             Premise(F292)
	S255= GPR[rS]=a                                             GPR-Hold(S125,S254)
	S256= CtrlIAddrReg=0                                        Premise(F293)
	S257= CtrlPC=0                                              Premise(F294)
	S258= CtrlPCInc=0                                           Premise(F295)
	S259= PC[CIA]=addr                                          PC-Hold(S115,S258)
	S260= PC[Out]=addr+4                                        PC-Hold(S114,S257,S258)
	S261= CtrlIMem=0                                            Premise(F296)
	S262= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S117,S261)
	S263= CtrlICacheReg=0                                       Premise(F297)
	S264= CtrlASIDIn=0                                          Premise(F298)
	S265= CtrlCP0=0                                             Premise(F299)
	S266= CP0[ASID]=pid                                         CP0-Hold(S121,S265)
	S267= CtrlEPCIn=0                                           Premise(F300)
	S268= CtrlExCodeIn=0                                        Premise(F301)
	S269= CtrlIRMux=0                                           Premise(F302)

EX	S270= A_EX.Out=FU(a)                                        A_EX-Out(S231)
	S271= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S231)
	S272= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S231)
	S273= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S233)
	S274= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S233)
	S275= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S233)
	S276= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S248)
	S277= IR_EX.Out31_26=12                                     IR_EX-Out(S248)
	S278= IR_EX.Out25_21=rS                                     IR_EX-Out(S248)
	S279= IR_EX.Out20_16=rD                                     IR_EX-Out(S248)
	S280= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S248)
	S281= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S250)
	S282= IR_ID.Out31_26=12                                     IR-Out(S250)
	S283= IR_ID.Out25_21=rS                                     IR-Out(S250)
	S284= IR_ID.Out20_16=rD                                     IR-Out(S250)
	S285= IR_ID.Out15_0=UIMM                                    IR-Out(S250)
	S286= PC.CIA=addr                                           PC-Out(S259)
	S287= PC.CIA31_28=addr[31:28]                               PC-Out(S259)
	S288= PC.Out=addr+4                                         PC-Out(S260)
	S289= CP0.ASID=pid                                          CP0-Read-ASID(S266)
	S290= A_EX.Out=>ALU.A                                       Premise(F303)
	S291= ALU.A=FU(a)                                           Path(S270,S290)
	S292= B_EX.Out=>ALU.B                                       Premise(F304)
	S293= ALU.B={16{0},UIMM}                                    Path(S273,S292)
	S294= ALU.Func=6'b000000                                    Premise(F305)
	S295= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S291,S293)
	S296= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S291,S293)
	S297= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S291,S293)
	S298= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S291,S293)
	S299= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S291,S293)
	S300= ALU.Out=>ALUOut_MEM.In                                Premise(F306)
	S301= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S295,S300)
	S302= FU.OutID1=>A_EX.In                                    Premise(F307)
	S303= LIMMEXT.Out=>B_EX.In                                  Premise(F308)
	S304= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F309)
	S305= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F310)
	S306= FU.Bub_ID=>CU_ID.Bub                                  Premise(F311)
	S307= FU.Halt_ID=>CU_ID.Halt                                Premise(F312)
	S308= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F313)
	S309= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F314)
	S310= FU.Bub_IF=>CU_IF.Bub                                  Premise(F315)
	S311= FU.Halt_IF=>CU_IF.Halt                                Premise(F316)
	S312= ICache.Hit=>CU_IF.ICacheHit                           Premise(F317)
	S313= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F318)
	S314= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F319)
	S315= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F320)
	S316= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F321)
	S317= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F322)
	S318= ICache.Hit=>FU.ICacheHit                              Premise(F323)
	S319= IR_EX.Out=>FU.IR_EX                                   Premise(F324)
	S320= FU.IR_EX={12,rS,rD,UIMM}                              Path(S276,S319)
	S321= IR_ID.Out=>FU.IR_ID                                   Premise(F325)
	S322= FU.IR_ID={12,rS,rD,UIMM}                              Path(S281,S321)
	S323= IR_WB.Out=>FU.IR_WB                                   Premise(F326)
	S324= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F327)
	S325= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F328)
	S326= ALU.Out=>FU.InEX                                      Premise(F329)
	S327= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S295,S326)
	S328= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F330)
	S329= FU.InEX_WReg=rD                                       Path(S279,S328)
	S330= GPR.Rdata1=>FU.InID1                                  Premise(F331)
	S331= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F332)
	S332= FU.InID1_RReg=rS                                      Path(S283,S331)
	S333= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F333)
	S334= ALUOut_WB.Out=>FU.InWB                                Premise(F334)
	S335= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F335)
	S336= IR_ID.Out25_21=>GPR.RReg1                             Premise(F336)
	S337= GPR.RReg1=rS                                          Path(S283,S336)
	S338= GPR.Rdata1=a                                          GPR-Read(S337,S255)
	S339= FU.InID1=a                                            Path(S338,S330)
	S340= FU.OutID1=FU(a)                                       FU-Forward(S339)
	S341= A_EX.In=FU(a)                                         Path(S340,S302)
	S342= ALUOut_WB.Out=>GPR.WData                              Premise(F337)
	S343= IR_WB.Out20_16=>GPR.WReg                              Premise(F338)
	S344= IMMU.Addr=>IAddrReg.In                                Premise(F339)
	S345= PC.Out=>ICache.IEA                                    Premise(F340)
	S346= ICache.IEA=addr+4                                     Path(S288,S345)
	S347= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S346)
	S348= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S347,S312)
	S349= FU.ICacheHit=ICacheHit(addr+4)                        Path(S347,S318)
	S350= ICache.Out=>ICacheReg.In                              Premise(F341)
	S351= PC.Out=>IMMU.IEA                                      Premise(F342)
	S352= IMMU.IEA=addr+4                                       Path(S288,S351)
	S353= CP0.ASID=>IMMU.PID                                    Premise(F343)
	S354= IMMU.PID=pid                                          Path(S289,S353)
	S355= IMMU.Addr={pid,addr+4}                                IMMU-Search(S354,S352)
	S356= IAddrReg.In={pid,addr+4}                              Path(S355,S344)
	S357= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S354,S352)
	S358= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S357,S313)
	S359= IR_ID.Out=>IR_EX.In                                   Premise(F344)
	S360= IR_EX.In={12,rS,rD,UIMM}                              Path(S281,S359)
	S361= ICache.Out=>IR_ID.In                                  Premise(F345)
	S362= ICache.Out=>IR_IMMU.In                                Premise(F346)
	S363= IR_EX.Out=>IR_MEM.In                                  Premise(F347)
	S364= IR_MEM.In={12,rS,rD,UIMM}                             Path(S276,S363)
	S365= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F348)
	S366= LIMMEXT.In=UIMM                                       Path(S285,S365)
	S367= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S366)
	S368= B_EX.In={16{0},UIMM}                                  Path(S367,S303)
	S369= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F349)
	S370= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F350)
	S371= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F351)
	S372= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F352)
	S373= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F353)
	S374= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F354)
	S375= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F355)
	S376= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F356)
	S377= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F357)
	S378= CU_EX.IRFunc1=rD                                      Path(S279,S377)
	S379= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F358)
	S380= CU_EX.IRFunc2=rS                                      Path(S278,S379)
	S381= IR_EX.Out31_26=>CU_EX.Op                              Premise(F359)
	S382= CU_EX.Op=12                                           Path(S277,S381)
	S383= CU_EX.Func=alu_add                                    CU_EX(S382)
	S384= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F360)
	S385= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F361)
	S386= CU_ID.IRFunc1=rD                                      Path(S284,S385)
	S387= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F362)
	S388= CU_ID.IRFunc2=rS                                      Path(S283,S387)
	S389= IR_ID.Out31_26=>CU_ID.Op                              Premise(F363)
	S390= CU_ID.Op=12                                           Path(S282,S389)
	S391= CU_ID.Func=alu_add                                    CU_ID(S390)
	S392= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F364)
	S393= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F365)
	S394= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F366)
	S395= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F367)
	S396= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F368)
	S397= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F369)
	S398= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F370)
	S399= IR_WB.Out31_26=>CU_WB.Op                              Premise(F371)
	S400= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F372)
	S401= CtrlA_EX=0                                            Premise(F373)
	S402= [A_EX]=FU(a)                                          A_EX-Hold(S231,S401)
	S403= CtrlB_EX=0                                            Premise(F374)
	S404= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S233,S403)
	S405= CtrlALUOut_MEM=1                                      Premise(F375)
	S406= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S301,S405)
	S407= CtrlALUOut_DMMU1=0                                    Premise(F376)
	S408= CtrlALUOut_DMMU2=0                                    Premise(F377)
	S409= CtrlALUOut_WB=0                                       Premise(F378)
	S410= CtrlA_MEM=0                                           Premise(F379)
	S411= CtrlA_WB=0                                            Premise(F380)
	S412= CtrlB_MEM=0                                           Premise(F381)
	S413= CtrlB_WB=0                                            Premise(F382)
	S414= CtrlICache=0                                          Premise(F383)
	S415= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S243,S414)
	S416= CtrlIMMU=0                                            Premise(F384)
	S417= CtrlIR_DMMU1=0                                        Premise(F385)
	S418= CtrlIR_DMMU2=0                                        Premise(F386)
	S419= CtrlIR_EX=0                                           Premise(F387)
	S420= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S248,S419)
	S421= CtrlIR_ID=0                                           Premise(F388)
	S422= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S250,S421)
	S423= CtrlIR_IMMU=0                                         Premise(F389)
	S424= CtrlIR_MEM=1                                          Premise(F390)
	S425= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S364,S424)
	S426= CtrlIR_WB=0                                           Premise(F391)
	S427= CtrlGPR=0                                             Premise(F392)
	S428= GPR[rS]=a                                             GPR-Hold(S255,S427)
	S429= CtrlIAddrReg=0                                        Premise(F393)
	S430= CtrlPC=0                                              Premise(F394)
	S431= CtrlPCInc=0                                           Premise(F395)
	S432= PC[CIA]=addr                                          PC-Hold(S259,S431)
	S433= PC[Out]=addr+4                                        PC-Hold(S260,S430,S431)
	S434= CtrlIMem=0                                            Premise(F396)
	S435= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S262,S434)
	S436= CtrlICacheReg=0                                       Premise(F397)
	S437= CtrlASIDIn=0                                          Premise(F398)
	S438= CtrlCP0=0                                             Premise(F399)
	S439= CP0[ASID]=pid                                         CP0-Hold(S266,S438)
	S440= CtrlEPCIn=0                                           Premise(F400)
	S441= CtrlExCodeIn=0                                        Premise(F401)
	S442= CtrlIRMux=0                                           Premise(F402)

MEM	S443= A_EX.Out=FU(a)                                        A_EX-Out(S402)
	S444= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S402)
	S445= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S402)
	S446= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S404)
	S447= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S404)
	S448= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S404)
	S449= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S406)
	S450= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S406)
	S451= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S406)
	S452= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S420)
	S453= IR_EX.Out31_26=12                                     IR_EX-Out(S420)
	S454= IR_EX.Out25_21=rS                                     IR_EX-Out(S420)
	S455= IR_EX.Out20_16=rD                                     IR_EX-Out(S420)
	S456= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S420)
	S457= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S422)
	S458= IR_ID.Out31_26=12                                     IR-Out(S422)
	S459= IR_ID.Out25_21=rS                                     IR-Out(S422)
	S460= IR_ID.Out20_16=rD                                     IR-Out(S422)
	S461= IR_ID.Out15_0=UIMM                                    IR-Out(S422)
	S462= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S425)
	S463= IR_MEM.Out31_26=12                                    IR_MEM-Out(S425)
	S464= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S425)
	S465= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S425)
	S466= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S425)
	S467= PC.CIA=addr                                           PC-Out(S432)
	S468= PC.CIA31_28=addr[31:28]                               PC-Out(S432)
	S469= PC.Out=addr+4                                         PC-Out(S433)
	S470= CP0.ASID=pid                                          CP0-Read-ASID(S439)
	S471= A_EX.Out=>ALU.A                                       Premise(F403)
	S472= ALU.A=FU(a)                                           Path(S443,S471)
	S473= B_EX.Out=>ALU.B                                       Premise(F404)
	S474= ALU.B={16{0},UIMM}                                    Path(S446,S473)
	S475= ALU.Out=>ALUOut_MEM.In                                Premise(F405)
	S476= FU.OutID1=>A_EX.In                                    Premise(F406)
	S477= LIMMEXT.Out=>B_EX.In                                  Premise(F407)
	S478= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F408)
	S479= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F409)
	S480= FU.Bub_ID=>CU_ID.Bub                                  Premise(F410)
	S481= FU.Halt_ID=>CU_ID.Halt                                Premise(F411)
	S482= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F412)
	S483= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F413)
	S484= FU.Bub_IF=>CU_IF.Bub                                  Premise(F414)
	S485= FU.Halt_IF=>CU_IF.Halt                                Premise(F415)
	S486= ICache.Hit=>CU_IF.ICacheHit                           Premise(F416)
	S487= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F417)
	S488= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F418)
	S489= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F419)
	S490= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F420)
	S491= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F421)
	S492= ICache.Hit=>FU.ICacheHit                              Premise(F422)
	S493= IR_EX.Out=>FU.IR_EX                                   Premise(F423)
	S494= FU.IR_EX={12,rS,rD,UIMM}                              Path(S452,S493)
	S495= IR_ID.Out=>FU.IR_ID                                   Premise(F424)
	S496= FU.IR_ID={12,rS,rD,UIMM}                              Path(S457,S495)
	S497= IR_WB.Out=>FU.IR_WB                                   Premise(F425)
	S498= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F426)
	S499= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F427)
	S500= ALU.Out=>FU.InEX                                      Premise(F428)
	S501= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F429)
	S502= FU.InEX_WReg=rD                                       Path(S455,S501)
	S503= GPR.Rdata1=>FU.InID1                                  Premise(F430)
	S504= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F431)
	S505= FU.InID1_RReg=rS                                      Path(S459,S504)
	S506= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F432)
	S507= FU.InMEM_WReg=rD                                      Path(S465,S506)
	S508= ALUOut_WB.Out=>FU.InWB                                Premise(F433)
	S509= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F434)
	S510= IR_ID.Out25_21=>GPR.RReg1                             Premise(F435)
	S511= GPR.RReg1=rS                                          Path(S459,S510)
	S512= GPR.Rdata1=a                                          GPR-Read(S511,S428)
	S513= FU.InID1=a                                            Path(S512,S503)
	S514= FU.OutID1=FU(a)                                       FU-Forward(S513)
	S515= A_EX.In=FU(a)                                         Path(S514,S476)
	S516= ALUOut_WB.Out=>GPR.WData                              Premise(F436)
	S517= IR_WB.Out20_16=>GPR.WReg                              Premise(F437)
	S518= IMMU.Addr=>IAddrReg.In                                Premise(F438)
	S519= PC.Out=>ICache.IEA                                    Premise(F439)
	S520= ICache.IEA=addr+4                                     Path(S469,S519)
	S521= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S520)
	S522= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S521,S486)
	S523= FU.ICacheHit=ICacheHit(addr+4)                        Path(S521,S492)
	S524= ICache.Out=>ICacheReg.In                              Premise(F440)
	S525= PC.Out=>IMMU.IEA                                      Premise(F441)
	S526= IMMU.IEA=addr+4                                       Path(S469,S525)
	S527= CP0.ASID=>IMMU.PID                                    Premise(F442)
	S528= IMMU.PID=pid                                          Path(S470,S527)
	S529= IMMU.Addr={pid,addr+4}                                IMMU-Search(S528,S526)
	S530= IAddrReg.In={pid,addr+4}                              Path(S529,S518)
	S531= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S528,S526)
	S532= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S531,S487)
	S533= IR_ID.Out=>IR_EX.In                                   Premise(F443)
	S534= IR_EX.In={12,rS,rD,UIMM}                              Path(S457,S533)
	S535= ICache.Out=>IR_ID.In                                  Premise(F444)
	S536= ICache.Out=>IR_IMMU.In                                Premise(F445)
	S537= IR_EX.Out=>IR_MEM.In                                  Premise(F446)
	S538= IR_MEM.In={12,rS,rD,UIMM}                             Path(S452,S537)
	S539= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F447)
	S540= LIMMEXT.In=UIMM                                       Path(S461,S539)
	S541= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S540)
	S542= B_EX.In={16{0},UIMM}                                  Path(S541,S477)
	S543= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F448)
	S544= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F449)
	S545= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F450)
	S546= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F451)
	S547= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F452)
	S548= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F453)
	S549= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F454)
	S550= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F455)
	S551= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F456)
	S552= CU_EX.IRFunc1=rD                                      Path(S455,S551)
	S553= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F457)
	S554= CU_EX.IRFunc2=rS                                      Path(S454,S553)
	S555= IR_EX.Out31_26=>CU_EX.Op                              Premise(F458)
	S556= CU_EX.Op=12                                           Path(S453,S555)
	S557= CU_EX.Func=alu_add                                    CU_EX(S556)
	S558= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F459)
	S559= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F460)
	S560= CU_ID.IRFunc1=rD                                      Path(S460,S559)
	S561= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F461)
	S562= CU_ID.IRFunc2=rS                                      Path(S459,S561)
	S563= IR_ID.Out31_26=>CU_ID.Op                              Premise(F462)
	S564= CU_ID.Op=12                                           Path(S458,S563)
	S565= CU_ID.Func=alu_add                                    CU_ID(S564)
	S566= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F463)
	S567= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F464)
	S568= CU_MEM.IRFunc1=rD                                     Path(S465,S567)
	S569= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F465)
	S570= CU_MEM.IRFunc2=rS                                     Path(S464,S569)
	S571= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F466)
	S572= CU_MEM.Op=12                                          Path(S463,S571)
	S573= CU_MEM.Func=alu_add                                   CU_MEM(S572)
	S574= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F467)
	S575= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F468)
	S576= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F469)
	S577= IR_WB.Out31_26=>CU_WB.Op                              Premise(F470)
	S578= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F471)
	S579= CtrlA_EX=0                                            Premise(F472)
	S580= [A_EX]=FU(a)                                          A_EX-Hold(S402,S579)
	S581= CtrlB_EX=0                                            Premise(F473)
	S582= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S404,S581)
	S583= CtrlALUOut_MEM=0                                      Premise(F474)
	S584= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S406,S583)
	S585= CtrlALUOut_DMMU1=1                                    Premise(F475)
	S586= CtrlALUOut_DMMU2=0                                    Premise(F476)
	S587= CtrlALUOut_WB=1                                       Premise(F477)
	S588= CtrlA_MEM=0                                           Premise(F478)
	S589= CtrlA_WB=1                                            Premise(F479)
	S590= CtrlB_MEM=0                                           Premise(F480)
	S591= CtrlB_WB=1                                            Premise(F481)
	S592= CtrlICache=0                                          Premise(F482)
	S593= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S415,S592)
	S594= CtrlIMMU=0                                            Premise(F483)
	S595= CtrlIR_DMMU1=1                                        Premise(F484)
	S596= CtrlIR_DMMU2=0                                        Premise(F485)
	S597= CtrlIR_EX=0                                           Premise(F486)
	S598= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S420,S597)
	S599= CtrlIR_ID=0                                           Premise(F487)
	S600= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S422,S599)
	S601= CtrlIR_IMMU=0                                         Premise(F488)
	S602= CtrlIR_MEM=0                                          Premise(F489)
	S603= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S425,S602)
	S604= CtrlIR_WB=1                                           Premise(F490)
	S605= CtrlGPR=0                                             Premise(F491)
	S606= GPR[rS]=a                                             GPR-Hold(S428,S605)
	S607= CtrlIAddrReg=0                                        Premise(F492)
	S608= CtrlPC=0                                              Premise(F493)
	S609= CtrlPCInc=0                                           Premise(F494)
	S610= PC[CIA]=addr                                          PC-Hold(S432,S609)
	S611= PC[Out]=addr+4                                        PC-Hold(S433,S608,S609)
	S612= CtrlIMem=0                                            Premise(F495)
	S613= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S435,S612)
	S614= CtrlICacheReg=0                                       Premise(F496)
	S615= CtrlASIDIn=0                                          Premise(F497)
	S616= CtrlCP0=0                                             Premise(F498)
	S617= CP0[ASID]=pid                                         CP0-Hold(S439,S616)
	S618= CtrlEPCIn=0                                           Premise(F499)
	S619= CtrlExCodeIn=0                                        Premise(F500)
	S620= CtrlIRMux=0                                           Premise(F501)

WB	S621= A_EX.Out=FU(a)                                        A_EX-Out(S580)
	S622= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S580)
	S623= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S580)
	S624= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S582)
	S625= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S582)
	S626= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S582)
	S627= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S584)
	S628= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S584)
	S629= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S584)
	S630= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S598)
	S631= IR_EX.Out31_26=12                                     IR_EX-Out(S598)
	S632= IR_EX.Out25_21=rS                                     IR_EX-Out(S598)
	S633= IR_EX.Out20_16=rD                                     IR_EX-Out(S598)
	S634= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S598)
	S635= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S600)
	S636= IR_ID.Out31_26=12                                     IR-Out(S600)
	S637= IR_ID.Out25_21=rS                                     IR-Out(S600)
	S638= IR_ID.Out20_16=rD                                     IR-Out(S600)
	S639= IR_ID.Out15_0=UIMM                                    IR-Out(S600)
	S640= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S603)
	S641= IR_MEM.Out31_26=12                                    IR_MEM-Out(S603)
	S642= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S603)
	S643= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S603)
	S644= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S603)
	S645= PC.CIA=addr                                           PC-Out(S610)
	S646= PC.CIA31_28=addr[31:28]                               PC-Out(S610)
	S647= PC.Out=addr+4                                         PC-Out(S611)
	S648= CP0.ASID=pid                                          CP0-Read-ASID(S617)
	S649= A_EX.Out=>ALU.A                                       Premise(F700)
	S650= ALU.A=FU(a)                                           Path(S621,S649)
	S651= B_EX.Out=>ALU.B                                       Premise(F701)
	S652= ALU.B={16{0},UIMM}                                    Path(S624,S651)
	S653= ALU.Out=>ALUOut_MEM.In                                Premise(F702)
	S654= FU.OutID1=>A_EX.In                                    Premise(F703)
	S655= LIMMEXT.Out=>B_EX.In                                  Premise(F704)
	S656= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F705)
	S657= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F706)
	S658= FU.Bub_ID=>CU_ID.Bub                                  Premise(F707)
	S659= FU.Halt_ID=>CU_ID.Halt                                Premise(F708)
	S660= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F709)
	S661= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F710)
	S662= FU.Bub_IF=>CU_IF.Bub                                  Premise(F711)
	S663= FU.Halt_IF=>CU_IF.Halt                                Premise(F712)
	S664= ICache.Hit=>CU_IF.ICacheHit                           Premise(F713)
	S665= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F714)
	S666= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F715)
	S667= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F716)
	S668= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F717)
	S669= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F718)
	S670= ICache.Hit=>FU.ICacheHit                              Premise(F719)
	S671= IR_EX.Out=>FU.IR_EX                                   Premise(F720)
	S672= FU.IR_EX={12,rS,rD,UIMM}                              Path(S630,S671)
	S673= IR_ID.Out=>FU.IR_ID                                   Premise(F721)
	S674= FU.IR_ID={12,rS,rD,UIMM}                              Path(S635,S673)
	S675= IR_WB.Out=>FU.IR_WB                                   Premise(F722)
	S676= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F723)
	S677= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F724)
	S678= ALU.Out=>FU.InEX                                      Premise(F725)
	S679= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F726)
	S680= FU.InEX_WReg=rD                                       Path(S633,S679)
	S681= GPR.Rdata1=>FU.InID1                                  Premise(F727)
	S682= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F728)
	S683= FU.InID1_RReg=rS                                      Path(S637,S682)
	S684= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F729)
	S685= FU.InMEM_WReg=rD                                      Path(S643,S684)
	S686= ALUOut_WB.Out=>FU.InWB                                Premise(F730)
	S687= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F731)
	S688= IR_ID.Out25_21=>GPR.RReg1                             Premise(F732)
	S689= GPR.RReg1=rS                                          Path(S637,S688)
	S690= GPR.Rdata1=a                                          GPR-Read(S689,S606)
	S691= FU.InID1=a                                            Path(S690,S681)
	S692= FU.OutID1=FU(a)                                       FU-Forward(S691)
	S693= A_EX.In=FU(a)                                         Path(S692,S654)
	S694= ALUOut_WB.Out=>GPR.WData                              Premise(F733)
	S695= IR_WB.Out20_16=>GPR.WReg                              Premise(F734)
	S696= IMMU.Addr=>IAddrReg.In                                Premise(F735)
	S697= PC.Out=>ICache.IEA                                    Premise(F736)
	S698= ICache.IEA=addr+4                                     Path(S647,S697)
	S699= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S698)
	S700= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S699,S664)
	S701= FU.ICacheHit=ICacheHit(addr+4)                        Path(S699,S670)
	S702= ICache.Out=>ICacheReg.In                              Premise(F737)
	S703= PC.Out=>IMMU.IEA                                      Premise(F738)
	S704= IMMU.IEA=addr+4                                       Path(S647,S703)
	S705= CP0.ASID=>IMMU.PID                                    Premise(F739)
	S706= IMMU.PID=pid                                          Path(S648,S705)
	S707= IMMU.Addr={pid,addr+4}                                IMMU-Search(S706,S704)
	S708= IAddrReg.In={pid,addr+4}                              Path(S707,S696)
	S709= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S706,S704)
	S710= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S709,S665)
	S711= IR_ID.Out=>IR_EX.In                                   Premise(F740)
	S712= IR_EX.In={12,rS,rD,UIMM}                              Path(S635,S711)
	S713= ICache.Out=>IR_ID.In                                  Premise(F741)
	S714= ICache.Out=>IR_IMMU.In                                Premise(F742)
	S715= IR_EX.Out=>IR_MEM.In                                  Premise(F743)
	S716= IR_MEM.In={12,rS,rD,UIMM}                             Path(S630,S715)
	S717= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F744)
	S718= LIMMEXT.In=UIMM                                       Path(S639,S717)
	S719= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S718)
	S720= B_EX.In={16{0},UIMM}                                  Path(S719,S655)
	S721= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F745)
	S722= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F746)
	S723= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F747)
	S724= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F748)
	S725= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F749)
	S726= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F750)
	S727= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F751)
	S728= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F752)
	S729= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F753)
	S730= CU_EX.IRFunc1=rD                                      Path(S633,S729)
	S731= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F754)
	S732= CU_EX.IRFunc2=rS                                      Path(S632,S731)
	S733= IR_EX.Out31_26=>CU_EX.Op                              Premise(F755)
	S734= CU_EX.Op=12                                           Path(S631,S733)
	S735= CU_EX.Func=alu_add                                    CU_EX(S734)
	S736= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F756)
	S737= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F757)
	S738= CU_ID.IRFunc1=rD                                      Path(S638,S737)
	S739= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F758)
	S740= CU_ID.IRFunc2=rS                                      Path(S637,S739)
	S741= IR_ID.Out31_26=>CU_ID.Op                              Premise(F759)
	S742= CU_ID.Op=12                                           Path(S636,S741)
	S743= CU_ID.Func=alu_add                                    CU_ID(S742)
	S744= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F760)
	S745= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F761)
	S746= CU_MEM.IRFunc1=rD                                     Path(S643,S745)
	S747= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F762)
	S748= CU_MEM.IRFunc2=rS                                     Path(S642,S747)
	S749= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F763)
	S750= CU_MEM.Op=12                                          Path(S641,S749)
	S751= CU_MEM.Func=alu_add                                   CU_MEM(S750)
	S752= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F764)
	S753= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F765)
	S754= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F766)
	S755= IR_WB.Out31_26=>CU_WB.Op                              Premise(F767)
	S756= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F768)
	S757= CtrlA_EX=0                                            Premise(F769)
	S758= [A_EX]=FU(a)                                          A_EX-Hold(S580,S757)
	S759= CtrlB_EX=0                                            Premise(F770)
	S760= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S582,S759)
	S761= CtrlALUOut_MEM=0                                      Premise(F771)
	S762= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S584,S761)
	S763= CtrlALUOut_DMMU1=0                                    Premise(F772)
	S764= CtrlALUOut_DMMU2=0                                    Premise(F773)
	S765= CtrlALUOut_WB=0                                       Premise(F774)
	S766= CtrlA_MEM=0                                           Premise(F775)
	S767= CtrlA_WB=0                                            Premise(F776)
	S768= CtrlB_MEM=0                                           Premise(F777)
	S769= CtrlB_WB=0                                            Premise(F778)
	S770= CtrlICache=0                                          Premise(F779)
	S771= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S593,S770)
	S772= CtrlIMMU=0                                            Premise(F780)
	S773= CtrlIR_DMMU1=0                                        Premise(F781)
	S774= CtrlIR_DMMU2=0                                        Premise(F782)
	S775= CtrlIR_EX=0                                           Premise(F783)
	S776= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S598,S775)
	S777= CtrlIR_ID=0                                           Premise(F784)
	S778= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S600,S777)
	S779= CtrlIR_IMMU=0                                         Premise(F785)
	S780= CtrlIR_MEM=0                                          Premise(F786)
	S781= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S603,S780)
	S782= CtrlIR_WB=0                                           Premise(F787)
	S783= CtrlGPR=1                                             Premise(F788)
	S784= CtrlIAddrReg=0                                        Premise(F789)
	S785= CtrlPC=0                                              Premise(F790)
	S786= CtrlPCInc=0                                           Premise(F791)
	S787= PC[CIA]=addr                                          PC-Hold(S610,S786)
	S788= PC[Out]=addr+4                                        PC-Hold(S611,S785,S786)
	S789= CtrlIMem=0                                            Premise(F792)
	S790= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S613,S789)
	S791= CtrlICacheReg=0                                       Premise(F793)
	S792= CtrlASIDIn=0                                          Premise(F794)
	S793= CtrlCP0=0                                             Premise(F795)
	S794= CP0[ASID]=pid                                         CP0-Hold(S617,S793)
	S795= CtrlEPCIn=0                                           Premise(F796)
	S796= CtrlExCodeIn=0                                        Premise(F797)
	S797= CtrlIRMux=0                                           Premise(F798)

POST	S758= [A_EX]=FU(a)                                          A_EX-Hold(S580,S757)
	S760= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S582,S759)
	S762= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S584,S761)
	S771= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S593,S770)
	S776= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S598,S775)
	S778= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S600,S777)
	S781= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S603,S780)
	S787= PC[CIA]=addr                                          PC-Hold(S610,S786)
	S788= PC[Out]=addr+4                                        PC-Hold(S611,S785,S786)
	S790= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S613,S789)
	S794= CP0[ASID]=pid                                         CP0-Hold(S617,S793)

