{"0.2":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.2/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","axilent (>=0.1.3)"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.2","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"b0a131c921af670f3f3ba6ed84bfa85b3473d31a2c996401f023bf0800f9dada","md5":"7674459f9391f713a994bafa6059fd3f","sha256":"9e74328cc725afcf4e9519ec93a064906114d958f7cc99df505899542d477fb1"},"downloads":-1,"filename":"slvcodec-0.2-py3-none-any.whl","has_sig":false,"md5_digest":"7674459f9391f713a994bafa6059fd3f","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":58462,"upload_time":"2019-03-11T23:10:59","upload_time_iso_8601":"2019-03-11T23:10:59.330990Z","url":"https://files.pythonhosted.org/packages/b0/a1/31c921af670f3f3ba6ed84bfa85b3473d31a2c996401f023bf0800f9dada/slvcodec-0.2-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"2e58a8ff606e97e4899632f94f1325fcabcc33315abd704405e3b33aa6f64fa9","md5":"ab85eb1ed407df97458f271a388eac27","sha256":"3bf2b789da454650fc1de83d9ee42634e461164476eecb53be1c14ec3336884e"},"downloads":-1,"filename":"slvcodec-0.2.tar.gz","has_sig":false,"md5_digest":"ab85eb1ed407df97458f271a388eac27","packagetype":"sdist","python_version":"source","requires_python":null,"size":51883,"upload_time":"2019-03-11T23:11:01","upload_time_iso_8601":"2019-03-11T23:11:01.694254Z","url":"https://files.pythonhosted.org/packages/2e/58/a8ff606e97e4899632f94f1325fcabcc33315abd704405e3b33aa6f64fa9/slvcodec-0.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.1":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.2.1/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","axilent (>=0.1.3)"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.2.1","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"07d6e8c9387882ee78b910fdd1bab3e1da55323d9dddf44482b25f681bf60e67","md5":"b7b7f6140bb4f0f22adbd73c9e26276d","sha256":"55c800ab471db54b544339dd37ac113def27ee61a2ba65eeb06a048d2052ce3a"},"downloads":-1,"filename":"slvcodec-0.2.1-py3-none-any.whl","has_sig":false,"md5_digest":"b7b7f6140bb4f0f22adbd73c9e26276d","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":62571,"upload_time":"2019-04-10T20:21:25","upload_time_iso_8601":"2019-04-10T20:21:25.027192Z","url":"https://files.pythonhosted.org/packages/07/d6/e8c9387882ee78b910fdd1bab3e1da55323d9dddf44482b25f681bf60e67/slvcodec-0.2.1-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"aa5d770374e73e5c79e674567e4fe1a621955f43883ee186d3e288993e742a72","md5":"98af9071c38463fa1fd24a453182b18a","sha256":"4c33f1806f4a8d2cc505579aa6adf1c9ce7d54fc3148b196553e38484c67d1af"},"downloads":-1,"filename":"slvcodec-0.2.1.tar.gz","has_sig":false,"md5_digest":"98af9071c38463fa1fd24a453182b18a","packagetype":"sdist","python_version":"source","requires_python":null,"size":55870,"upload_time":"2019-04-10T20:21:27","upload_time_iso_8601":"2019-04-10T20:21:27.287917Z","url":"https://files.pythonhosted.org/packages/aa/5d/770374e73e5c79e674567e4fe1a621955f43883ee186d3e288993e742a72/slvcodec-0.2.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.2":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.2.2/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","axilent (>=0.1.3)"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.2.2","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"3ba81bbb569231d77af18f3ac7ab45149e09d2011b713c8374dada3b655974ef","md5":"d38d88ea131eed491a3f78f7e46d34f1","sha256":"a75bfdbc8b92b297d24e3c2d99df13b7388b1a825d292714587891b1f5f11ab0"},"downloads":-1,"filename":"slvcodec-0.2.2-py3-none-any.whl","has_sig":false,"md5_digest":"d38d88ea131eed491a3f78f7e46d34f1","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":58504,"upload_time":"2019-08-16T17:56:42","upload_time_iso_8601":"2019-08-16T17:56:42.714481Z","url":"https://files.pythonhosted.org/packages/3b/a8/1bbb569231d77af18f3ac7ab45149e09d2011b713c8374dada3b655974ef/slvcodec-0.2.2-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"c025cecdf74508efae89eaaa64329bc359ba041eb2d1c6eb5ab4d24c78d57552","md5":"0a063ce3b15c46da6c7a3757f8e4c97e","sha256":"1c144f543ae7f5295da92e02798bb118401b4f64dc98b21c86848d35a4b19f6f"},"downloads":-1,"filename":"slvcodec-0.2.2.tar.gz","has_sig":false,"md5_digest":"0a063ce3b15c46da6c7a3757f8e4c97e","packagetype":"sdist","python_version":"source","requires_python":null,"size":56047,"upload_time":"2019-08-16T17:56:44","upload_time_iso_8601":"2019-08-16T17:56:44.882779Z","url":"https://files.pythonhosted.org/packages/c0/25/cecdf74508efae89eaaa64329bc359ba041eb2d1c6eb5ab4d24c78d57552/slvcodec-0.2.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.3":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.2.3/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","axilent (>=0.1.3)"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.2.3","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"7f2cad018da6b23a48ab7092f5fd5cf1ea1273e90d497516e9f4a1038d58c8fa","md5":"806c0312e537ebc510d15d3cdac5ad59","sha256":"a0d05903faacacdcd177d9d4654893bf4c8fe109cb88996d67a4ef6786b2a302"},"downloads":-1,"filename":"slvcodec-0.2.3-py3-none-any.whl","has_sig":false,"md5_digest":"806c0312e537ebc510d15d3cdac5ad59","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":57218,"upload_time":"2019-10-01T17:11:39","upload_time_iso_8601":"2019-10-01T17:11:39.610781Z","url":"https://files.pythonhosted.org/packages/7f/2c/ad018da6b23a48ab7092f5fd5cf1ea1273e90d497516e9f4a1038d58c8fa/slvcodec-0.2.3-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"ceef2f5711e4b31fad33fb14bfc706c6e4aaa3d21f7640d4fb01f65f33871a95","md5":"abb0664bc1c213e6744ab0e70ebbb14d","sha256":"644488170815e127efd5a344b5bb9d19c5f8e12a68144dc362e8dad5fc552f9d"},"downloads":-1,"filename":"slvcodec-0.2.3.tar.gz","has_sig":false,"md5_digest":"abb0664bc1c213e6744ab0e70ebbb14d","packagetype":"sdist","python_version":"source","requires_python":null,"size":55036,"upload_time":"2019-10-01T17:11:41","upload_time_iso_8601":"2019-10-01T17:11:41.995031Z","url":"https://files.pythonhosted.org/packages/ce/ef/2f5711e4b31fad33fb14bfc706c6e4aaa3d21f7640d4fb01f65f33871a95/slvcodec-0.2.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.4":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.2.4/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","axilent (>=0.1.3)"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.2.4","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"5eb9a8b252dc22e3713c5b0b54ae8b3cf360d34cc06b85ea4746f30ca516ac49","md5":"ecaa4f59b3f210c8219c6a1512c539b0","sha256":"bfaf97dcad009eafef42dd977536ef61d49e83fdd0fcb2a5e6bca89530ccd52b"},"downloads":-1,"filename":"slvcodec-0.2.4-py3-none-any.whl","has_sig":false,"md5_digest":"ecaa4f59b3f210c8219c6a1512c539b0","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":57239,"upload_time":"2019-10-04T00:46:23","upload_time_iso_8601":"2019-10-04T00:46:23.210915Z","url":"https://files.pythonhosted.org/packages/5e/b9/a8b252dc22e3713c5b0b54ae8b3cf360d34cc06b85ea4746f30ca516ac49/slvcodec-0.2.4-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"e0ce80cb15a2bb6be933aedbc89d0437084b938031305b0a60ad511bafdb9e49","md5":"e95b654293ea75fa63f729bfb7a3da65","sha256":"5706e2e98c49df459ed1b903309d144df0eb8232945cbe9d404db737b935ace2"},"downloads":-1,"filename":"slvcodec-0.2.4.tar.gz","has_sig":false,"md5_digest":"e95b654293ea75fa63f729bfb7a3da65","packagetype":"sdist","python_version":"source","requires_python":null,"size":55083,"upload_time":"2019-10-04T00:46:25","upload_time_iso_8601":"2019-10-04T00:46:25.694966Z","url":"https://files.pythonhosted.org/packages/e0/ce/80cb15a2bb6be933aedbc89d0437084b938031305b0a60ad511bafdb9e49/slvcodec-0.2.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.0":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.3.0/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","axilent (>=0.1.3)","pyyaml"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.3.0","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"c861a95f1b33ec990e6bfd36d544526821ad5acc2985f53e9ec2400302910215","md5":"da9111efcc90ed81b89667deaf4a9cd9","sha256":"272bcb6014328072828e3e2a7c9e535e2d76a69482c28f15042f4dd634edf23a"},"downloads":-1,"filename":"slvcodec-0.3.0-py3-none-any.whl","has_sig":false,"md5_digest":"da9111efcc90ed81b89667deaf4a9cd9","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":66109,"upload_time":"2019-10-04T04:56:22","upload_time_iso_8601":"2019-10-04T04:56:22.698033Z","url":"https://files.pythonhosted.org/packages/c8/61/a95f1b33ec990e6bfd36d544526821ad5acc2985f53e9ec2400302910215/slvcodec-0.3.0-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"3b7fe17cff1d0d3f525023adac329922ce9b240cebbe292e681bcbceed711fc6","md5":"2a2175fc6b6b76336f4b0f66cdfaaa04","sha256":"717956780ee99ddef9dd8e752e301b0cedbebf13c776329ff579e05417c4f555"},"downloads":-1,"filename":"slvcodec-0.3.0.tar.gz","has_sig":false,"md5_digest":"2a2175fc6b6b76336f4b0f66cdfaaa04","packagetype":"sdist","python_version":"source","requires_python":null,"size":62150,"upload_time":"2019-10-04T04:56:25","upload_time_iso_8601":"2019-10-04T04:56:25.901266Z","url":"https://files.pythonhosted.org/packages/3b/7f/e17cff1d0d3f525023adac329922ce9b240cebbe292e681bcbceed711fc6/slvcodec-0.3.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.1":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.3.1/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","axilent (>=0.1.3)","pyyaml"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.3.1","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"fd2cce75422ce1ef3e1c6210feba9ba4870cc37633fb87370613d2a80658dea1","md5":"6e7d38a52084fa79b8b0a5c6c7bf97c8","sha256":"179ab20cf8f01a3fc0421e2de46e0f963da779e4ad554b49f9a97ad27b739242"},"downloads":-1,"filename":"slvcodec-0.3.1-py3-none-any.whl","has_sig":false,"md5_digest":"6e7d38a52084fa79b8b0a5c6c7bf97c8","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":66237,"upload_time":"2019-10-07T19:31:25","upload_time_iso_8601":"2019-10-07T19:31:25.735172Z","url":"https://files.pythonhosted.org/packages/fd/2c/ce75422ce1ef3e1c6210feba9ba4870cc37633fb87370613d2a80658dea1/slvcodec-0.3.1-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"7b417b0dae14b5c224649a49dad44cbec8dc9975d5096d05d4b29ebc9beb0cbb","md5":"d16275f585d96866c4e712ad076e530d","sha256":"63975e5ba083066af5266f918aa471c8aa70ede21e4443e21c436d5cc7f568fc"},"downloads":-1,"filename":"slvcodec-0.3.1.tar.gz","has_sig":false,"md5_digest":"d16275f585d96866c4e712ad076e530d","packagetype":"sdist","python_version":"source","requires_python":null,"size":62286,"upload_time":"2019-10-07T19:31:28","upload_time_iso_8601":"2019-10-07T19:31:28.569923Z","url":"https://files.pythonhosted.org/packages/7b/41/7b0dae14b5c224649a49dad44cbec8dc9975d5096d05d4b29ebc9beb0cbb/slvcodec-0.3.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.2":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.3.2/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","axilent (>=0.1.3)","pyyaml"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.3.2","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"35e5d1df2c108353d3ef1a6832df9f4ddf7b5cb0a4a12b09e8188433e87c5eaa","md5":"5af7a3774f676e4f45f76a5ce6945fbc","sha256":"ff5a6c355ebefb45b1e19d4293912400024924953f504b8014efad0960ae5af2"},"downloads":-1,"filename":"slvcodec-0.3.2-py3-none-any.whl","has_sig":false,"md5_digest":"5af7a3774f676e4f45f76a5ce6945fbc","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":70982,"upload_time":"2019-10-11T17:16:07","upload_time_iso_8601":"2019-10-11T17:16:07.313997Z","url":"https://files.pythonhosted.org/packages/35/e5/d1df2c108353d3ef1a6832df9f4ddf7b5cb0a4a12b09e8188433e87c5eaa/slvcodec-0.3.2-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"27a9f5f718537a7fecae95100ce5f1cf31e3f363ccfe171ccc24e4600802a287","md5":"753eefcefd5fd7e1608d4bea220f3f21","sha256":"25081902af8257e36fb35c1a5b092069dcc384d68a582885672fb92b82328c67"},"downloads":-1,"filename":"slvcodec-0.3.2.tar.gz","has_sig":false,"md5_digest":"753eefcefd5fd7e1608d4bea220f3f21","packagetype":"sdist","python_version":"source","requires_python":null,"size":58567,"upload_time":"2019-10-11T17:16:10","upload_time_iso_8601":"2019-10-11T17:16:10.014944Z","url":"https://files.pythonhosted.org/packages/27/a9/f5f718537a7fecae95100ce5f1cf31e3f363ccfe171ccc24e4600802a287/slvcodec-0.3.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.3":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.3.3/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","axilent (>=0.1.3)","pyyaml"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.3.3","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"98017c2f4a4d1d7ccf0b5e68ee28e133bacf30ae0512a5c29b89ebb5744b5f6b","md5":"e8ef9e03c68b099561fd31f8670dd1cc","sha256":"5ea0d60f29bf7bed4a90347d6927a4e1e5ae841be66ac67061fb7cdaa648caa2"},"downloads":-1,"filename":"slvcodec-0.3.3-py3-none-any.whl","has_sig":false,"md5_digest":"e8ef9e03c68b099561fd31f8670dd1cc","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":66926,"upload_time":"2019-10-11T18:41:19","upload_time_iso_8601":"2019-10-11T18:41:19.220575Z","url":"https://files.pythonhosted.org/packages/98/01/7c2f4a4d1d7ccf0b5e68ee28e133bacf30ae0512a5c29b89ebb5744b5f6b/slvcodec-0.3.3-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"6643827fefbd88247d8ab151ddea0d13e11cdd18435e083bf609cb72523b1616","md5":"aab1f007fbb587afb86892e0d0bf3175","sha256":"9c7718236efe3b34be52eea7df3a7594d2d1d9990ac7722481e9a5dc70dc889d"},"downloads":-1,"filename":"slvcodec-0.3.3.tar.gz","has_sig":false,"md5_digest":"aab1f007fbb587afb86892e0d0bf3175","packagetype":"sdist","python_version":"source","requires_python":null,"size":62528,"upload_time":"2019-10-11T18:41:21","upload_time_iso_8601":"2019-10-11T18:41:21.788886Z","url":"https://files.pythonhosted.org/packages/66/43/827fefbd88247d8ab151ddea0d13e11cdd18435e083bf609cb72523b1616/slvcodec-0.3.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.4":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.3.4/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb","cocotb-test"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.3.4","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"daa55e7b714c6d57331d20437297d78b328a918cdfd1065caa831fdf7bcb58f7","md5":"1c81c951ed748bc0ea235bfbed398795","sha256":"d35a276635dd80ae6a187edb108e5ee9128511bb19f75083cfc0b2d137ab5f51"},"downloads":-1,"filename":"slvcodec-0.3.4-py3-none-any.whl","has_sig":false,"md5_digest":"1c81c951ed748bc0ea235bfbed398795","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":74242,"upload_time":"2019-11-08T16:39:04","upload_time_iso_8601":"2019-11-08T16:39:04.872358Z","url":"https://files.pythonhosted.org/packages/da/a5/5e7b714c6d57331d20437297d78b328a918cdfd1065caa831fdf7bcb58f7/slvcodec-0.3.4-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"758638dbeeefa89a47b102f9338415e8fa2acc82021d786a150fbef37adaa08b","md5":"471349ea617ff2000e7f805976d8953f","sha256":"c0288f9f5ca498b4493175ed1d1169ee3f2d1a746d8e75d95e5341997347cc0d"},"downloads":-1,"filename":"slvcodec-0.3.4.tar.gz","has_sig":false,"md5_digest":"471349ea617ff2000e7f805976d8953f","packagetype":"sdist","python_version":"source","requires_python":null,"size":69336,"upload_time":"2019-11-08T16:39:07","upload_time_iso_8601":"2019-11-08T16:39:07.449931Z","url":"https://files.pythonhosted.org/packages/75/86/38dbeeefa89a47b102f9338415e8fa2acc82021d786a150fbef37adaa08b/slvcodec-0.3.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.3.5/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb","cocotb-test","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.3.5","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"727500bb5900122de1904a5d1e788bcded4e179545333aea87bc229969490c91","md5":"dad3c0e178a9f660a4cd45d3c374eacc","sha256":"7f4d6435b9951ead7b3d7e8715f5561023eeb2f00c68fc673ad3a5255b2b03c7"},"downloads":-1,"filename":"slvcodec-0.3.5-py3-none-any.whl","has_sig":false,"md5_digest":"dad3c0e178a9f660a4cd45d3c374eacc","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":75972,"upload_time":"2019-11-08T16:56:20","upload_time_iso_8601":"2019-11-08T16:56:20.841724Z","url":"https://files.pythonhosted.org/packages/72/75/00bb5900122de1904a5d1e788bcded4e179545333aea87bc229969490c91/slvcodec-0.3.5-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"ac44644186c8f37d6cb160194a60d13ca4c2eca42f912644d95d9c4780aa1656","md5":"2d0c5b4041ccb6190fac3d1c61c684df","sha256":"5880f62db388c9f119b0b76609e5fe4bd7d64c70dd4c033c4966d0275f57b731"},"downloads":-1,"filename":"slvcodec-0.3.5.tar.gz","has_sig":false,"md5_digest":"2d0c5b4041ccb6190fac3d1c61c684df","packagetype":"sdist","python_version":"source","requires_python":null,"size":69362,"upload_time":"2019-11-08T16:56:24","upload_time_iso_8601":"2019-11-08T16:56:24.395947Z","url":"https://files.pythonhosted.org/packages/ac/44/644186c8f37d6cb160194a60d13ca4c2eca42f912644d95d9c4780aa1656/slvcodec-0.3.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.6":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.3.6/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb","cocotb-test","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.3.6","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"7f98d2e887867afeca84d969a577d32c64772f33535360df035970896a8bcaa8","md5":"b0b28ed139b9f639c7dde7dd31649f02","sha256":"65aded574bc948fa891af5291fac69f7479665ee99f6abd87b7c9a9768a5775e"},"downloads":-1,"filename":"slvcodec-0.3.6-py3-none-any.whl","has_sig":false,"md5_digest":"b0b28ed139b9f639c7dde7dd31649f02","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":75991,"upload_time":"2019-11-22T20:39:41","upload_time_iso_8601":"2019-11-22T20:39:41.186899Z","url":"https://files.pythonhosted.org/packages/7f/98/d2e887867afeca84d969a577d32c64772f33535360df035970896a8bcaa8/slvcodec-0.3.6-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"82a7bd48ef579562ef1a19fc952ffc492997d51c32491ac07b0af34d9e9857a4","md5":"9fb8678c7301fd0b777d90a78b542def","sha256":"220efd54f35a043eadb91d24f08abbd088e6af8abe8dab34c09d2e136e2128a0"},"downloads":-1,"filename":"slvcodec-0.3.6.tar.gz","has_sig":false,"md5_digest":"9fb8678c7301fd0b777d90a78b542def","packagetype":"sdist","python_version":"source","requires_python":null,"size":69543,"upload_time":"2019-11-22T20:39:43","upload_time_iso_8601":"2019-11-22T20:39:43.915504Z","url":"https://files.pythonhosted.org/packages/82/a7/bd48ef579562ef1a19fc952ffc492997d51c32491ac07b0af34d9e9857a4/slvcodec-0.3.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.7":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.3.7/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb","cocotb-test","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.3.7","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"a75c9f8834f6a207abc3d16a711408d77543e6704c4a400eba69f6d173fb4512","md5":"59d4c572c409d104e91acdf76acc7682","sha256":"4ee6ca3e4db71371b85f80daa354504cc3594c734703ef9869545279a8e23ca0"},"downloads":-1,"filename":"slvcodec-0.3.7-py3-none-any.whl","has_sig":false,"md5_digest":"59d4c572c409d104e91acdf76acc7682","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":77387,"upload_time":"2020-02-10T18:49:20","upload_time_iso_8601":"2020-02-10T18:49:20.302658Z","url":"https://files.pythonhosted.org/packages/a7/5c/9f8834f6a207abc3d16a711408d77543e6704c4a400eba69f6d173fb4512/slvcodec-0.3.7-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"6f25edd31d7eb95c81264a102e782f99233d91e6a13f85d598dd22f88d29173d","md5":"e12ea91d87142ff406c1551d2456a9c1","sha256":"6b13df98aab0672aa494c37d56bf62b29f3ba5b2e19aff268a5bcf23f8bf5cd6"},"downloads":-1,"filename":"slvcodec-0.3.7.tar.gz","has_sig":false,"md5_digest":"e12ea91d87142ff406c1551d2456a9c1","packagetype":"sdist","python_version":"source","requires_python":null,"size":70167,"upload_time":"2020-02-10T18:49:22","upload_time_iso_8601":"2020-02-10T18:49:22.734044Z","url":"https://files.pythonhosted.org/packages/6f/25/edd31d7eb95c81264a102e782f99233d91e6a13f85d598dd22f88d29173d/slvcodec-0.3.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.0":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.0/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb","cocotb-test","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.0","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"023d0b5941d0528abc6b45e9ce31e6c32ee1a8289ffe49804065dfb33eb50c20","md5":"8acb071009668932589e892c1230be2c","sha256":"6e44f7f2171f2e068348e078ceadb07526ce41163ce3fdbd6a7b2a927427a994"},"downloads":-1,"filename":"slvcodec-0.4.0-py3-none-any.whl","has_sig":false,"md5_digest":"8acb071009668932589e892c1230be2c","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":79099,"upload_time":"2020-03-05T15:29:34","upload_time_iso_8601":"2020-03-05T15:29:34.706061Z","url":"https://files.pythonhosted.org/packages/02/3d/0b5941d0528abc6b45e9ce31e6c32ee1a8289ffe49804065dfb33eb50c20/slvcodec-0.4.0-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"66e674bf2289185b19d27f8300c2b81b7f8097078373d964adec4b918ad5d8eb","md5":"52ef5323bdabb251979b2688466060fb","sha256":"88d420aab03053652804389e730fec70fa2b4bdaae73a9b335cd0aa098c797b0"},"downloads":-1,"filename":"slvcodec-0.4.0.tar.gz","has_sig":false,"md5_digest":"52ef5323bdabb251979b2688466060fb","packagetype":"sdist","python_version":"source","requires_python":null,"size":71351,"upload_time":"2020-03-05T15:29:36","upload_time_iso_8601":"2020-03-05T15:29:36.880977Z","url":"https://files.pythonhosted.org/packages/66/e6/74bf2289185b19d27f8300c2b81b7f8097078373d964adec4b918ad5d8eb/slvcodec-0.4.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.1":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.1/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb","cocotb-test","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.1","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"89a6c2c67d434e56b6887bd7b2865dc1697cb42d8d1ac2c1702432cc466e9f97","md5":"7ab7e546479f5d30ead797be8072ba2f","sha256":"5237ad6258810d3de4c21cd5b853879b5ffc1c1b01fecee783520e84e3b10006"},"downloads":-1,"filename":"slvcodec-0.4.1-py3-none-any.whl","has_sig":false,"md5_digest":"7ab7e546479f5d30ead797be8072ba2f","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":79216,"upload_time":"2020-03-27T21:17:21","upload_time_iso_8601":"2020-03-27T21:17:21.958398Z","url":"https://files.pythonhosted.org/packages/89/a6/c2c67d434e56b6887bd7b2865dc1697cb42d8d1ac2c1702432cc466e9f97/slvcodec-0.4.1-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"7c83d0fdab19f4f2949b4c362ce38753b730488cf8485082d6213da97d971a73","md5":"0524d3e82e3c249080a9b8708ffb410a","sha256":"3a65743f4818fd8ab64107cc02232882eac722c3cdffe2cc0d847351d3bc61b0"},"downloads":-1,"filename":"slvcodec-0.4.1.tar.gz","has_sig":false,"md5_digest":"0524d3e82e3c249080a9b8708ffb410a","packagetype":"sdist","python_version":"source","requires_python":null,"size":71589,"upload_time":"2020-03-27T21:17:24","upload_time_iso_8601":"2020-03-27T21:17:24.374467Z","url":"https://files.pythonhosted.org/packages/7c/83/d0fdab19f4f2949b4c362ce38753b730488cf8485082d6213da97d971a73/slvcodec-0.4.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.10":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.10/","requires_dist":["cocotb (>=1.4.0rc1)","fusesoc","jinja2 (>=2.8)","pytest","pyyaml","vunit-hdl"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.10","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"c6950015b8782ba84236963e94e103c0b8365546584cf51044f82b0d18991725","md5":"383735d41bf802e03c5941a8c9ec0f85","sha256":"e89538c73c154e34f2eaefe7d17b7bb5f53ee46367001112f0478e03d40e7a3c"},"downloads":-1,"filename":"slvcodec-0.4.10-py3-none-any.whl","has_sig":false,"md5_digest":"383735d41bf802e03c5941a8c9ec0f85","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81748,"upload_time":"2021-01-14T17:39:15","upload_time_iso_8601":"2021-01-14T17:39:15.026624Z","url":"https://files.pythonhosted.org/packages/c6/95/0015b8782ba84236963e94e103c0b8365546584cf51044f82b0d18991725/slvcodec-0.4.10-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"a127f3c7211312db12735682cbee053fc1f68ad8b13463e70f806e457e1aff47","md5":"f41d0e036e5be47133b81a656c279c03","sha256":"484160527fec0693737e7c81173e6c8f4363458e6741e670cc78bab8065ee2c6"},"downloads":-1,"filename":"slvcodec-0.4.10.tar.gz","has_sig":false,"md5_digest":"f41d0e036e5be47133b81a656c279c03","packagetype":"sdist","python_version":"source","requires_python":null,"size":75375,"upload_time":"2021-01-14T17:39:17","upload_time_iso_8601":"2021-01-14T17:39:17.035173Z","url":"https://files.pythonhosted.org/packages/a1/27/f3c7211312db12735682cbee053fc1f68ad8b13463e70f806e457e1aff47/slvcodec-0.4.10.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.11":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.11/","requires_dist":["cocotb (>=1.4.0rc1)","fusesoc","jinja2 (>=2.8)","pytest","pyyaml","vunit-hdl"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.11","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"fa5e59b54dfd3b29091d160faa80448c60e9f35c7a572b028d5b043ba2b5c0cc","md5":"a1019c46363b02a77757e287c7aacc56","sha256":"5435ee72bf95d6eb462c86c991fdd40d6e72b94826aa628473796d621599e36e"},"downloads":-1,"filename":"slvcodec-0.4.11-py3-none-any.whl","has_sig":false,"md5_digest":"a1019c46363b02a77757e287c7aacc56","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81747,"upload_time":"2021-01-28T19:51:52","upload_time_iso_8601":"2021-01-28T19:51:52.594970Z","url":"https://files.pythonhosted.org/packages/fa/5e/59b54dfd3b29091d160faa80448c60e9f35c7a572b028d5b043ba2b5c0cc/slvcodec-0.4.11-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"a71b4e01cd659f24be139150e9d76f832ab782c0709d206720e6b22bfd8662a1","md5":"29d928bbf7b11a385137b20ae5652e15","sha256":"cd1f93777c1c35d0b1b1e558a1257041e37c1e508f7b722f03b5c27307cf8983"},"downloads":-1,"filename":"slvcodec-0.4.11.tar.gz","has_sig":false,"md5_digest":"29d928bbf7b11a385137b20ae5652e15","packagetype":"sdist","python_version":"source","requires_python":null,"size":75364,"upload_time":"2021-01-28T19:51:54","upload_time_iso_8601":"2021-01-28T19:51:54.703804Z","url":"https://files.pythonhosted.org/packages/a7/1b/4e01cd659f24be139150e9d76f832ab782c0709d206720e6b22bfd8662a1/slvcodec-0.4.11.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.12":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.12/","requires_dist":["cocotb (>=1.4.0rc1)","fusesoc","jinja2 (>=2.8)","pytest","pyyaml","vunit-hdl"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.12","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"90cfca028dce605cae1b9a08569cea9fd2815a22cd537ed6a1aa032fa4ec31ac","md5":"f289314422b58dcc278c4e2ec9996d74","sha256":"5df3b713d7ea9aa957dcd546998cc6a1944de3f41204caeb0865a5023af8a0bb"},"downloads":-1,"filename":"slvcodec-0.4.12-py3-none-any.whl","has_sig":false,"md5_digest":"f289314422b58dcc278c4e2ec9996d74","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81814,"upload_time":"2021-02-01T19:19:20","upload_time_iso_8601":"2021-02-01T19:19:20.198805Z","url":"https://files.pythonhosted.org/packages/90/cf/ca028dce605cae1b9a08569cea9fd2815a22cd537ed6a1aa032fa4ec31ac/slvcodec-0.4.12-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"34aa26cb54853762dda114d22666c156cd89dc7acaef7d98310c7ab94fd55064","md5":"a428aec7f3aea3e6c467a135f0f78086","sha256":"99d84566f5935dddaaa2abcb3ca85de638d11a02755ed570e88b856e9efa9c9d"},"downloads":-1,"filename":"slvcodec-0.4.12.tar.gz","has_sig":false,"md5_digest":"a428aec7f3aea3e6c467a135f0f78086","packagetype":"sdist","python_version":"source","requires_python":null,"size":75438,"upload_time":"2021-02-01T19:19:22","upload_time_iso_8601":"2021-02-01T19:19:22.192752Z","url":"https://files.pythonhosted.org/packages/34/aa/26cb54853762dda114d22666c156cd89dc7acaef7d98310c7ab94fd55064/slvcodec-0.4.12.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.13":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.13/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.13","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"bf48965863e097dd9169044c703630057cfd90e206255d4e97519e3535821074","md5":"6778cf589031e6f688f0d384931d9b7c","sha256":"0aba8a0b60735308fcb3117803bfc6d08b16c826104aac48dcc27b46fe847395"},"downloads":-1,"filename":"slvcodec-0.4.13-py3-none-any.whl","has_sig":false,"md5_digest":"6778cf589031e6f688f0d384931d9b7c","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81795,"upload_time":"2021-02-11T22:13:26","upload_time_iso_8601":"2021-02-11T22:13:26.512692Z","url":"https://files.pythonhosted.org/packages/bf/48/965863e097dd9169044c703630057cfd90e206255d4e97519e3535821074/slvcodec-0.4.13-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"728c82f9afd6025effc2e9d484ad387d5544c24ccafdabc52dd52802a2efa81b","md5":"3158c46a8b216c83db54d8a5b70e739c","sha256":"c6b3cf40d19523c65804040050b6d1d0d1ab45f0841aa1ab4f091ada364bffb5"},"downloads":-1,"filename":"slvcodec-0.4.13.tar.gz","has_sig":false,"md5_digest":"3158c46a8b216c83db54d8a5b70e739c","packagetype":"sdist","python_version":"source","requires_python":null,"size":75466,"upload_time":"2021-02-11T22:13:30","upload_time_iso_8601":"2021-02-11T22:13:30.380199Z","url":"https://files.pythonhosted.org/packages/72/8c/82f9afd6025effc2e9d484ad387d5544c24ccafdabc52dd52802a2efa81b/slvcodec-0.4.13.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.14":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.14/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.14","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"85109ae6f94f1e46af8a5989a808d38783ec2cba78dfb7719d5ae640e568c09f","md5":"9b0845c3eccdb741b4f548359c8d6970","sha256":"d4228830decf1540f95192e6567c68d27ba3ca1294a51a2fd601fcc6bd884d18"},"downloads":-1,"filename":"slvcodec-0.4.14-py3-none-any.whl","has_sig":false,"md5_digest":"9b0845c3eccdb741b4f548359c8d6970","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81809,"upload_time":"2021-02-24T19:42:24","upload_time_iso_8601":"2021-02-24T19:42:24.890841Z","url":"https://files.pythonhosted.org/packages/85/10/9ae6f94f1e46af8a5989a808d38783ec2cba78dfb7719d5ae640e568c09f/slvcodec-0.4.14-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"3e1024f11daaa52722db80a9a6d4860dd39d966b4644b478d1603fcbda0c3ea0","md5":"e2cb4b42b2b718cbd16e28614b2e3174","sha256":"2f5a1ca2d85aca16d188b8a1cbd86d7a6a9ad275a4f2ec410c98e5db6fe986f4"},"downloads":-1,"filename":"slvcodec-0.4.14.tar.gz","has_sig":false,"md5_digest":"e2cb4b42b2b718cbd16e28614b2e3174","packagetype":"sdist","python_version":"source","requires_python":null,"size":75491,"upload_time":"2021-02-24T19:42:27","upload_time_iso_8601":"2021-02-24T19:42:27.732188Z","url":"https://files.pythonhosted.org/packages/3e/10/24f11daaa52722db80a9a6d4860dd39d966b4644b478d1603fcbda0c3ea0/slvcodec-0.4.14.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.15":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.15/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.15","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"4bc43483e237d64d269e10566193f581c212ee319a3a075398fe2f508419cace","md5":"7ceb3c41f2ceec54e486f49cd98f7d03","sha256":"a9d0d037931b72451780dd2895398fa75f810aa6c6185c64f5d5be451a1506ad"},"downloads":-1,"filename":"slvcodec-0.4.15-py3-none-any.whl","has_sig":false,"md5_digest":"7ceb3c41f2ceec54e486f49cd98f7d03","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81848,"upload_time":"2021-03-24T22:54:41","upload_time_iso_8601":"2021-03-24T22:54:41.748563Z","url":"https://files.pythonhosted.org/packages/4b/c4/3483e237d64d269e10566193f581c212ee319a3a075398fe2f508419cace/slvcodec-0.4.15-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"4080eeaa9cf1e976f8ff02c8d177b0ef3f0f9c802d5a0b69ad797ae27205d0b6","md5":"7f68136ee6801ece16560b62f3ddf351","sha256":"d256ba2b280ccb6a0c23a2f82aeffe01d8feea6d49b62c7c0ae224afd51fe796"},"downloads":-1,"filename":"slvcodec-0.4.15.tar.gz","has_sig":false,"md5_digest":"7f68136ee6801ece16560b62f3ddf351","packagetype":"sdist","python_version":"source","requires_python":null,"size":75527,"upload_time":"2021-03-24T22:54:44","upload_time_iso_8601":"2021-03-24T22:54:44.042140Z","url":"https://files.pythonhosted.org/packages/40/80/eeaa9cf1e976f8ff02c8d177b0ef3f0f9c802d5a0b69ad797ae27205d0b6/slvcodec-0.4.15.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.16":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.16/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.16","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"612e09f04cdb051baaed6a17d6c192ba8a4ccce39fcc2630ebe6e4c8c8c7792e","md5":"763d2af2f9ed5a6920ead1fd5ec17091","sha256":"0f7c0772c8f0bc434f90d7b6251b6033273fcf3b2f11e4751f998a3754a9f1ae"},"downloads":-1,"filename":"slvcodec-0.4.16-py3-none-any.whl","has_sig":false,"md5_digest":"763d2af2f9ed5a6920ead1fd5ec17091","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81924,"upload_time":"2021-06-15T22:28:55","upload_time_iso_8601":"2021-06-15T22:28:55.910881Z","url":"https://files.pythonhosted.org/packages/61/2e/09f04cdb051baaed6a17d6c192ba8a4ccce39fcc2630ebe6e4c8c8c7792e/slvcodec-0.4.16-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"2731271f069bfbc578c075bb34032015c6ece9580d45414e1b2b9a525ff9c222","md5":"ae46720fe97264cf87529e8d3140a3bb","sha256":"501ae10f1febd4e3ee7f8be5e855e9e71bf6d460993091fb599b620d829fa954"},"downloads":-1,"filename":"slvcodec-0.4.16.tar.gz","has_sig":false,"md5_digest":"ae46720fe97264cf87529e8d3140a3bb","packagetype":"sdist","python_version":"source","requires_python":null,"size":74446,"upload_time":"2021-06-15T22:28:57","upload_time_iso_8601":"2021-06-15T22:28:57.974887Z","url":"https://files.pythonhosted.org/packages/27/31/271f069bfbc578c075bb34032015c6ece9580d45414e1b2b9a525ff9c222/slvcodec-0.4.16.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.17":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.17/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.17","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"738c1cada3d41aff1d719856117a65e32ccf500638a035d47bca0cfda359f6d8","md5":"81c81eeaf9c75208804741010f48796d","sha256":"9c187e770b4b814140cd01931297ecf6ebcb007104ff3d4e4dfe70beda524da3"},"downloads":-1,"filename":"slvcodec-0.4.17-py3-none-any.whl","has_sig":false,"md5_digest":"81c81eeaf9c75208804741010f48796d","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81934,"upload_time":"2021-07-21T22:43:31","upload_time_iso_8601":"2021-07-21T22:43:31.539114Z","url":"https://files.pythonhosted.org/packages/73/8c/1cada3d41aff1d719856117a65e32ccf500638a035d47bca0cfda359f6d8/slvcodec-0.4.17-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"0987b5f51d0575f5a14eda42a61fdd8ed8bb2fcb426fca02cc8f02cde8b443f5","md5":"a84cc13f1da2030eed462be4a54e9ab7","sha256":"45c3e5f14e4f4fd99c8a8af2eda80a63ebdb6db78c95abb887781a8ba080caa1"},"downloads":-1,"filename":"slvcodec-0.4.17.tar.gz","has_sig":false,"md5_digest":"a84cc13f1da2030eed462be4a54e9ab7","packagetype":"sdist","python_version":"source","requires_python":null,"size":74394,"upload_time":"2021-07-21T22:43:34","upload_time_iso_8601":"2021-07-21T22:43:34.031636Z","url":"https://files.pythonhosted.org/packages/09/87/b5f51d0575f5a14eda42a61fdd8ed8bb2fcb426fca02cc8f02cde8b443f5/slvcodec-0.4.17.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.18":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":null,"project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.18/","requires_dist":["jinja2 >=2.8","pytest","vunit-hdl","pyyaml","cocotb >=1.4.0rc1","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.18","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"d83e477a6e127248a9bad12902c7304d04f43e30ef127d6038415557f6e94daf","md5":"ab2174209ff91b186648987fae55e2f7","sha256":"7fe1f6f7d6941c67013dd054614f1fe1ea204a22f5a1a7d75c28a67b5305e80a"},"downloads":-1,"filename":"slvcodec-0.4.18-py3-none-any.whl","has_sig":false,"md5_digest":"ab2174209ff91b186648987fae55e2f7","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":82071,"upload_time":"2024-02-27T18:25:40","upload_time_iso_8601":"2024-02-27T18:25:40.788847Z","url":"https://files.pythonhosted.org/packages/d8/3e/477a6e127248a9bad12902c7304d04f43e30ef127d6038415557f6e94daf/slvcodec-0.4.18-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"8a8c6ac3c49f1aac66256623182e5ecc8b15edb87fd3bcd1e0b51d072ff4757d","md5":"bc873a3705c635019dd7550f6c9a7750","sha256":"690dbd938230ac116947554ecd2373fda19dd98f37093dff5a950c1c989b4668"},"downloads":-1,"filename":"slvcodec-0.4.18.tar.gz","has_sig":false,"md5_digest":"bc873a3705c635019dd7550f6c9a7750","packagetype":"sdist","python_version":"source","requires_python":null,"size":74836,"upload_time":"2024-02-27T18:25:50","upload_time_iso_8601":"2024-02-27T18:25:50.395215Z","url":"https://files.pythonhosted.org/packages/8a/8c/6ac3c49f1aac66256623182e5ecc8b15edb87fd3bcd1e0b51d072ff4757d/slvcodec-0.4.18.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.2":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.2/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb","cocotb-test","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.2","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"17b4b670d183455c119320d5323a286c20f5193185d9976ec89a1617be395bc7","md5":"b50ce13e56aa24e3cc413e1d67243499","sha256":"94534d36230fbc4ea8aca20b721babee87fb3dee2dd2d1e4e3ea84b0fe99fa64"},"downloads":-1,"filename":"slvcodec-0.4.2-py3-none-any.whl","has_sig":false,"md5_digest":"b50ce13e56aa24e3cc413e1d67243499","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":80231,"upload_time":"2020-04-13T18:46:57","upload_time_iso_8601":"2020-04-13T18:46:57.332600Z","url":"https://files.pythonhosted.org/packages/17/b4/b670d183455c119320d5323a286c20f5193185d9976ec89a1617be395bc7/slvcodec-0.4.2-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"4cd966a273dd1975e0df57932ce65fdd57813fe9cf96966b6e214dbe84965c01","md5":"d887a46bfc6207c34aecab3b2d0db870","sha256":"30bfb1f63a098f60923ee2c8e3e45d9e5acdbfce55cb76aeb92f9f3899b78f07"},"downloads":-1,"filename":"slvcodec-0.4.2.tar.gz","has_sig":false,"md5_digest":"d887a46bfc6207c34aecab3b2d0db870","packagetype":"sdist","python_version":"source","requires_python":null,"size":72114,"upload_time":"2020-04-13T18:46:59","upload_time_iso_8601":"2020-04-13T18:46:59.523397Z","url":"https://files.pythonhosted.org/packages/4c/d9/66a273dd1975e0df57932ce65fdd57813fe9cf96966b6e214dbe84965c01/slvcodec-0.4.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.3":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.3/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.3","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"0e1b156bf276bc0a54ec3ed2cbb96bb6fb47345aed7b306ccce1eb1e5e54ef35","md5":"f523120b871e4d544eca3a505413b3a3","sha256":"1021c581e9c86a97ac743faddde2ee62279e0cf81d5c4ed24f78609b81e7bbfd"},"downloads":-1,"filename":"slvcodec-0.4.3-py3-none-any.whl","has_sig":false,"md5_digest":"f523120b871e4d544eca3a505413b3a3","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":80724,"upload_time":"2020-07-08T01:03:41","upload_time_iso_8601":"2020-07-08T01:03:41.470915Z","url":"https://files.pythonhosted.org/packages/0e/1b/156bf276bc0a54ec3ed2cbb96bb6fb47345aed7b306ccce1eb1e5e54ef35/slvcodec-0.4.3-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"c537e542878057408adcbe2462a100a68240003b97782ed3af2741398642b25d","md5":"9d93cc2282e249b6f1149499ffc12f9e","sha256":"d1acf3b30c34c7d5ef3079f17af1aaffe3b2b25efe5a9d47f4ba0beea797bbdf"},"downloads":-1,"filename":"slvcodec-0.4.3.tar.gz","has_sig":false,"md5_digest":"9d93cc2282e249b6f1149499ffc12f9e","packagetype":"sdist","python_version":"source","requires_python":null,"size":74584,"upload_time":"2020-07-08T01:03:45","upload_time_iso_8601":"2020-07-08T01:03:45.308303Z","url":"https://files.pythonhosted.org/packages/c5/37/e542878057408adcbe2462a100a68240003b97782ed3af2741398642b25d/slvcodec-0.4.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.4":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.4/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.4","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"3f3a12d961e51fc2d1669b126c896e5e8ec1cff65e7f398f5759adf8be77a75d","md5":"53ac46a01a46f70a43ae203d7894e682","sha256":"97bdd14bf8156d2b14d8abd504ef8cb09851c6f4e532e34a48f47e3de7a17697"},"downloads":-1,"filename":"slvcodec-0.4.4-py3-none-any.whl","has_sig":false,"md5_digest":"53ac46a01a46f70a43ae203d7894e682","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":80833,"upload_time":"2020-07-08T01:26:16","upload_time_iso_8601":"2020-07-08T01:26:16.226584Z","url":"https://files.pythonhosted.org/packages/3f/3a/12d961e51fc2d1669b126c896e5e8ec1cff65e7f398f5759adf8be77a75d/slvcodec-0.4.4-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"ab93384f6febf8fd36ae3a67edd7dd3edd14c5ba3f7386321a535e81a5f96c2d","md5":"007af2f9529a02780158680d16dab0c2","sha256":"bd43432c0076024be9ed7b9a671403f550a1173dcee504cbf410f70db5e26461"},"downloads":-1,"filename":"slvcodec-0.4.4.tar.gz","has_sig":false,"md5_digest":"007af2f9529a02780158680d16dab0c2","packagetype":"sdist","python_version":"source","requires_python":null,"size":74656,"upload_time":"2020-07-08T01:26:20","upload_time_iso_8601":"2020-07-08T01:26:20.727135Z","url":"https://files.pythonhosted.org/packages/ab/93/384f6febf8fd36ae3a67edd7dd3edd14c5ba3f7386321a535e81a5f96c2d/slvcodec-0.4.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.5":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.5/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.5","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"a02882d7b33863685eec17fc3d25f680dc10ffae17e768aab3516f8db84e44d3","md5":"11679a08b4406e08850db4c6bc469106","sha256":"e349c281aa0a08b45083c76c711f715ee742b0ac33cf9b799dcfc233446c754f"},"downloads":-1,"filename":"slvcodec-0.4.5-py3-none-any.whl","has_sig":false,"md5_digest":"11679a08b4406e08850db4c6bc469106","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":80835,"upload_time":"2020-07-14T20:35:17","upload_time_iso_8601":"2020-07-14T20:35:17.768361Z","url":"https://files.pythonhosted.org/packages/a0/28/82d7b33863685eec17fc3d25f680dc10ffae17e768aab3516f8db84e44d3/slvcodec-0.4.5-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"308226b35148c8ea2476272aee3a7b1e3ab1799ffd7ea3bb2f48802dab885dec","md5":"e2e5c4eba059aaf17be16c7f4b8b81db","sha256":"35ef9bb5c8677b91943d102fd6ac5f57537134b05138d54c30c20dd20dc94bdf"},"downloads":-1,"filename":"slvcodec-0.4.5.tar.gz","has_sig":false,"md5_digest":"e2e5c4eba059aaf17be16c7f4b8b81db","packagetype":"sdist","python_version":"source","requires_python":null,"size":74509,"upload_time":"2020-07-14T20:35:20","upload_time_iso_8601":"2020-07-14T20:35:20.063724Z","url":"https://files.pythonhosted.org/packages/30/82/26b35148c8ea2476272aee3a7b1e3ab1799ffd7ea3bb2f48802dab885dec/slvcodec-0.4.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.6":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.6/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.6","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"8c16ea7a91f40574b0328b3b28b5efeb0c7e1f24cd7253fa9a68ac211d83b706","md5":"d3120e45e727f6af1b937f4aa80c9207","sha256":"8422c9764a38ca3d5daffac708c7d9ffac552bc78227171989de4adf4016be3f"},"downloads":-1,"filename":"slvcodec-0.4.6-py3-none-any.whl","has_sig":false,"md5_digest":"d3120e45e727f6af1b937f4aa80c9207","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81099,"upload_time":"2020-07-17T23:08:06","upload_time_iso_8601":"2020-07-17T23:08:06.355879Z","url":"https://files.pythonhosted.org/packages/8c/16/ea7a91f40574b0328b3b28b5efeb0c7e1f24cd7253fa9a68ac211d83b706/slvcodec-0.4.6-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"d88b5e951c5d7ea306070938136b6a14ff1279a9a24c0460e34c7b89b97572de","md5":"b9cbfc8e3d233c69534ea35a6efbfeea","sha256":"cfdfcb252e3c34a1a09fb4304df88428e099ff8e77af31fb61317b26c6f8d98b"},"downloads":-1,"filename":"slvcodec-0.4.6.tar.gz","has_sig":false,"md5_digest":"b9cbfc8e3d233c69534ea35a6efbfeea","packagetype":"sdist","python_version":"source","requires_python":null,"size":74751,"upload_time":"2020-07-17T23:08:08","upload_time_iso_8601":"2020-07-17T23:08:08.335539Z","url":"https://files.pythonhosted.org/packages/d8/8b/5e951c5d7ea306070938136b6a14ff1279a9a24c0460e34c7b89b97572de/slvcodec-0.4.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.7":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.7/","requires_dist":["cocotb (>=1.4.0rc1)","fusesoc","jinja2 (>=2.8)","pytest","pyyaml","vunit-hdl"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.7","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"f2f03de3f4b10704657727f5ec6484e132bbabffaad2cc22c40aca3d3d00e252","md5":"d1dd1a3261104ad6f32366bfc1c00270","sha256":"3a92b849a06374b2ce6f7cbde2528a3a8410d1c2b4003354ed1a07edc3d8e246"},"downloads":-1,"filename":"slvcodec-0.4.7-py3-none-any.whl","has_sig":false,"md5_digest":"d1dd1a3261104ad6f32366bfc1c00270","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81201,"upload_time":"2020-08-26T17:28:21","upload_time_iso_8601":"2020-08-26T17:28:21.707560Z","url":"https://files.pythonhosted.org/packages/f2/f0/3de3f4b10704657727f5ec6484e132bbabffaad2cc22c40aca3d3d00e252/slvcodec-0.4.7-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"0263513fcf72c9e6a82d4111dea38a6d8068a66e645e64741d8f3ea92b85a7ac","md5":"b3b29f539de8aba867e34353fc0fff57","sha256":"19bade489b0549f3be715aab9c95dc5d04ad1576ab498783a6864c66c3e70ea4"},"downloads":-1,"filename":"slvcodec-0.4.7.tar.gz","has_sig":false,"md5_digest":"b3b29f539de8aba867e34353fc0fff57","packagetype":"sdist","python_version":"source","requires_python":null,"size":74834,"upload_time":"2020-08-26T17:28:23","upload_time_iso_8601":"2020-08-26T17:28:23.894788Z","url":"https://files.pythonhosted.org/packages/02/63/513fcf72c9e6a82d4111dea38a6d8068a66e645e64741d8f3ea92b85a7ac/slvcodec-0.4.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.8":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.8/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.8","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"16c9df777b1a7ca4a8cacf830f44d1d1cc7eed01776bdfd4156d39ffefb721d6","md5":"ba46ca4e55d7b835b0a149ddbf40285f","sha256":"37860d41256614ee45d105f42f43d82a1c7bcfa0e156359b70d331c483024d2f"},"downloads":-1,"filename":"slvcodec-0.4.8-py3-none-any.whl","has_sig":false,"md5_digest":"ba46ca4e55d7b835b0a149ddbf40285f","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81408,"upload_time":"2020-11-25T19:01:02","upload_time_iso_8601":"2020-11-25T19:01:02.169269Z","url":"https://files.pythonhosted.org/packages/16/c9/df777b1a7ca4a8cacf830f44d1d1cc7eed01776bdfd4156d39ffefb721d6/slvcodec-0.4.8-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"3bd07f300c9d387177d952e369a35bd76107a5063107549659d34cb7a87bf461","md5":"088ca78de65efe942c075891009a0e85","sha256":"47aaaac2573fa5f1fc85749d6805ed116ac9e69ca5f3954f0bae7134c27c0431"},"downloads":-1,"filename":"slvcodec-0.4.8.tar.gz","has_sig":false,"md5_digest":"088ca78de65efe942c075891009a0e85","packagetype":"sdist","python_version":"source","requires_python":null,"size":75019,"upload_time":"2020-11-25T19:01:04","upload_time_iso_8601":"2020-11-25T19:01:04.825886Z","url":"https://files.pythonhosted.org/packages/3b/d0/7f300c9d387177d952e369a35bd76107a5063107549659d34cb7a87bf461/slvcodec-0.4.8.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.9":{"info":{"author":"Ben Reynwar","author_email":"ben@reynwar.net","bugtrack_url":null,"classifiers":[],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/benreynwar/slvcodec","keywords":"VHDL,hdl,rtl,FPGA,ASIC,Xilinx,Altera","license":"MIT","maintainer":"","maintainer_email":"","name":"slvcodec","package_url":"https://pypi.org/project/slvcodec/","platform":"","project_url":"https://pypi.org/project/slvcodec/","project_urls":{"Homepage":"https://github.com/benreynwar/slvcodec"},"provides_extra":null,"release_url":"https://pypi.org/project/slvcodec/0.4.9/","requires_dist":["jinja2 (>=2.8)","pytest","vunit-hdl","pyyaml","cocotb (>=1.4.0rc1)","fusesoc"],"requires_python":"","summary":"Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python.","version":"0.4.9","yanked":false,"yanked_reason":null},"last_serial":22063756,"urls":[{"comment_text":"","digests":{"blake2b_256":"b0f04fbcaa87fe17c03580fc957ad0dca6e677ba614edd74851580641753a47f","md5":"86907eb149e6e91a0b351f68a7bf6b02","sha256":"5333d2ab1e85da70d41e727d82225a79b99e66d49c9adc57b684ea977dfbf7ea"},"downloads":-1,"filename":"slvcodec-0.4.9-py3-none-any.whl","has_sig":false,"md5_digest":"86907eb149e6e91a0b351f68a7bf6b02","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":81553,"upload_time":"2020-12-04T21:36:13","upload_time_iso_8601":"2020-12-04T21:36:13.632534Z","url":"https://files.pythonhosted.org/packages/b0/f0/4fbcaa87fe17c03580fc957ad0dca6e677ba614edd74851580641753a47f/slvcodec-0.4.9-py3-none-any.whl","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"e4a356bf02831081cc56e726bce0c14945d9697c2f88ee102e73f7580992caa5","md5":"2afa8cd2f3a5f4b277770a5bea1d09db","sha256":"e1bddc5ed88c5edf2bb0a3c2369110160f3914bc0df47e0b7b47af8029aab86a"},"downloads":-1,"filename":"slvcodec-0.4.9.tar.gz","has_sig":false,"md5_digest":"2afa8cd2f3a5f4b277770a5bea1d09db","packagetype":"sdist","python_version":"source","requires_python":null,"size":69660,"upload_time":"2020-12-04T21:36:16","upload_time_iso_8601":"2020-12-04T21:36:16.052354Z","url":"https://files.pythonhosted.org/packages/e4/a3/56bf02831081cc56e726bce0c14945d9697c2f88ee102e73f7580992caa5/slvcodec-0.4.9.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}