Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Dec  7 00:14:49 2022
| Host         : SSD-UBUNTU running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_design_analysis -file ./report/pynqrypt_encrypt_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020i
| Design State : Synthesized
--------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------+
|      Characteristics      |                                    Path #1                                    |
+---------------------------+-------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                        |
| Path Delay                | 6.437                                                                         |
| Logic Delay               | 2.942(46%)                                                                    |
| Net Delay                 | 3.495(54%)                                                                    |
| Clock Skew                | -0.049                                                                        |
| Slack                     | 3.036                                                                         |
| Clock Uncertainty         | 0.035                                                                         |
| Clock Relationship        | Safely Timed                                                                  |
| Clock Delay Group         | Same Clock                                                                    |
| Logic Levels              | 4                                                                             |
| Routes                    | NA                                                                            |
| Logical Path              | RAMB18E1/CLKARDCLK-(7)-LUT3-(1)-LUT6-(12)-LUT3-(12)-LUT2-(1)-RAMB18E1/ENARDEN |
| Start Point Clock         | ap_clk                                                                        |
| End Point Clock           | ap_clk                                                                        |
| DSP Block                 | None                                                                          |
| RAM Registers             | DO_REG(0)-None                                                                |
| IO Crossings              | 0                                                                             |
| Config Crossings          | 0                                                                             |
| SLR Crossings             | 0                                                                             |
| PBlocks                   | 0                                                                             |
| High Fanout               | 12                                                                            |
| Dont Touch                | 0                                                                             |
| Mark Debug                | 0                                                                             |
| Start Point Pin Primitive | RAMB18E1/CLKARDCLK                                                            |
| End Point Pin Primitive   | RAMB18E1/ENARDEN                                                              |
| Start Point Pin           | mem_reg/CLKARDCLK                                                             |
| End Point Pin             | mem_reg/ENARDEN                                                               |
+---------------------------+-------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+-----+-----+-----+----+----+----+----+----+----+
| End Point Clock | Requirement |  3 |  4  |  5  |  6  |  7  |  8  | 11 | 12 | 13 | 14 | 15 | 16 |
+-----------------+-------------+----+-----+-----+-----+-----+-----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 33 | 291 | 239 | 130 | 144 | 118 |  4 |  4 | 11 | 12 |  8 |  6 |
+-----------------+-------------+----+-----+-----+-----+-----+-----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


