Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e8794abb577c43ac915ccf520d15d4b0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot DesignFile_behav xil_defaultlib.DesignFile -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture design_arch of entity xil_defaultlib.designfile
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/DesignFile_behav/obj/xsim_1.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
