{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694185295324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694185295336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 12:01:35 2023 " "Processing started: Fri Sep 08 12:01:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694185295336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185295336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sum_Rest -c Sum_Rest " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sum_Rest -c Sum_Rest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185295336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694185295805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694185295805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sum_rest.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/sum_rest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sum_Rest " "Found entity 1: Sum_Rest" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694185309775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309775 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "b Sum_Rest.sv(6) " "Verilog HDL error at Sum_Rest.sv(6): value cannot be assigned to input \"b\"" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 6 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694185309775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sum_Rest " "Elaborating entity \"Sum_Rest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694185309798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Sum_Rest.sv(8) " "Verilog HDL assignment warning at Sum_Rest.sv(8): truncated value with size 32 to match size of target (5)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694185309800 "|Sum_Rest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] Sum_Rest.sv(6) " "Inferred latch for \"b\[0\]\" at Sum_Rest.sv(6)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 "|Sum_Rest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] Sum_Rest.sv(6) " "Inferred latch for \"b\[1\]\" at Sum_Rest.sv(6)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 "|Sum_Rest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] Sum_Rest.sv(6) " "Inferred latch for \"b\[2\]\" at Sum_Rest.sv(6)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 "|Sum_Rest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] Sum_Rest.sv(6) " "Inferred latch for \"b\[3\]\" at Sum_Rest.sv(6)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 "|Sum_Rest"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "b\[3\] b\[3\] Sum_Rest.sv(6) " "Net \"b\[3\]\" at Sum_Rest.sv(6) is already driven by input port \"b\[3\]\", and cannot be driven by another signal" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 6 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "b\[3\] Sum_Rest.sv(2) " "\"b\[3\]\" was declared at Sum_Rest.sv(2)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "b\[2\] b\[2\] Sum_Rest.sv(6) " "Net \"b\[2\]\" at Sum_Rest.sv(6) is already driven by input port \"b\[2\]\", and cannot be driven by another signal" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 6 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "b\[2\] Sum_Rest.sv(2) " "\"b\[2\]\" was declared at Sum_Rest.sv(2)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "b\[1\] b\[1\] Sum_Rest.sv(6) " "Net \"b\[1\]\" at Sum_Rest.sv(6) is already driven by input port \"b\[1\]\", and cannot be driven by another signal" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 6 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "b\[1\] Sum_Rest.sv(2) " "\"b\[1\]\" was declared at Sum_Rest.sv(2)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "b\[0\] b\[0\] Sum_Rest.sv(6) " "Net \"b\[0\]\" at Sum_Rest.sv(6) is already driven by input port \"b\[0\]\", and cannot be driven by another signal" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 6 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "b\[0\] Sum_Rest.sv(2) " "\"b\[0\]\" was declared at Sum_Rest.sv(2)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 2 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "y\[3\] Sum_Rest.sv(8) " "Can't resolve multiple constant drivers for net \"y\[3\]\" at Sum_Rest.sv(8)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Sum_Rest.sv(7) " "Constant driver at Sum_Rest.sv(7)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 7 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "y\[2\] Sum_Rest.sv(8) " "Can't resolve multiple constant drivers for net \"y\[2\]\" at Sum_Rest.sv(8)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "y\[1\] Sum_Rest.sv(8) " "Can't resolve multiple constant drivers for net \"y\[1\]\" at Sum_Rest.sv(8)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "y\[0\] Sum_Rest.sv(8) " "Can't resolve multiple constant drivers for net \"y\[0\]\" at Sum_Rest.sv(8)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "cout Sum_Rest.sv(8) " "Can't resolve multiple constant drivers for net \"cout\" at Sum_Rest.sv(8)" {  } { { "db/Sum_Rest.sv" "" { Text "D:/Programacion/Arqui1/8_25/Sumador-Restestador/db/Sum_Rest.sv" 8 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309801 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694185309802 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694185309845 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 08 12:01:49 2023 " "Processing ended: Fri Sep 08 12:01:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694185309845 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694185309845 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694185309845 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694185309845 ""}
