{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668440076425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668440076425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 16:34:36 2022 " "Processing started: Mon Nov 14 16:34:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668440076425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668440076425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_tx -c UART_tx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_tx -c UART_tx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668440076426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668440076989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668440076990 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator UART_tx.vhd(122) " "VHDL syntax error at UART_tx.vhd(122) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "UART_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_tx.vhd" 122 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1668440085402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_tx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440085403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm-behavioral " "Found design unit 1: tx_fsm-behavioral" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/tx_fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440085409 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "tx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/tx_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440085409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440085409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategen-Behavioral " "Found design unit 1: baudrategen-Behavioral" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440085413 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategen " "Found entity 1: baudrategen" {  } { { "baudrategen.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440085413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440085413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitcounter-Behavioral " "Found design unit 1: bitcounter-Behavioral" {  } { { "bitcounter.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/bitcounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440085416 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitcounter " "Found entity 1: bitcounter" {  } { { "bitcounter.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/bitcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668440085416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440085416 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" shift_tx.vhd(69) " "VHDL syntax error at shift_tx.vhd(69) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "shift_tx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/shift_tx.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1668440085419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_tx.vhd 0 0 " "Found 0 design units, including 0 entities, in source file shift_tx.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668440085420 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bitcounter_rx.vhd " "Can't analyze file -- file bitcounter_rx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1668440085424 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "baudrategen_rx.vhd " "Can't analyze file -- file baudrategen_rx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1668440085428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668440085483 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 16:34:45 2022 " "Processing ended: Mon Nov 14 16:34:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668440085483 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668440085483 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668440085483 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668440085483 ""}
