Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 30 10:31:35 2022
| Host         : cseekdmsim1 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z045ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'p2_ddr3_smartconnect_0_0'

1. Summary
----------

SUCCESS in the upgrade of p2_ddr3_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 11) to (Rev. 18)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
p2_ddr3_smartconnect_0_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 30 10:31:35 2022
| Host         : cseekdmsim1 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z045ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'p2_ddr3_axi_uart16550_0_0'

1. Summary
----------

SUCCESS in the upgrade of p2_ddr3_axi_uart16550_0_0 (xilinx.com:ip:axi_uart16550:2.0) from (Rev. 21) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 30 10:31:35 2022
| Host         : cseekdmsim1 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z045ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'p2_ddr3_axi_clock_converter_0_0'

1. Summary
----------

SUCCESS in the upgrade of p2_ddr3_axi_clock_converter_0_0 (xilinx.com:ip:axi_clock_converter:2.1) from (Rev. 18) to (Rev. 25)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 30 10:31:35 2022
| Host         : cseekdmsim1 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z045ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'p2_ddr3_axi_bram_ctrl_0_bram_0'

1. Summary
----------

SUCCESS in the upgrade of p2_ddr3_axi_bram_ctrl_0_bram_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 3) to (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 30 10:31:35 2022
| Host         : cseekdmsim1 running 64-bit Ubuntu 18.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z045ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'p2_ddr3_axi_bram_ctrl_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of p2_ddr3_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.1) from (Rev. 1) to (Rev. 6)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1

3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'ECC_TYPE' from '0' to 'Hamming' has been ignored for IP 'p2_ddr3_axi_bram_ctrl_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 -user_name p2_ddr3_axi_bram_ctrl_0_0
set_property -dict "\
  CONFIG.BMG_INSTANCE {EXTERNAL} \
  CONFIG.BRAM_PORTA.MASTER_TYPE {BRAM_CTRL} \
  CONFIG.BRAM_PORTA.MEM_ECC {NONE} \
  CONFIG.BRAM_PORTA.MEM_SIZE {65536} \
  CONFIG.BRAM_PORTA.MEM_WIDTH {32} \
  CONFIG.BRAM_PORTA.READ_LATENCY {1} \
  CONFIG.BRAM_PORTA.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.CLKIF.ASSOCIATED_BUSIF {S_AXI:S_AXI_CTRL} \
  CONFIG.CLKIF.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.CLKIF.CLK_DOMAIN {p2_ddr3_mig_7series_0_0_ui_clk} \
  CONFIG.CLKIF.FREQ_HZ {50000000} \
  CONFIG.CLKIF.INSERT_VIP {0} \
  CONFIG.CLKIF.PHASE {0} \
  CONFIG.Component_Name {p2_ddr3_axi_bram_ctrl_0_0} \
  CONFIG.DATA_WIDTH {32} \
  CONFIG.ECC_ONOFF_RESET_VALUE {0} \
  CONFIG.ECC_TYPE {Hamming} \
  CONFIG.FAULT_INJECT {0} \
  CONFIG.ID_WIDTH {0} \
  CONFIG.MEM_DEPTH {16384} \
  CONFIG.PROTOCOL {AXI4} \
  CONFIG.RD_CMD_OPTIMIZATION {0} \
  CONFIG.READ_LATENCY {1} \
  CONFIG.RSTIF.INSERT_VIP {0} \
  CONFIG.RSTIF.POLARITY {ACTIVE_LOW} \
  CONFIG.SINGLE_PORT_BRAM {1} \
  CONFIG.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.ADDR_WIDTH {16} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {p2_ddr3_mig_7series_0_0_ui_clk} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {50000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {1} \
  CONFIG.S_AXI.HAS_CACHE {1} \
  CONFIG.S_AXI.HAS_LOCK {1} \
  CONFIG.S_AXI.HAS_PROT {1} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {256} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0} \
  CONFIG.S_AXI.PROTOCOL {AXI4} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.USE_ECC {0} " [get_ips p2_ddr3_axi_bram_ctrl_0_0]


