// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv2_address0,
        OutPadConv2_ce0,
        OutPadConv2_q0,
        OutPadConv2_address1,
        OutPadConv2_ce1,
        OutPadConv2_q1,
        OutConv2_address0,
        OutConv2_ce0,
        OutConv2_we0,
        OutConv2_d0,
        grp_fu_1453_p_din0,
        grp_fu_1453_p_din1,
        grp_fu_1453_p_opcode,
        grp_fu_1453_p_dout0,
        grp_fu_1453_p_ce,
        grp_fu_1457_p_din0,
        grp_fu_1457_p_din1,
        grp_fu_1457_p_opcode,
        grp_fu_1457_p_dout0,
        grp_fu_1457_p_ce,
        grp_fu_1461_p_din0,
        grp_fu_1461_p_din1,
        grp_fu_1461_p_dout0,
        grp_fu_1461_p_ce,
        grp_fu_1465_p_din0,
        grp_fu_1465_p_din1,
        grp_fu_1465_p_dout0,
        grp_fu_1465_p_ce,
        grp_fu_1469_p_din0,
        grp_fu_1469_p_din1,
        grp_fu_1469_p_opcode,
        grp_fu_1469_p_dout0,
        grp_fu_1469_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 11'd1;
parameter    ap_ST_fsm_pp0_stage1 = 11'd2;
parameter    ap_ST_fsm_pp0_stage2 = 11'd4;
parameter    ap_ST_fsm_pp0_stage3 = 11'd8;
parameter    ap_ST_fsm_pp0_stage4 = 11'd16;
parameter    ap_ST_fsm_pp0_stage5 = 11'd32;
parameter    ap_ST_fsm_pp0_stage6 = 11'd64;
parameter    ap_ST_fsm_pp0_stage7 = 11'd128;
parameter    ap_ST_fsm_pp0_stage8 = 11'd256;
parameter    ap_ST_fsm_pp0_stage9 = 11'd512;
parameter    ap_ST_fsm_pp0_stage10 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [31:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [31:0] Weights_q1;
output  [9:0] OutPadConv2_address0;
output   OutPadConv2_ce0;
input  [31:0] OutPadConv2_q0;
output  [9:0] OutPadConv2_address1;
output   OutPadConv2_ce1;
input  [31:0] OutPadConv2_q1;
output  [10:0] OutConv2_address0;
output   OutConv2_ce0;
output   OutConv2_we0;
output  [31:0] OutConv2_d0;
output  [31:0] grp_fu_1453_p_din0;
output  [31:0] grp_fu_1453_p_din1;
output  [1:0] grp_fu_1453_p_opcode;
input  [31:0] grp_fu_1453_p_dout0;
output   grp_fu_1453_p_ce;
output  [31:0] grp_fu_1457_p_din0;
output  [31:0] grp_fu_1457_p_din1;
output  [1:0] grp_fu_1457_p_opcode;
input  [31:0] grp_fu_1457_p_dout0;
output   grp_fu_1457_p_ce;
output  [31:0] grp_fu_1461_p_din0;
output  [31:0] grp_fu_1461_p_din1;
input  [31:0] grp_fu_1461_p_dout0;
output   grp_fu_1461_p_ce;
output  [31:0] grp_fu_1465_p_din0;
output  [31:0] grp_fu_1465_p_din1;
input  [31:0] grp_fu_1465_p_dout0;
output   grp_fu_1465_p_ce;
output  [31:0] grp_fu_1469_p_din0;
output  [31:0] grp_fu_1469_p_din1;
output  [4:0] grp_fu_1469_p_opcode;
input  [0:0] grp_fu_1469_p_dout0;
output   grp_fu_1469_p_ce;

reg ap_idle;
reg[13:0] Weights_address0;
reg Weights_ce0;
reg[13:0] Weights_address1;
reg Weights_ce1;
reg[9:0] OutPadConv2_address0;
reg OutPadConv2_ce0;
reg[9:0] OutPadConv2_address1;
reg OutPadConv2_ce1;
reg OutConv2_ce0;
reg OutConv2_we0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_subdone;
reg   [0:0] icmp_ln65_reg_1382;
reg    ap_condition_exit_pp0_iter0_stage10;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_543;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] reg_547;
reg   [31:0] reg_552;
reg   [31:0] reg_556;
reg   [31:0] reg_561;
reg   [31:0] reg_566;
reg   [31:0] reg_571;
reg   [31:0] reg_576;
reg   [31:0] reg_581;
reg   [31:0] reg_586;
reg   [31:0] reg_591;
reg   [31:0] reg_596;
reg   [31:0] reg_601;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_606;
reg   [31:0] reg_611;
reg   [31:0] reg_616;
reg   [31:0] reg_622;
wire   [0:0] icmp_ln65_fu_645_p2;
reg   [0:0] icmp_ln65_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln65_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln65_reg_1382_pp0_iter3_reg;
reg   [0:0] icmp_ln65_reg_1382_pp0_iter4_reg;
reg   [0:0] icmp_ln65_reg_1382_pp0_iter5_reg;
reg   [0:0] icmp_ln65_reg_1382_pp0_iter6_reg;
reg   [0:0] icmp_ln65_reg_1382_pp0_iter7_reg;
wire   [7:0] select_ln65_fu_669_p3;
reg   [7:0] select_ln65_reg_1386;
wire   [3:0] select_ln65_1_fu_683_p3;
reg   [3:0] select_ln65_1_reg_1395;
reg   [3:0] select_ln65_1_reg_1395_pp0_iter1_reg;
reg   [3:0] select_ln65_1_reg_1395_pp0_iter2_reg;
reg   [3:0] select_ln65_1_reg_1395_pp0_iter3_reg;
reg   [3:0] select_ln65_1_reg_1395_pp0_iter4_reg;
reg   [3:0] select_ln65_1_reg_1395_pp0_iter5_reg;
reg   [3:0] select_ln65_1_reg_1395_pp0_iter6_reg;
wire   [2:0] empty_fu_691_p1;
reg   [2:0] empty_reg_1400;
wire   [7:0] empty_144_fu_719_p2;
reg   [7:0] empty_144_reg_1406;
wire   [8:0] zext_ln67_3_fu_818_p1;
reg   [8:0] zext_ln67_3_reg_1457;
wire   [31:0] bitcast_ln73_fu_821_p1;
wire   [31:0] bitcast_ln73_1_fu_826_p1;
wire   [31:0] bitcast_ln73_2_fu_872_p1;
wire   [31:0] bitcast_ln73_3_fu_877_p1;
wire   [8:0] p_cast69_fu_922_p1;
reg   [8:0] p_cast69_reg_1531;
reg   [31:0] mul21_i2_reg_1545;
reg   [31:0] mul21_i70_s_reg_1550;
wire   [31:0] bitcast_ln73_4_fu_925_p1;
wire   [31:0] bitcast_ln73_5_fu_930_p1;
reg   [31:0] mul21_i70_5_reg_1585;
reg   [31:0] mul21_i70_6_reg_1590;
reg   [31:0] mul21_i70_6_reg_1590_pp0_iter1_reg;
wire   [31:0] bitcast_ln73_6_fu_977_p1;
wire   [31:0] bitcast_ln73_7_fu_982_p1;
reg   [31:0] mul21_i70_4_reg_1625;
reg   [31:0] mul21_i70_4_reg_1625_pp0_iter1_reg;
reg   [31:0] mul21_i70_1_reg_1630;
reg   [31:0] mul21_i70_1_reg_1630_pp0_iter1_reg;
wire   [31:0] bitcast_ln73_8_fu_1027_p1;
wire   [31:0] bitcast_ln73_9_fu_1032_p1;
wire   [9:0] zext_ln67_2_fu_1099_p1;
reg   [9:0] zext_ln67_2_reg_1665;
reg   [31:0] mul21_i70_1_1_reg_1673;
reg   [31:0] mul21_i70_1_1_reg_1673_pp0_iter1_reg;
reg   [31:0] mul21_i70_1_2_reg_1678;
reg   [31:0] mul21_i70_1_2_reg_1678_pp0_iter1_reg;
reg   [31:0] mul21_i70_1_2_reg_1678_pp0_iter2_reg;
wire   [31:0] bitcast_ln73_10_fu_1102_p1;
wire   [31:0] bitcast_ln73_11_fu_1107_p1;
wire   [10:0] add_ln75_fu_1162_p2;
reg   [10:0] add_ln75_reg_1713;
reg   [10:0] add_ln75_reg_1713_pp0_iter1_reg;
reg   [10:0] add_ln75_reg_1713_pp0_iter2_reg;
reg   [10:0] add_ln75_reg_1713_pp0_iter3_reg;
reg   [10:0] add_ln75_reg_1713_pp0_iter4_reg;
reg   [10:0] add_ln75_reg_1713_pp0_iter5_reg;
reg   [10:0] add_ln75_reg_1713_pp0_iter6_reg;
reg   [10:0] add_ln75_reg_1713_pp0_iter7_reg;
reg   [31:0] mul21_i70_1_3_reg_1718;
reg   [31:0] mul21_i70_1_3_reg_1718_pp0_iter1_reg;
reg   [31:0] mul21_i70_1_3_reg_1718_pp0_iter2_reg;
reg   [31:0] mul21_i70_1_4_reg_1723;
reg   [31:0] mul21_i70_1_4_reg_1723_pp0_iter1_reg;
reg   [31:0] mul21_i70_1_4_reg_1723_pp0_iter2_reg;
wire   [31:0] bitcast_ln73_12_fu_1168_p1;
wire   [31:0] bitcast_ln73_13_fu_1173_p1;
reg   [31:0] mul21_i70_2_reg_1758;
reg   [31:0] mul21_i70_2_reg_1758_pp0_iter1_reg;
reg   [31:0] mul21_i70_2_reg_1758_pp0_iter2_reg;
reg   [31:0] mul21_i70_2_reg_1758_pp0_iter3_reg;
reg   [31:0] mul21_i70_2_1_reg_1763;
reg   [31:0] mul21_i70_2_1_reg_1763_pp0_iter1_reg;
reg   [31:0] mul21_i70_2_1_reg_1763_pp0_iter2_reg;
reg   [31:0] mul21_i70_2_1_reg_1763_pp0_iter3_reg;
wire   [31:0] bitcast_ln73_14_fu_1218_p1;
wire   [31:0] bitcast_ln73_15_fu_1223_p1;
reg   [31:0] mul21_i70_2_2_reg_1798;
reg   [31:0] mul21_i70_2_2_reg_1798_pp0_iter1_reg;
reg   [31:0] mul21_i70_2_2_reg_1798_pp0_iter2_reg;
reg   [31:0] mul21_i70_2_2_reg_1798_pp0_iter3_reg;
reg   [31:0] mul21_i70_2_3_reg_1803;
reg   [31:0] mul21_i70_2_3_reg_1803_pp0_iter1_reg;
reg   [31:0] mul21_i70_2_3_reg_1803_pp0_iter2_reg;
reg   [31:0] mul21_i70_2_3_reg_1803_pp0_iter3_reg;
reg   [31:0] mul21_i70_2_3_reg_1803_pp0_iter4_reg;
wire   [31:0] bitcast_ln73_16_fu_1268_p1;
wire   [31:0] bitcast_ln73_17_fu_1273_p1;
reg   [31:0] OutPadConv2_load_18_reg_1818;
reg   [31:0] OutPadConv2_load_19_reg_1823;
reg   [31:0] mul21_i70_2_4_reg_1828;
reg   [31:0] mul21_i70_2_4_reg_1828_pp0_iter2_reg;
reg   [31:0] mul21_i70_2_4_reg_1828_pp0_iter3_reg;
reg   [31:0] mul21_i70_2_4_reg_1828_pp0_iter4_reg;
reg   [31:0] mul21_i70_2_4_reg_1828_pp0_iter5_reg;
reg   [31:0] mul21_i70_3_reg_1833;
reg   [31:0] mul21_i70_3_reg_1833_pp0_iter2_reg;
reg   [31:0] mul21_i70_3_reg_1833_pp0_iter3_reg;
reg   [31:0] mul21_i70_3_reg_1833_pp0_iter4_reg;
reg   [31:0] mul21_i70_3_reg_1833_pp0_iter5_reg;
wire   [31:0] bitcast_ln73_18_fu_1278_p1;
wire   [31:0] bitcast_ln73_19_fu_1283_p1;
reg   [31:0] mul21_i70_3_1_reg_1848;
reg   [31:0] mul21_i70_3_1_reg_1848_pp0_iter2_reg;
reg   [31:0] mul21_i70_3_1_reg_1848_pp0_iter3_reg;
reg   [31:0] mul21_i70_3_1_reg_1848_pp0_iter4_reg;
reg   [31:0] mul21_i70_3_1_reg_1848_pp0_iter5_reg;
reg   [31:0] mul21_i70_3_1_reg_1848_pp0_iter6_reg;
reg   [31:0] mul21_i70_3_2_reg_1853;
reg   [31:0] mul21_i70_3_2_reg_1853_pp0_iter2_reg;
reg   [31:0] mul21_i70_3_2_reg_1853_pp0_iter3_reg;
reg   [31:0] mul21_i70_3_2_reg_1853_pp0_iter4_reg;
reg   [31:0] mul21_i70_3_2_reg_1853_pp0_iter5_reg;
reg   [31:0] mul21_i70_3_2_reg_1853_pp0_iter6_reg;
reg   [31:0] mul21_i70_3_3_reg_1858;
reg   [31:0] mul21_i70_3_3_reg_1858_pp0_iter2_reg;
reg   [31:0] mul21_i70_3_3_reg_1858_pp0_iter3_reg;
reg   [31:0] mul21_i70_3_3_reg_1858_pp0_iter4_reg;
reg   [31:0] mul21_i70_3_3_reg_1858_pp0_iter5_reg;
reg   [31:0] mul21_i70_3_3_reg_1858_pp0_iter6_reg;
reg   [31:0] mul21_i70_3_4_reg_1863;
reg   [31:0] mul21_i70_3_4_reg_1863_pp0_iter2_reg;
reg   [31:0] mul21_i70_3_4_reg_1863_pp0_iter3_reg;
reg   [31:0] mul21_i70_3_4_reg_1863_pp0_iter4_reg;
reg   [31:0] mul21_i70_3_4_reg_1863_pp0_iter5_reg;
reg   [31:0] mul21_i70_3_4_reg_1863_pp0_iter6_reg;
reg   [31:0] mul21_i70_3_4_reg_1863_pp0_iter7_reg;
reg   [31:0] s_133_reg_1868;
reg   [31:0] Weights_load_27_reg_1878;
reg   [31:0] s_142_reg_1883;
wire   [31:0] empty_145_fu_1302_p1;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln73_fu_736_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln67_1_fu_725_p1;
wire   [63:0] zext_ln73_1_fu_747_p1;
wire   [63:0] zext_ln73_2_fu_758_p1;
wire   [63:0] zext_ln73_3_fu_783_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln73_4_fu_793_p1;
wire   [63:0] zext_ln73_5_fu_803_p1;
wire   [63:0] zext_ln73_6_fu_813_p1;
wire   [63:0] zext_ln73_7_fu_836_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln73_8_fu_846_p1;
wire   [63:0] zext_ln73_9_fu_856_p1;
wire   [63:0] zext_ln73_10_fu_867_p1;
wire   [63:0] zext_ln73_11_fu_887_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln73_12_fu_897_p1;
wire   [63:0] zext_ln73_13_fu_907_p1;
wire   [63:0] zext_ln73_14_fu_917_p1;
wire   [63:0] zext_ln73_15_fu_941_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln73_16_fu_951_p1;
wire   [63:0] zext_ln73_17_fu_962_p1;
wire   [63:0] zext_ln73_18_fu_972_p1;
wire   [63:0] zext_ln73_19_fu_992_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln73_20_fu_1002_p1;
wire   [63:0] zext_ln73_21_fu_1012_p1;
wire   [63:0] zext_ln73_22_fu_1022_p1;
wire   [63:0] zext_ln73_23_fu_1042_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln73_24_fu_1052_p1;
wire   [63:0] zext_ln73_25_fu_1062_p1;
wire   [63:0] zext_ln73_26_fu_1072_p1;
wire   [63:0] zext_ln73_27_fu_1117_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln73_28_fu_1127_p1;
wire   [63:0] zext_ln73_29_fu_1137_p1;
wire   [63:0] zext_ln73_30_fu_1148_p1;
wire   [63:0] zext_ln73_31_fu_1183_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln73_32_fu_1193_p1;
wire   [63:0] zext_ln73_33_fu_1203_p1;
wire   [63:0] zext_ln73_34_fu_1213_p1;
wire   [63:0] zext_ln73_35_fu_1233_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln73_36_fu_1243_p1;
wire   [63:0] zext_ln73_37_fu_1253_p1;
wire   [63:0] zext_ln73_38_fu_1263_p1;
wire   [63:0] arrayidx17_sum_cast_fu_1297_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln75_1_fu_1348_p1;
reg   [7:0] y_fu_150;
wire   [7:0] add_ln73_2_fu_752_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_y_load;
reg   [3:0] n_fu_154;
reg   [3:0] ap_sig_allocacmp_n_load;
reg   [10:0] indvar_flatten34_fu_158;
wire   [10:0] add_ln65_fu_651_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten34_load;
reg   [31:0] grp_fu_521_p0;
reg   [31:0] grp_fu_521_p1;
reg   [31:0] grp_fu_526_p0;
reg   [31:0] grp_fu_526_p1;
reg   [31:0] grp_fu_530_p0;
reg   [31:0] grp_fu_530_p1;
reg   [31:0] grp_fu_534_p0;
reg   [31:0] grp_fu_534_p1;
wire   [0:0] icmp_ln67_fu_663_p2;
wire   [3:0] add_ln65_1_fu_677_p2;
wire   [6:0] p_shl4_fu_695_p3;
wire   [4:0] p_shl7_fu_707_p3;
wire   [7:0] p_shl17_cast_fu_703_p1;
wire   [7:0] p_shl18_cast_fu_715_p1;
wire   [7:0] add_ln73_fu_730_p2;
wire   [7:0] add_ln73_1_fu_741_p2;
wire   [7:0] add_ln73_3_fu_778_p2;
wire   [7:0] add_ln73_4_fu_788_p2;
wire   [7:0] add_ln73_5_fu_798_p2;
wire   [7:0] add_ln73_6_fu_808_p2;
wire   [7:0] add_ln73_7_fu_831_p2;
wire   [7:0] add_ln73_8_fu_841_p2;
wire   [7:0] add_ln73_9_fu_851_p2;
wire   [8:0] add_ln73_10_fu_861_p2;
wire   [7:0] add_ln73_11_fu_882_p2;
wire   [8:0] add_ln73_12_fu_892_p2;
wire   [7:0] add_ln73_13_fu_902_p2;
wire   [8:0] add_ln73_14_fu_912_p2;
wire   [8:0] add_ln73_15_fu_935_p2;
wire   [8:0] add_ln73_16_fu_946_p2;
wire   [8:0] add_ln73_17_fu_956_p2;
wire   [8:0] add_ln73_18_fu_967_p2;
wire   [8:0] add_ln73_19_fu_987_p2;
wire   [8:0] add_ln73_20_fu_997_p2;
wire   [8:0] add_ln73_21_fu_1007_p2;
wire   [8:0] add_ln73_22_fu_1017_p2;
wire   [8:0] add_ln73_23_fu_1037_p2;
wire   [8:0] add_ln73_24_fu_1047_p2;
wire   [8:0] add_ln73_25_fu_1057_p2;
wire   [8:0] add_ln73_26_fu_1067_p2;
wire   [9:0] p_shl8_fu_1077_p3;
wire   [7:0] p_shl10_fu_1088_p3;
wire   [8:0] add_ln73_27_fu_1112_p2;
wire   [8:0] add_ln73_28_fu_1122_p2;
wire   [8:0] add_ln73_29_fu_1132_p2;
wire   [9:0] add_ln73_30_fu_1142_p2;
wire   [8:0] zext_ln67_fu_1095_p1;
wire   [8:0] add_ln75_1_fu_1153_p2;
wire   [10:0] zext_ln75_fu_1158_p1;
wire   [10:0] p_shl15_cast_fu_1084_p1;
wire   [8:0] add_ln73_31_fu_1178_p2;
wire   [9:0] add_ln73_32_fu_1188_p2;
wire   [8:0] add_ln73_33_fu_1198_p2;
wire   [9:0] add_ln73_34_fu_1208_p2;
wire   [8:0] add_ln73_35_fu_1228_p2;
wire   [9:0] add_ln73_36_fu_1238_p2;
wire   [8:0] add_ln73_37_fu_1248_p2;
wire   [9:0] add_ln73_38_fu_1258_p2;
wire   [8:0] zext_ln65_fu_1288_p1;
wire   [8:0] arrayidx17_sum_fu_1291_p2;
wire   [31:0] bitcast_ln75_fu_1306_p1;
wire   [7:0] tmp_14_fu_1310_p4;
wire   [22:0] trunc_ln75_fu_1320_p1;
wire   [0:0] icmp_ln75_1_fu_1330_p2;
wire   [0:0] icmp_ln75_fu_1324_p2;
wire   [0:0] or_ln75_fu_1336_p2;
wire   [0:0] and_ln75_fu_1342_p2;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter7_stage2;
reg    ap_idle_pp0_0to6;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to8;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_fu_150 = 8'd0;
#0 n_fu_154 = 4'd0;
#0 indvar_flatten34_fu_158 = 11'd0;
#0 ap_done_reg = 1'b0;
end

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage10),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage10)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln65_fu_645_p2 == 1'd0))) begin
            indvar_flatten34_fu_158 <= add_ln65_fu_651_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten34_fu_158 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln65_fu_645_p2 == 1'd0))) begin
            n_fu_154 <= select_ln65_1_fu_683_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_154 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln65_fu_645_p2 == 1'd0))) begin
            y_fu_150 <= add_ln73_2_fu_752_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_150 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv2_load_18_reg_1818 <= OutPadConv2_q1;
        OutPadConv2_load_19_reg_1823 <= OutPadConv2_q0;
        mul21_i70_2_2_reg_1798 <= grp_fu_1461_p_dout0;
        mul21_i70_2_3_reg_1803 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_load_27_reg_1878 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln75_reg_1713 <= add_ln75_fu_1162_p2;
        add_ln75_reg_1713_pp0_iter1_reg <= add_ln75_reg_1713;
        add_ln75_reg_1713_pp0_iter2_reg <= add_ln75_reg_1713_pp0_iter1_reg;
        add_ln75_reg_1713_pp0_iter3_reg <= add_ln75_reg_1713_pp0_iter2_reg;
        add_ln75_reg_1713_pp0_iter4_reg <= add_ln75_reg_1713_pp0_iter3_reg;
        add_ln75_reg_1713_pp0_iter5_reg <= add_ln75_reg_1713_pp0_iter4_reg;
        add_ln75_reg_1713_pp0_iter6_reg <= add_ln75_reg_1713_pp0_iter5_reg;
        add_ln75_reg_1713_pp0_iter7_reg <= add_ln75_reg_1713_pp0_iter6_reg;
        mul21_i70_1_1_reg_1673_pp0_iter1_reg <= mul21_i70_1_1_reg_1673;
        mul21_i70_1_2_reg_1678_pp0_iter1_reg <= mul21_i70_1_2_reg_1678;
        mul21_i70_1_2_reg_1678_pp0_iter2_reg <= mul21_i70_1_2_reg_1678_pp0_iter1_reg;
        zext_ln67_2_reg_1665[7 : 0] <= zext_ln67_2_fu_1099_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_144_reg_1406[7 : 2] <= empty_144_fu_719_p2[7 : 2];
        empty_reg_1400 <= empty_fu_691_p1;
        icmp_ln65_reg_1382 <= icmp_ln65_fu_645_p2;
        icmp_ln65_reg_1382_pp0_iter1_reg <= icmp_ln65_reg_1382;
        icmp_ln65_reg_1382_pp0_iter2_reg <= icmp_ln65_reg_1382_pp0_iter1_reg;
        icmp_ln65_reg_1382_pp0_iter3_reg <= icmp_ln65_reg_1382_pp0_iter2_reg;
        icmp_ln65_reg_1382_pp0_iter4_reg <= icmp_ln65_reg_1382_pp0_iter3_reg;
        icmp_ln65_reg_1382_pp0_iter5_reg <= icmp_ln65_reg_1382_pp0_iter4_reg;
        icmp_ln65_reg_1382_pp0_iter6_reg <= icmp_ln65_reg_1382_pp0_iter5_reg;
        icmp_ln65_reg_1382_pp0_iter7_reg <= icmp_ln65_reg_1382_pp0_iter6_reg;
        mul21_i70_2_4_reg_1828_pp0_iter2_reg <= mul21_i70_2_4_reg_1828;
        mul21_i70_2_4_reg_1828_pp0_iter3_reg <= mul21_i70_2_4_reg_1828_pp0_iter2_reg;
        mul21_i70_2_4_reg_1828_pp0_iter4_reg <= mul21_i70_2_4_reg_1828_pp0_iter3_reg;
        mul21_i70_2_4_reg_1828_pp0_iter5_reg <= mul21_i70_2_4_reg_1828_pp0_iter4_reg;
        mul21_i70_3_reg_1833_pp0_iter2_reg <= mul21_i70_3_reg_1833;
        mul21_i70_3_reg_1833_pp0_iter3_reg <= mul21_i70_3_reg_1833_pp0_iter2_reg;
        mul21_i70_3_reg_1833_pp0_iter4_reg <= mul21_i70_3_reg_1833_pp0_iter3_reg;
        mul21_i70_3_reg_1833_pp0_iter5_reg <= mul21_i70_3_reg_1833_pp0_iter4_reg;
        select_ln65_1_reg_1395 <= select_ln65_1_fu_683_p3;
        select_ln65_1_reg_1395_pp0_iter1_reg <= select_ln65_1_reg_1395;
        select_ln65_1_reg_1395_pp0_iter2_reg <= select_ln65_1_reg_1395_pp0_iter1_reg;
        select_ln65_1_reg_1395_pp0_iter3_reg <= select_ln65_1_reg_1395_pp0_iter2_reg;
        select_ln65_1_reg_1395_pp0_iter4_reg <= select_ln65_1_reg_1395_pp0_iter3_reg;
        select_ln65_1_reg_1395_pp0_iter5_reg <= select_ln65_1_reg_1395_pp0_iter4_reg;
        select_ln65_1_reg_1395_pp0_iter6_reg <= select_ln65_1_reg_1395_pp0_iter5_reg;
        select_ln65_reg_1386 <= select_ln65_fu_669_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul21_i2_reg_1545 <= grp_fu_1461_p_dout0;
        mul21_i70_s_reg_1550 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul21_i70_1_1_reg_1673 <= grp_fu_1461_p_dout0;
        mul21_i70_1_2_reg_1678 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul21_i70_1_3_reg_1718 <= grp_fu_1461_p_dout0;
        mul21_i70_1_4_reg_1723 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul21_i70_1_3_reg_1718_pp0_iter1_reg <= mul21_i70_1_3_reg_1718;
        mul21_i70_1_3_reg_1718_pp0_iter2_reg <= mul21_i70_1_3_reg_1718_pp0_iter1_reg;
        mul21_i70_1_4_reg_1723_pp0_iter1_reg <= mul21_i70_1_4_reg_1723;
        mul21_i70_1_4_reg_1723_pp0_iter2_reg <= mul21_i70_1_4_reg_1723_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul21_i70_1_reg_1630 <= grp_fu_1465_p_dout0;
        mul21_i70_4_reg_1625 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul21_i70_1_reg_1630_pp0_iter1_reg <= mul21_i70_1_reg_1630;
        mul21_i70_4_reg_1625_pp0_iter1_reg <= mul21_i70_4_reg_1625;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul21_i70_2_1_reg_1763 <= grp_fu_1465_p_dout0;
        mul21_i70_2_reg_1758 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul21_i70_2_1_reg_1763_pp0_iter1_reg <= mul21_i70_2_1_reg_1763;
        mul21_i70_2_1_reg_1763_pp0_iter2_reg <= mul21_i70_2_1_reg_1763_pp0_iter1_reg;
        mul21_i70_2_1_reg_1763_pp0_iter3_reg <= mul21_i70_2_1_reg_1763_pp0_iter2_reg;
        mul21_i70_2_reg_1758_pp0_iter1_reg <= mul21_i70_2_reg_1758;
        mul21_i70_2_reg_1758_pp0_iter2_reg <= mul21_i70_2_reg_1758_pp0_iter1_reg;
        mul21_i70_2_reg_1758_pp0_iter3_reg <= mul21_i70_2_reg_1758_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul21_i70_2_2_reg_1798_pp0_iter1_reg <= mul21_i70_2_2_reg_1798;
        mul21_i70_2_2_reg_1798_pp0_iter2_reg <= mul21_i70_2_2_reg_1798_pp0_iter1_reg;
        mul21_i70_2_2_reg_1798_pp0_iter3_reg <= mul21_i70_2_2_reg_1798_pp0_iter2_reg;
        mul21_i70_2_3_reg_1803_pp0_iter1_reg <= mul21_i70_2_3_reg_1803;
        mul21_i70_2_3_reg_1803_pp0_iter2_reg <= mul21_i70_2_3_reg_1803_pp0_iter1_reg;
        mul21_i70_2_3_reg_1803_pp0_iter3_reg <= mul21_i70_2_3_reg_1803_pp0_iter2_reg;
        mul21_i70_2_3_reg_1803_pp0_iter4_reg <= mul21_i70_2_3_reg_1803_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul21_i70_2_4_reg_1828 <= grp_fu_1461_p_dout0;
        mul21_i70_3_reg_1833 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul21_i70_3_1_reg_1848 <= grp_fu_1461_p_dout0;
        mul21_i70_3_2_reg_1853 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul21_i70_3_1_reg_1848_pp0_iter2_reg <= mul21_i70_3_1_reg_1848;
        mul21_i70_3_1_reg_1848_pp0_iter3_reg <= mul21_i70_3_1_reg_1848_pp0_iter2_reg;
        mul21_i70_3_1_reg_1848_pp0_iter4_reg <= mul21_i70_3_1_reg_1848_pp0_iter3_reg;
        mul21_i70_3_1_reg_1848_pp0_iter5_reg <= mul21_i70_3_1_reg_1848_pp0_iter4_reg;
        mul21_i70_3_1_reg_1848_pp0_iter6_reg <= mul21_i70_3_1_reg_1848_pp0_iter5_reg;
        mul21_i70_3_2_reg_1853_pp0_iter2_reg <= mul21_i70_3_2_reg_1853;
        mul21_i70_3_2_reg_1853_pp0_iter3_reg <= mul21_i70_3_2_reg_1853_pp0_iter2_reg;
        mul21_i70_3_2_reg_1853_pp0_iter4_reg <= mul21_i70_3_2_reg_1853_pp0_iter3_reg;
        mul21_i70_3_2_reg_1853_pp0_iter5_reg <= mul21_i70_3_2_reg_1853_pp0_iter4_reg;
        mul21_i70_3_2_reg_1853_pp0_iter6_reg <= mul21_i70_3_2_reg_1853_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul21_i70_3_3_reg_1858 <= grp_fu_1461_p_dout0;
        mul21_i70_3_4_reg_1863 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul21_i70_3_3_reg_1858_pp0_iter2_reg <= mul21_i70_3_3_reg_1858;
        mul21_i70_3_3_reg_1858_pp0_iter3_reg <= mul21_i70_3_3_reg_1858_pp0_iter2_reg;
        mul21_i70_3_3_reg_1858_pp0_iter4_reg <= mul21_i70_3_3_reg_1858_pp0_iter3_reg;
        mul21_i70_3_3_reg_1858_pp0_iter5_reg <= mul21_i70_3_3_reg_1858_pp0_iter4_reg;
        mul21_i70_3_3_reg_1858_pp0_iter6_reg <= mul21_i70_3_3_reg_1858_pp0_iter5_reg;
        mul21_i70_3_4_reg_1863_pp0_iter2_reg <= mul21_i70_3_4_reg_1863;
        mul21_i70_3_4_reg_1863_pp0_iter3_reg <= mul21_i70_3_4_reg_1863_pp0_iter2_reg;
        mul21_i70_3_4_reg_1863_pp0_iter4_reg <= mul21_i70_3_4_reg_1863_pp0_iter3_reg;
        mul21_i70_3_4_reg_1863_pp0_iter5_reg <= mul21_i70_3_4_reg_1863_pp0_iter4_reg;
        mul21_i70_3_4_reg_1863_pp0_iter6_reg <= mul21_i70_3_4_reg_1863_pp0_iter5_reg;
        mul21_i70_3_4_reg_1863_pp0_iter7_reg <= mul21_i70_3_4_reg_1863_pp0_iter6_reg;
        zext_ln67_3_reg_1457[7 : 0] <= zext_ln67_3_fu_818_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul21_i70_5_reg_1585 <= grp_fu_1461_p_dout0;
        mul21_i70_6_reg_1590 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul21_i70_6_reg_1590_pp0_iter1_reg <= mul21_i70_6_reg_1590;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        p_cast69_reg_1531[7 : 2] <= p_cast69_fu_922_p1[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_543 <= Weights_q1;
        reg_552 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_547 <= OutPadConv2_q1;
        reg_556 <= OutPadConv2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_561 <= OutPadConv2_q1;
        reg_566 <= OutPadConv2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_571 <= OutPadConv2_q1;
        reg_576 <= OutPadConv2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_581 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_586 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_591 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_596 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_601 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_606 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_611 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_616 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_622 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        s_133_reg_1868 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        s_142_reg_1883 <= grp_fu_1457_p_dout0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutConv2_ce0 = 1'b1;
    end else begin
        OutConv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutConv2_we0 = 1'b1;
    end else begin
        OutConv2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv2_address0 = zext_ln73_38_fu_1263_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv2_address0 = zext_ln73_34_fu_1213_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv2_address0 = zext_ln73_30_fu_1148_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv2_address0 = zext_ln73_26_fu_1072_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv2_address0 = zext_ln73_22_fu_1022_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv2_address0 = zext_ln73_18_fu_972_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv2_address0 = zext_ln73_14_fu_917_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv2_address0 = zext_ln73_10_fu_867_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv2_address0 = zext_ln73_6_fu_813_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv2_address0 = zext_ln73_2_fu_758_p1;
        end else begin
            OutPadConv2_address0 = 'bx;
        end
    end else begin
        OutPadConv2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv2_address1 = zext_ln73_36_fu_1243_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv2_address1 = zext_ln73_32_fu_1193_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv2_address1 = zext_ln73_28_fu_1127_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv2_address1 = zext_ln73_24_fu_1052_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv2_address1 = zext_ln73_20_fu_1002_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv2_address1 = zext_ln73_16_fu_951_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv2_address1 = zext_ln73_12_fu_897_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv2_address1 = zext_ln73_8_fu_846_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv2_address1 = zext_ln73_4_fu_793_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv2_address1 = zext_ln67_1_fu_725_p1;
        end else begin
            OutPadConv2_address1 = 'bx;
        end
    end else begin
        OutPadConv2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv2_ce0 = 1'b1;
    end else begin
        OutPadConv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv2_ce1 = 1'b1;
    end else begin
        OutPadConv2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0 = arrayidx17_sum_cast_fu_1297_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0 = zext_ln73_37_fu_1253_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0 = zext_ln73_33_fu_1203_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0 = zext_ln73_29_fu_1137_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0 = zext_ln73_25_fu_1062_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0 = zext_ln73_21_fu_1012_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0 = zext_ln73_17_fu_962_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0 = zext_ln73_13_fu_907_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0 = zext_ln73_9_fu_856_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0 = zext_ln73_5_fu_803_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0 = zext_ln73_1_fu_747_p1;
    end else begin
        Weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            Weights_address1 = zext_ln73_35_fu_1233_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            Weights_address1 = zext_ln73_31_fu_1183_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Weights_address1 = zext_ln73_27_fu_1117_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Weights_address1 = zext_ln73_23_fu_1042_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Weights_address1 = zext_ln73_19_fu_992_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Weights_address1 = zext_ln73_15_fu_941_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Weights_address1 = zext_ln73_11_fu_887_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Weights_address1 = zext_ln73_7_fu_836_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Weights_address1 = zext_ln73_3_fu_783_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Weights_address1 = zext_ln73_fu_736_p1;
        end else begin
            Weights_address1 = 'bx;
        end
    end else begin
        Weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce0 = 1'b1;
    end else begin
        Weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce1 = 1'b1;
    end else begin
        Weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_reg_1382 == 1'd1) & (1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln65_reg_1382_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten34_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten34_load = indvar_flatten34_fu_158;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_load = 4'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_154;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_y_load = 8'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_150;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_521_p0 = reg_601;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_521_p0 = reg_596;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_521_p0 = reg_591;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_521_p0 = reg_586;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_521_p0 = reg_581;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_521_p0 = mul21_i2_reg_1545;
    end else begin
        grp_fu_521_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_521_p1 = mul21_i70_2_reg_1758_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_521_p1 = mul21_i70_1_4_reg_1723_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_521_p1 = mul21_i70_1_3_reg_1718_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_521_p1 = mul21_i70_1_2_reg_1678_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_521_p1 = mul21_i70_1_1_reg_1673_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_521_p1 = mul21_i70_1_reg_1630_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_521_p1 = mul21_i70_4_reg_1625_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_521_p1 = mul21_i70_6_reg_1590_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_521_p1 = mul21_i70_5_reg_1585;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_521_p1 = mul21_i70_s_reg_1550;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_521_p1 = 32'd0;
    end else begin
        grp_fu_521_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_526_p0 = s_142_reg_1883;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_526_p0 = reg_622;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_526_p0 = reg_616;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_526_p0 = reg_611;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_526_p0 = reg_606;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_526_p0 = s_133_reg_1868;
    end else begin
        grp_fu_526_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_526_p1 = empty_145_fu_1302_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_526_p1 = mul21_i70_3_4_reg_1863_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_526_p1 = mul21_i70_3_3_reg_1858_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_526_p1 = mul21_i70_3_2_reg_1853_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_526_p1 = mul21_i70_3_1_reg_1848_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_526_p1 = mul21_i70_3_reg_1833_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_526_p1 = mul21_i70_2_4_reg_1828_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_526_p1 = mul21_i70_2_3_reg_1803_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_526_p1 = mul21_i70_2_2_reg_1798_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_526_p1 = mul21_i70_2_1_reg_1763_pp0_iter3_reg;
    end else begin
        grp_fu_526_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p0 = bitcast_ln73_18_fu_1278_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_530_p0 = bitcast_ln73_16_fu_1268_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_530_p0 = bitcast_ln73_14_fu_1218_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_530_p0 = bitcast_ln73_12_fu_1168_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_530_p0 = bitcast_ln73_10_fu_1102_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_530_p0 = bitcast_ln73_8_fu_1027_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_530_p0 = bitcast_ln73_6_fu_977_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_530_p0 = bitcast_ln73_4_fu_925_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_530_p0 = bitcast_ln73_2_fu_872_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_530_p0 = bitcast_ln73_fu_821_p1;
    end else begin
        grp_fu_530_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p1 = OutPadConv2_load_18_reg_1818;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_530_p1 = reg_571;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_530_p1 = reg_561;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_530_p1 = reg_547;
    end else begin
        grp_fu_530_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p0 = bitcast_ln73_19_fu_1283_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_534_p0 = bitcast_ln73_17_fu_1273_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_534_p0 = bitcast_ln73_15_fu_1223_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_534_p0 = bitcast_ln73_13_fu_1173_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_534_p0 = bitcast_ln73_11_fu_1107_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_534_p0 = bitcast_ln73_9_fu_1032_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_534_p0 = bitcast_ln73_7_fu_982_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_534_p0 = bitcast_ln73_5_fu_930_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_534_p0 = bitcast_ln73_3_fu_877_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_534_p0 = bitcast_ln73_1_fu_826_p1;
    end else begin
        grp_fu_534_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p1 = OutPadConv2_load_19_reg_1823;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_534_p1 = reg_576;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_534_p1 = reg_566;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_534_p1 = reg_556;
    end else begin
        grp_fu_534_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv2_address0 = zext_ln75_1_fu_1348_p1;

assign OutConv2_d0 = ((and_ln75_fu_1342_p2[0:0] == 1'b1) ? 32'd0 : reg_616);

assign add_ln65_1_fu_677_p2 = (ap_sig_allocacmp_n_load + 4'd1);

assign add_ln65_fu_651_p2 = (ap_sig_allocacmp_indvar_flatten34_load + 11'd1);

assign add_ln73_10_fu_861_p2 = (zext_ln67_3_fu_818_p1 + 9'd164);

assign add_ln73_11_fu_882_p2 = (empty_144_reg_1406 + 8'd114);

assign add_ln73_12_fu_892_p2 = (zext_ln67_3_reg_1457 + 9'd165);

assign add_ln73_13_fu_902_p2 = (empty_144_reg_1406 + 8'd115);

assign add_ln73_14_fu_912_p2 = (zext_ln67_3_reg_1457 + 9'd166);

assign add_ln73_15_fu_935_p2 = (p_cast69_fu_922_p1 + 9'd116);

assign add_ln73_16_fu_946_p2 = (zext_ln67_3_reg_1457 + 9'd167);

assign add_ln73_17_fu_956_p2 = (p_cast69_fu_922_p1 + 9'd117);

assign add_ln73_18_fu_967_p2 = (zext_ln67_3_reg_1457 + 9'd168);

assign add_ln73_19_fu_987_p2 = (p_cast69_reg_1531 + 9'd118);

assign add_ln73_1_fu_741_p2 = (empty_144_fu_719_p2 + 8'd109);

assign add_ln73_20_fu_997_p2 = ($signed(zext_ln67_3_reg_1457) + $signed(9'd328));

assign add_ln73_21_fu_1007_p2 = (p_cast69_reg_1531 + 9'd119);

assign add_ln73_22_fu_1017_p2 = ($signed(zext_ln67_3_reg_1457) + $signed(9'd329));

assign add_ln73_23_fu_1037_p2 = (p_cast69_reg_1531 + 9'd120);

assign add_ln73_24_fu_1047_p2 = ($signed(zext_ln67_3_reg_1457) + $signed(9'd330));

assign add_ln73_25_fu_1057_p2 = (p_cast69_reg_1531 + 9'd121);

assign add_ln73_26_fu_1067_p2 = ($signed(zext_ln67_3_reg_1457) + $signed(9'd331));

assign add_ln73_27_fu_1112_p2 = (p_cast69_reg_1531 + 9'd122);

assign add_ln73_28_fu_1122_p2 = ($signed(zext_ln67_3_reg_1457) + $signed(9'd332));

assign add_ln73_29_fu_1132_p2 = (p_cast69_reg_1531 + 9'd123);

assign add_ln73_2_fu_752_p2 = (select_ln65_fu_669_p3 + 8'd1);

assign add_ln73_30_fu_1142_p2 = (zext_ln67_2_fu_1099_p1 + 10'd492);

assign add_ln73_31_fu_1178_p2 = (p_cast69_reg_1531 + 9'd124);

assign add_ln73_32_fu_1188_p2 = (zext_ln67_2_reg_1665 + 10'd493);

assign add_ln73_33_fu_1198_p2 = (p_cast69_reg_1531 + 9'd125);

assign add_ln73_34_fu_1208_p2 = (zext_ln67_2_reg_1665 + 10'd494);

assign add_ln73_35_fu_1228_p2 = (p_cast69_reg_1531 + 9'd126);

assign add_ln73_36_fu_1238_p2 = (zext_ln67_2_reg_1665 + 10'd495);

assign add_ln73_37_fu_1248_p2 = (p_cast69_reg_1531 + 9'd127);

assign add_ln73_38_fu_1258_p2 = (zext_ln67_2_reg_1665 + 10'd496);

assign add_ln73_3_fu_778_p2 = (empty_144_reg_1406 + 8'd110);

assign add_ln73_4_fu_788_p2 = (select_ln65_reg_1386 + 8'd2);

assign add_ln73_5_fu_798_p2 = (empty_144_reg_1406 + 8'd111);

assign add_ln73_6_fu_808_p2 = (select_ln65_reg_1386 + 8'd3);

assign add_ln73_7_fu_831_p2 = (empty_144_reg_1406 + 8'd112);

assign add_ln73_8_fu_841_p2 = (select_ln65_reg_1386 + 8'd4);

assign add_ln73_9_fu_851_p2 = (empty_144_reg_1406 + 8'd113);

assign add_ln73_fu_730_p2 = (empty_144_fu_719_p2 + 8'd108);

assign add_ln75_1_fu_1153_p2 = (zext_ln67_fu_1095_p1 + zext_ln67_3_reg_1457);

assign add_ln75_fu_1162_p2 = (zext_ln75_fu_1158_p1 + p_shl15_cast_fu_1084_p1);

assign and_ln75_fu_1342_p2 = (or_ln75_fu_1336_p2 & grp_fu_1469_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage10;

assign arrayidx17_sum_cast_fu_1297_p1 = arrayidx17_sum_fu_1291_p2;

assign arrayidx17_sum_fu_1291_p2 = ($signed(zext_ln65_fu_1288_p1) + $signed(9'd268));

assign bitcast_ln73_10_fu_1102_p1 = reg_543;

assign bitcast_ln73_11_fu_1107_p1 = reg_552;

assign bitcast_ln73_12_fu_1168_p1 = reg_543;

assign bitcast_ln73_13_fu_1173_p1 = reg_552;

assign bitcast_ln73_14_fu_1218_p1 = reg_543;

assign bitcast_ln73_15_fu_1223_p1 = reg_552;

assign bitcast_ln73_16_fu_1268_p1 = reg_543;

assign bitcast_ln73_17_fu_1273_p1 = reg_552;

assign bitcast_ln73_18_fu_1278_p1 = reg_543;

assign bitcast_ln73_19_fu_1283_p1 = reg_552;

assign bitcast_ln73_1_fu_826_p1 = reg_552;

assign bitcast_ln73_2_fu_872_p1 = reg_543;

assign bitcast_ln73_3_fu_877_p1 = reg_552;

assign bitcast_ln73_4_fu_925_p1 = reg_543;

assign bitcast_ln73_5_fu_930_p1 = reg_552;

assign bitcast_ln73_6_fu_977_p1 = reg_543;

assign bitcast_ln73_7_fu_982_p1 = reg_552;

assign bitcast_ln73_8_fu_1027_p1 = reg_543;

assign bitcast_ln73_9_fu_1032_p1 = reg_552;

assign bitcast_ln73_fu_821_p1 = reg_543;

assign bitcast_ln75_fu_1306_p1 = reg_616;

assign empty_144_fu_719_p2 = (p_shl17_cast_fu_703_p1 + p_shl18_cast_fu_715_p1);

assign empty_145_fu_1302_p1 = Weights_load_27_reg_1878;

assign empty_fu_691_p1 = select_ln65_1_fu_683_p3[2:0];

assign grp_fu_1453_p_ce = 1'b1;

assign grp_fu_1453_p_din0 = grp_fu_521_p0;

assign grp_fu_1453_p_din1 = grp_fu_521_p1;

assign grp_fu_1453_p_opcode = 2'd0;

assign grp_fu_1457_p_ce = 1'b1;

assign grp_fu_1457_p_din0 = grp_fu_526_p0;

assign grp_fu_1457_p_din1 = grp_fu_526_p1;

assign grp_fu_1457_p_opcode = 2'd0;

assign grp_fu_1461_p_ce = 1'b1;

assign grp_fu_1461_p_din0 = grp_fu_530_p0;

assign grp_fu_1461_p_din1 = grp_fu_530_p1;

assign grp_fu_1465_p_ce = 1'b1;

assign grp_fu_1465_p_din0 = grp_fu_534_p0;

assign grp_fu_1465_p_din1 = grp_fu_534_p1;

assign grp_fu_1469_p_ce = 1'b1;

assign grp_fu_1469_p_din0 = reg_616;

assign grp_fu_1469_p_din1 = 32'd0;

assign grp_fu_1469_p_opcode = 5'd4;

assign icmp_ln65_fu_645_p2 = ((ap_sig_allocacmp_indvar_flatten34_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_663_p2 = ((ap_sig_allocacmp_y_load == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_1330_p2 = ((trunc_ln75_fu_1320_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1324_p2 = ((tmp_14_fu_1310_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln75_fu_1336_p2 = (icmp_ln75_fu_1324_p2 | icmp_ln75_1_fu_1330_p2);

assign p_cast69_fu_922_p1 = empty_144_reg_1406;

assign p_shl10_fu_1088_p3 = {{empty_reg_1400}, {5'd0}};

assign p_shl15_cast_fu_1084_p1 = p_shl8_fu_1077_p3;

assign p_shl17_cast_fu_703_p1 = p_shl4_fu_695_p3;

assign p_shl18_cast_fu_715_p1 = p_shl7_fu_707_p3;

assign p_shl4_fu_695_p3 = {{empty_fu_691_p1}, {4'd0}};

assign p_shl7_fu_707_p3 = {{empty_fu_691_p1}, {2'd0}};

assign p_shl8_fu_1077_p3 = {{empty_reg_1400}, {7'd0}};

assign select_ln65_1_fu_683_p3 = ((icmp_ln67_fu_663_p2[0:0] == 1'b1) ? add_ln65_1_fu_677_p2 : ap_sig_allocacmp_n_load);

assign select_ln65_fu_669_p3 = ((icmp_ln67_fu_663_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_y_load);

assign tmp_14_fu_1310_p4 = {{bitcast_ln75_fu_1306_p1[30:23]}};

assign trunc_ln75_fu_1320_p1 = bitcast_ln75_fu_1306_p1[22:0];

assign zext_ln65_fu_1288_p1 = select_ln65_1_reg_1395_pp0_iter6_reg;

assign zext_ln67_1_fu_725_p1 = select_ln65_fu_669_p3;

assign zext_ln67_2_fu_1099_p1 = select_ln65_reg_1386;

assign zext_ln67_3_fu_818_p1 = select_ln65_reg_1386;

assign zext_ln67_fu_1095_p1 = p_shl10_fu_1088_p3;

assign zext_ln73_10_fu_867_p1 = add_ln73_10_fu_861_p2;

assign zext_ln73_11_fu_887_p1 = add_ln73_11_fu_882_p2;

assign zext_ln73_12_fu_897_p1 = add_ln73_12_fu_892_p2;

assign zext_ln73_13_fu_907_p1 = add_ln73_13_fu_902_p2;

assign zext_ln73_14_fu_917_p1 = add_ln73_14_fu_912_p2;

assign zext_ln73_15_fu_941_p1 = add_ln73_15_fu_935_p2;

assign zext_ln73_16_fu_951_p1 = add_ln73_16_fu_946_p2;

assign zext_ln73_17_fu_962_p1 = add_ln73_17_fu_956_p2;

assign zext_ln73_18_fu_972_p1 = add_ln73_18_fu_967_p2;

assign zext_ln73_19_fu_992_p1 = add_ln73_19_fu_987_p2;

assign zext_ln73_1_fu_747_p1 = add_ln73_1_fu_741_p2;

assign zext_ln73_20_fu_1002_p1 = add_ln73_20_fu_997_p2;

assign zext_ln73_21_fu_1012_p1 = add_ln73_21_fu_1007_p2;

assign zext_ln73_22_fu_1022_p1 = add_ln73_22_fu_1017_p2;

assign zext_ln73_23_fu_1042_p1 = add_ln73_23_fu_1037_p2;

assign zext_ln73_24_fu_1052_p1 = add_ln73_24_fu_1047_p2;

assign zext_ln73_25_fu_1062_p1 = add_ln73_25_fu_1057_p2;

assign zext_ln73_26_fu_1072_p1 = add_ln73_26_fu_1067_p2;

assign zext_ln73_27_fu_1117_p1 = add_ln73_27_fu_1112_p2;

assign zext_ln73_28_fu_1127_p1 = add_ln73_28_fu_1122_p2;

assign zext_ln73_29_fu_1137_p1 = add_ln73_29_fu_1132_p2;

assign zext_ln73_2_fu_758_p1 = add_ln73_2_fu_752_p2;

assign zext_ln73_30_fu_1148_p1 = add_ln73_30_fu_1142_p2;

assign zext_ln73_31_fu_1183_p1 = add_ln73_31_fu_1178_p2;

assign zext_ln73_32_fu_1193_p1 = add_ln73_32_fu_1188_p2;

assign zext_ln73_33_fu_1203_p1 = add_ln73_33_fu_1198_p2;

assign zext_ln73_34_fu_1213_p1 = add_ln73_34_fu_1208_p2;

assign zext_ln73_35_fu_1233_p1 = add_ln73_35_fu_1228_p2;

assign zext_ln73_36_fu_1243_p1 = add_ln73_36_fu_1238_p2;

assign zext_ln73_37_fu_1253_p1 = add_ln73_37_fu_1248_p2;

assign zext_ln73_38_fu_1263_p1 = add_ln73_38_fu_1258_p2;

assign zext_ln73_3_fu_783_p1 = add_ln73_3_fu_778_p2;

assign zext_ln73_4_fu_793_p1 = add_ln73_4_fu_788_p2;

assign zext_ln73_5_fu_803_p1 = add_ln73_5_fu_798_p2;

assign zext_ln73_6_fu_813_p1 = add_ln73_6_fu_808_p2;

assign zext_ln73_7_fu_836_p1 = add_ln73_7_fu_831_p2;

assign zext_ln73_8_fu_846_p1 = add_ln73_8_fu_841_p2;

assign zext_ln73_9_fu_856_p1 = add_ln73_9_fu_851_p2;

assign zext_ln73_fu_736_p1 = add_ln73_fu_730_p2;

assign zext_ln75_1_fu_1348_p1 = add_ln75_reg_1713_pp0_iter7_reg;

assign zext_ln75_fu_1158_p1 = add_ln75_1_fu_1153_p2;

always @ (posedge ap_clk) begin
    empty_144_reg_1406[1:0] <= 2'b00;
    zext_ln67_3_reg_1457[8] <= 1'b0;
    p_cast69_reg_1531[1:0] <= 2'b00;
    p_cast69_reg_1531[8] <= 1'b0;
    zext_ln67_2_reg_1665[9:8] <= 2'b00;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2
