{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763389572022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763389572038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 17 09:26:11 2025 " "Processing started: Mon Nov 17 09:26:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763389572038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389572038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389572038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763389575662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763389575662 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_demo.v(405) " "Verilog HDL information at vga_demo.v(405): always construct contains both blocking and non-blocking assignments" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 405 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1763389583740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.v 7 7 " "Found 7 design units, including 7 entities, in source file vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389584287 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync " "Found entity 2: sync" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389584287 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389584287 ""} { "Info" "ISGN_ENTITY_NAME" "4 ToggleFF " "Found entity 4: ToggleFF" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389584287 ""} { "Info" "ISGN_ENTITY_NAME" "5 UpDn_count " "Found entity 5: UpDn_count" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389584287 ""} { "Info" "ISGN_ENTITY_NAME" "6 Up_count " "Found entity 6: Up_count" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389584287 ""} { "Info" "ISGN_ENTITY_NAME" "7 object " "Found entity 7: object" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389584287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389584287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389584537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389584537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389584795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389584795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 3 3 " "Found 3 design units, including 3 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_adapter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389585161 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_ff " "Found entity 2: vga_ff" {  } { { "vga_adapter.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_adapter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389585161 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_convert " "Found entity 3: vga_convert" {  } { { "vga_adapter.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_adapter.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389585161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389585161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "PS2_Demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/PS2_Demo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389585423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389585423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389585661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389585661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389585895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389585895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763389586161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389586161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_demo " "Elaborating entity \"vga_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763389586288 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spacebar_down vga_demo.v(39) " "Verilog HDL or VHDL warning at vga_demo.v(39): object \"spacebar_down\" assigned a value but never read" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763389586288 "|vga_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Demo PS2_Demo:demo1 " "Elaborating entity \"PS2_Demo\" for hierarchy \"PS2_Demo:demo1\"" {  } { { "vga_demo.v" "demo1" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389588409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Demo:demo1\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Demo:demo1\|PS2_Controller:PS2\"" {  } { { "PS2_Demo.v" "PS2" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/PS2_Demo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389588662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Demo:demo1\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Demo:demo1\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389588912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Demo:demo1\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Demo:demo1\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389589209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:S1 " "Elaborating entity \"sync\" for hierarchy \"sync:S1\"" {  } { { "vga_demo.v" "S1" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389590132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object object:O1 " "Elaborating entity \"object\" for hierarchy \"object:O1\"" {  } { { "vga_demo.v" "O1" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389591599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 vga_demo.v(441) " "Verilog HDL assignment warning at vga_demo.v(441): truncated value with size 9 to match size of target (1)" {  } { { "vga_demo.v" "" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763389591599 "|vga_demo|object:O1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDn_count object:O1\|UpDn_count:U2 " "Elaborating entity \"UpDn_count\" for hierarchy \"object:O1\|UpDn_count:U2\"" {  } { { "vga_demo.v" "U2" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389591803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDn_count object:O1\|UpDn_count:U1 " "Elaborating entity \"UpDn_count\" for hierarchy \"object:O1\|UpDn_count:U1\"" {  } { { "vga_demo.v" "U1" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389591990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn object:O1\|regn:UC " "Elaborating entity \"regn\" for hierarchy \"object:O1\|regn:UC\"" {  } { { "vga_demo.v" "UC" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389592192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Up_count object:O1\|Up_count:U6 " "Elaborating entity \"Up_count\" for hierarchy \"object:O1\|Up_count:U6\"" {  } { { "vga_demo.v" "U6" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389596194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToggleFF object:O1\|ToggleFF:U7 " "Elaborating entity \"ToggleFF\" for hierarchy \"object:O1\|ToggleFF:U7\"" {  } { { "vga_demo.v" "U7" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389596538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "object object:O2 " "Elaborating entity \"object\" for hierarchy \"object:O2\"" {  } { { "vga_demo.v" "O2" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389596803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389600037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_convert vga_adapter:VGA\|vga_convert:UC " "Elaborating entity \"vga_convert\" for hierarchy \"vga_adapter:VGA\|vga_convert:UC\"" {  } { { "vga_adapter.v" "UC" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_adapter.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389600303 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "VGA_B VGA " "Port \"VGA_B\" does not exist in macrofunction \"VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389601068 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "VGA_BLANK_N VGA " "Port \"VGA_BLANK_N\" does not exist in macrofunction \"VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389601068 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "VGA_CLK VGA " "Port \"VGA_CLK\" does not exist in macrofunction \"VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389601068 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "VGA_G VGA " "Port \"VGA_G\" does not exist in macrofunction \"VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389601068 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "VGA_HS VGA " "Port \"VGA_HS\" does not exist in macrofunction \"VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389601068 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "VGA_R VGA " "Port \"VGA_R\" does not exist in macrofunction \"VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389601068 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "VGA_SYNC_N VGA " "Port \"VGA_SYNC_N\" does not exist in macrofunction \"VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389601068 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "VGA_VS VGA " "Port \"VGA_VS\" does not exist in macrofunction \"VGA\"" {  } { { "vga_demo.v" "VGA" { Text "//VSRV2/C.Homes\$/haquera6/Downloads/final project/vga_demo.v" 168 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763389601068 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763389601302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//VSRV2/C.Homes\$/haquera6/Downloads/final project/output_files/vga_demo.map.smsg " "Generated suppressed messages file //VSRV2/C.Homes\$/haquera6/Downloads/final project/output_files/vga_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389607693 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763389608365 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 17 09:26:48 2025 " "Processing ended: Mon Nov 17 09:26:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763389608365 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763389608365 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763389608365 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389608365 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763389614163 ""}
