
---------- Begin Simulation Statistics ----------
final_tick                                  270725000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226872                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738048                       # Number of bytes of host memory used
host_op_rate                                   226918                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.82                       # Real time elapsed on the host
host_tick_rate                               95953013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      640077                       # Number of instructions simulated
sim_ops                                        640230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000271                       # Number of seconds simulated
sim_ticks                                   270725000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            69.518911                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  44059                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               63377                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            13979                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            52036                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              4566                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           7458                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2892                       # Number of indirect misses.
system.cpu0.branchPred.lookups                  70401                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1732                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           142                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             8269                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                     44878                       # Number of branches committed
system.cpu0.commit.bw_lim_events                 3236                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          61446                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              250866                       # Number of instructions committed
system.cpu0.commit.committedOps                251004                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       395199                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.635133                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.212139                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       260224     65.85%     65.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        76124     19.26%     85.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        32053      8.11%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        15201      3.85%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         4590      1.16%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2386      0.60%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          702      0.18%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          683      0.17%     99.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         3236      0.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       395199                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     13381                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                9562                       # Number of function calls committed.
system.cpu0.commit.int_insts                   243479                       # Number of committed integer instructions.
system.cpu0.commit.loads                        35188                       # Number of loads committed
system.cpu0.commit.membars                        411                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          414      0.16%      0.16% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          176077     70.15%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1285      0.51%     70.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              18      0.01%     70.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          3744      1.49%     72.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          5618      2.24%     74.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1994      0.79%     75.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult         1872      0.75%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          35204     14.03%     90.13% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         24625      9.81%     99.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          126      0.05%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           25      0.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           251004                       # Class of committed instruction
system.cpu0.commit.refs                         59980                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     250866                       # Number of Instructions Simulated
system.cpu0.committedOps                       251004                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.156215                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.156215                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                23968                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 5782                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               41036                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                339120                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                  172554                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   199405                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  8325                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11672                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 3150                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                      70401                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                    52185                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       229450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 3137                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                        372626                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           94                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  28100                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130150                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles            163757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches             48625                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.688873                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            407402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.915153                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.217507                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  186491     45.78%     45.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  140959     34.60%     80.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   42805     10.51%     90.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   19551      4.80%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    7811      1.92%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4309      1.06%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    4279      1.05%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     426      0.10%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     771      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              407402                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    25300                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    7761                       # number of floating regfile writes
system.cpu0.idleCycles                         133519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                8712                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                   53580                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.547518                       # Inst execution rate
system.cpu0.iew.exec_refs                       71132                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                     27220                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   6161                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts                45259                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               368                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             4316                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts               29309                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             312445                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts                43912                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             7686                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               296164                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  458                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  8325                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  502                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads             975                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        10070                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         4517                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            34                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         2957                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          5755                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   179897                       # num instructions consuming a value
system.cpu0.iew.wb_count                       292676                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836862                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   150549                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541070                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        293006                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                  355650                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 210024                       # number of integer regfile writes
system.cpu0.ipc                              0.463776                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.463776                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              460      0.15%      0.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               214282     70.52%     70.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1289      0.42%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   20      0.01%     71.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               3763      1.24%     72.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               7012      2.31%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               2212      0.73%     75.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult              1875      0.62%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               45205     14.88%     90.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              27578      9.08%     99.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            127      0.04%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                303850                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  15020                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              30036                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        14799                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             16781                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       1293                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004255                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    439     33.95%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   417     32.25%     66.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  433     33.49%     99.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                289663                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads            986612                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       277877                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           357137                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    311605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   303850                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                840                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          61439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              253                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           126                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        19060                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       407402                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.745824                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.030090                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             213545     52.42%     52.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             124135     30.47%     82.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              47013     11.54%     94.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              12069      2.96%     97.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               5655      1.39%     98.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               3717      0.91%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                773      0.19%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                321      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                174      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         407402                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.561727                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              985                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             775                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads               45259                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              29309                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  22193                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 13230                       # number of misc regfile writes
system.cpu0.numCycles                          540921                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                   7806                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               186007                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  5251                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                  184701                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   470                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups               422169                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                329135                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             245002                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   190122                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  3365                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  8325                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                 9364                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   58987                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            26708                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups          395461                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          7084                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               214                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     9820                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           214                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                      704023                       # The number of ROB reads
system.cpu0.rob.rob_writes                     637112                       # The number of ROB writes
system.cpu0.timesIdled                           4897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.838229                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  25068                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               29548                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             6504                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            27098                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2085                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           2127                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              42                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  33388                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             4                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             3353                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                     18904                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  680                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          38771                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              129944                       # Number of instructions committed
system.cpu1.commit.committedOps                129950                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       144388                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.900006                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.198923                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        70710     48.97%     48.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        39342     27.25%     76.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        21750     15.06%     91.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         8027      5.56%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2396      1.66%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1153      0.80%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           72      0.05%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          258      0.18%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          680      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       144388                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     13362                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                3781                       # Number of function calls committed.
system.cpu1.commit.int_insts                   124294                       # Number of committed integer instructions.
system.cpu1.commit.loads                        10279                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            8      0.01%      0.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           99669     76.70%     76.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1247      0.96%     77.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               2      0.00%     77.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          3744      2.88%     80.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp          5616      4.32%     84.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt          1990      1.53%     86.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult         1872      1.44%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     87.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          10161      7.82%     95.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          5501      4.23%     99.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          122      0.09%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           129950                       # Class of committed instruction
system.cpu1.commit.refs                         15802                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     129944                       # Number of Instructions Simulated
system.cpu1.committedOps                       129950                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.180678                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.180678                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 9175                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 3151                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved               22563                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                182195                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   36192                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                    98911                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  3356                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 6058                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                 2676                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      33388                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                    24066                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       114275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  186                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                        203255                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                  13014                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.217622                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             29527                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches             27153                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.324810                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            150310                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.352332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.334799                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   38156     25.38%     25.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   63931     42.53%     67.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   26531     17.65%     85.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   11168      7.43%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    3655      2.43%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    3077      2.05%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3783      2.52%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              150310                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    25274                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    7739                       # number of floating regfile writes
system.cpu1.idleCycles                           3112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                3596                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                   24609                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.044303                       # Inst execution rate
system.cpu1.iew.exec_refs                       22004                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      6642                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   2566                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                15561                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                11                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              840                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                7693                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             168746                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                15362                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             3293                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               160219                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  3356                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             234                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         5278                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores         2168                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          3508                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                   127461                       # num instructions consuming a value
system.cpu1.iew.wb_count                       158979                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822448                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   104830                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.036220                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        159104                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                  190817                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 122382                       # number of integer regfile writes
system.cpu1.ipc                              0.846971                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.846971                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               10      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               125130     76.53%     76.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1247      0.76%     77.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    2      0.00%     77.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               3753      2.30%     79.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp               7009      4.29%     83.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt               2209      1.35%     85.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult              1873      1.15%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     86.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               15360      9.39%     95.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               6775      4.14%     99.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead            126      0.08%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                163512                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  14992                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads              29980                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        14766                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             16672                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                        394                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002410                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    364     92.39%     92.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    16      4.06%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     96.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     4      1.02%     97.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    6      1.52%     98.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     98.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      1.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                148904                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads            447899                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       144213                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           190845                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    168727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   163512                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 19                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          38771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued              151                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         9864                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       150310                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.087832                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172228                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              53981     35.91%     35.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              53873     35.84%     71.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              29577     19.68%     91.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               5922      3.94%     95.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               3292      2.19%     97.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               2913      1.94%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                381      0.25%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                268      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                103      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         150310                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.065766                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               12                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads               15561                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               7693                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                  22127                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 13222                       # number of misc regfile writes
system.cpu1.numCycles                          153422                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      388028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                   3584                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               107416                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  5122                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   42729                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups               237679                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                176929                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             144262                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                    94856                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   353                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  3356                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 5533                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   36825                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            26634                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups          211045                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles           252                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 7                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     8289                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts             7                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                      312416                       # The number of ROB reads
system.cpu1.rob.rob_writes                     343390                       # The number of ROB writes
system.cpu1.timesIdled                             55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.871484                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                  25161                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups               29646                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             6558                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted            27152                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2079                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           2121                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              42                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  33484                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             4                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             3379                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                     18865                       # Number of branches committed
system.cpu2.commit.bw_lim_events                  670                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts          38901                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              129661                       # Number of instructions committed
system.cpu2.commit.committedOps                129667                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples       144146                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.899553                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.196798                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        70535     48.93%     48.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        39350     27.30%     76.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        21736     15.08%     91.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         7993      5.55%     96.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         2392      1.66%     98.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1134      0.79%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           84      0.06%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          252      0.17%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          670      0.46%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       144146                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                     13362                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                3781                       # Number of function calls committed.
system.cpu2.commit.int_insts                   124006                       # Number of committed integer instructions.
system.cpu2.commit.loads                        10236                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            8      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           99451     76.70%     76.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1247      0.96%     77.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               2      0.00%     77.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          3744      2.89%     80.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp          5616      4.33%     84.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt          1990      1.53%     86.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult         1872      1.44%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     87.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          10118      7.80%     95.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          5479      4.23%     99.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead          122      0.09%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           129667                       # Class of committed instruction
system.cpu2.commit.refs                         15737                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     129661                       # Number of Instructions Simulated
system.cpu2.committedOps                       129667                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.166195                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.166195                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 9331                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 3179                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved               22619                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                181979                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   35813                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                    98948                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  3383                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 6149                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                 2616                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                      33484                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                    24069                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                       114329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  206                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                        203314                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                  13124                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.221440                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             29199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches             27240                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       1.344580                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples            150091                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.354718                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.335261                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   37950     25.28%     25.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   63883     42.56%     67.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   26537     17.68%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   11204      7.46%     92.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    3631      2.42%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    3097      2.06%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    3778      2.52%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       8      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              150091                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                    25314                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    7742                       # number of floating regfile writes
system.cpu2.idleCycles                           1119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                3639                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                   24595                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    1.058052                       # Inst execution rate
system.cpu2.iew.exec_refs                       21978                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      6604                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                   2562                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                15582                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                12                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              813                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                7653                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             168578                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                15374                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             3312                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               159988                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  3383                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             233                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         5345                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores         2151                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          3550                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                   127254                       # num instructions consuming a value
system.cpu2.iew.wb_count                       158708                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.821452                       # average fanout of values written-back
system.cpu2.iew.wb_producers                   104533                       # num instructions producing a value
system.cpu2.iew.wb_rate                      1.049587                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        158822                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                  190437                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 122136                       # number of integer regfile writes
system.cpu2.ipc                              0.857490                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.857490                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               10      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               124899     76.48%     76.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1247      0.76%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    2      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               3758      2.30%     79.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp               7032      4.31%     83.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt               2204      1.35%     85.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult              1872      1.15%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     86.36% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               15392      9.43%     95.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               6741      4.13%     99.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead            127      0.08%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.01%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                163302                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                  15015                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads              30026                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses        14792                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes             16766                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        377                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.002309                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    365     96.82%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     96.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     3      0.80%     97.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    5      1.33%     98.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     98.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      1.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                148654                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            447201                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       143916                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           190714                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    168558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   163302                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                 20                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined          38901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued              157                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined        10050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples       150091                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.088020                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.171599                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              53806     35.85%     35.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              53954     35.95%     71.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              29454     19.62%     91.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               5955      3.97%     95.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               3262      2.17%     97.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               2905      1.94%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                382      0.25%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                274      0.18%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                 99      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         150091                       # Number of insts issued each cycle
system.cpu2.iq.rate                          1.079968                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads               12                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads               15582                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               7653                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                  22156                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 13222                       # number of misc regfile writes
system.cpu2.numCycles                          151210                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      390240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                   3447                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               107194                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  4788                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                   42380                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups               237327                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                176688                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             143990                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                    94793                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  1047                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                  3383                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 5629                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                   36787                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups            26690                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups          210637                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles           459                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 8                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     7723                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             8                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                      312031                       # The number of ROB reads
system.cpu2.rob.rob_writes                     343090                       # The number of ROB writes
system.cpu2.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            84.901376                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                  25051                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               29506                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             6601                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted            27028                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2078                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           2124                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              46                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  33390                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             3                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             3402                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                     18850                       # Number of branches committed
system.cpu3.commit.bw_lim_events                  684                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts          38361                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts              129606                       # Number of instructions committed
system.cpu3.commit.committedOps                129609                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples       144250                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.898503                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.200723                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        70804     49.08%     49.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        39216     27.19%     76.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        21700     15.04%     91.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         8012      5.55%     96.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2329      1.61%     98.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1136      0.79%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           94      0.07%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          275      0.19%     99.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          684      0.47%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       144250                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                     13362                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                3780                       # Number of function calls committed.
system.cpu3.commit.int_insts                   123956                       # Number of committed integer instructions.
system.cpu3.commit.loads                        10221                       # Number of loads committed
system.cpu3.commit.membars                          4                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           99424     76.71%     76.71% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1247      0.96%     77.68% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               2      0.00%     77.68% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          3744      2.89%     80.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp          5616      4.33%     84.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt          1990      1.54%     86.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult         1872      1.44%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     87.88% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          10102      7.79%     95.67% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          5468      4.22%     99.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead          122      0.09%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.01%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           129609                       # Class of committed instruction
system.cpu3.commit.refs                         15710                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                     129606                       # Number of Instructions Simulated
system.cpu3.committedOps                       129609                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.164985                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.164985                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 9534                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 3199                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved               22535                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                181425                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   35839                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                    98772                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  3408                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 6125                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                 2620                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                      33390                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                    24221                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                       114369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  224                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                        202555                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                  13214                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.221142                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             29196                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches             27129                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       1.341522                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples            150173                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.348878                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.331892                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   38166     25.41%     25.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   64006     42.62%     68.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   26458     17.62%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   11117      7.40%     93.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    3633      2.42%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    3013      2.01%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    3771      2.51%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              150173                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                    25316                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    7741                       # number of floating regfile writes
system.cpu3.idleCycles                            816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                3647                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                   24533                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    1.057190                       # Inst execution rate
system.cpu3.iew.exec_refs                       21869                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      6579                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                   2515                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                15511                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                14                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              839                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                7598                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             168012                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                15290                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             3345                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               159624                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  3408                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             233                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         5284                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores         2106                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          3554                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                   126974                       # num instructions consuming a value
system.cpu3.iew.wb_count                       158360                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.821924                       # average fanout of values written-back
system.cpu3.iew.wb_producers                   104363                       # num instructions producing a value
system.cpu3.iew.wb_rate                      1.048818                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        158465                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                  189909                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 121881                       # number of integer regfile writes
system.cpu3.ipc                              0.858380                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.858380                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                8      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               124666     76.49%     76.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1247      0.77%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    2      0.00%     77.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               3757      2.31%     79.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp               7033      4.32%     83.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt               2202      1.35%     85.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult              1872      1.15%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     86.39% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               15323      9.40%     95.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               6726      4.13%     99.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead            122      0.07%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.01%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                162976                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                  15008                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads              30012                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses        14792                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes             16746                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                        396                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.002430                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                    383     96.72%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     3      0.76%     97.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    6      1.52%     98.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     98.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      1.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                148356                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads            446637                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       143568                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           189628                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    167994                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   162976                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                 18                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined          38361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued              135                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined         9643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples       150173                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.085255                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.171885                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              54001     35.96%     35.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              53957     35.93%     71.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              29446     19.61%     91.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               5886      3.92%     95.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               3237      2.16%     97.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               2869      1.91%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                372      0.25%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                296      0.20%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                109      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         150173                       # Number of insts issued each cycle
system.cpu3.iq.rate                          1.079390                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                4                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads               15511                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               7598                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                  22157                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 13222                       # number of misc regfile writes
system.cpu3.numCycles                          150989                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      390461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                   3505                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               107166                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  5000                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                   42435                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups               236400                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                176115                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             143547                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                    94584                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                   563                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                  3408                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 5620                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                   36346                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups            26670                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups          209730                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles           621                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                11                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     8171                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            11                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                      311484                       # The number of ROB reads
system.cpu3.rob.rob_writes                     341906                       # The number of ROB writes
system.cpu3.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           63                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          368                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        13663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27724                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1511                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               47                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              7                       # Transaction distribution
system.membus.trans_dist::ReadExReq               756                       # Transaction distribution
system.membus.trans_dist::ReadExResp              754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1511                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       145152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  145152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               13                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2288                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2288    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2288                       # Request fanout histogram
system.membus.respLayer1.occupancy           12049250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2823500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean         1866000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value      1866000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value      1866000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      268859000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      1866000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst        23970                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           23970                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst        23970                       # number of overall hits
system.cpu2.icache.overall_hits::total          23970                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst           99                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            99                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst           99                       # number of overall misses
system.cpu2.icache.overall_misses::total           99                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      2950500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2950500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      2950500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2950500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst        24069                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        24069                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst        24069                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        24069                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004113                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004113                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004113                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004113                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 29803.030303                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 29803.030303                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 29803.030303                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 29803.030303                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           38                       # number of writebacks
system.cpu2.icache.writebacks::total               38                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           30                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           69                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           69                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      1803500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1803500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      1803500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1803500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002867                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002867                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002867                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002867                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 26137.681159                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26137.681159                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 26137.681159                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26137.681159                       # average overall mshr miss latency
system.cpu2.icache.replacements                    38                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst        23970                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          23970                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst           99                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      2950500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2950500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst        24069                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        24069                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 29803.030303                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 29803.030303                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           69                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      1803500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1803500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 26137.681159                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26137.681159                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse            8.782896                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              24039                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           348.391304                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        193269000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     8.782896                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.274466                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.274466                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            48207                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           48207                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data        17696                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           17696                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data        17696                       # number of overall hits
system.cpu2.dcache.overall_hits::total          17696                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         2908                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2908                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         2908                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2908                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     71832481                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     71832481                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     71832481                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     71832481                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        20604                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        20604                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        20604                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        20604                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.141138                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.141138                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.141138                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.141138                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 24701.678473                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24701.678473                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 24701.678473                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24701.678473                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          386                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.352941                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks          872                       # number of writebacks
system.cpu2.dcache.writebacks::total              872                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         1958                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1958                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         1958                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1958                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          950                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          950                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          950                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     18874499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     18874499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     18874499                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     18874499                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.046108                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046108                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 19867.893684                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19867.893684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 19867.893684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19867.893684                       # average overall mshr miss latency
system.cpu2.dcache.replacements                   913                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data        13234                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          13234                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         1877                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1877                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data     18083000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     18083000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data        15111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        15111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.124214                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.124214                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data  9633.990410                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9633.990410                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data         1120                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1120                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          757                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      9142500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      9142500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.050096                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050096                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 12077.278732                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12077.278732                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         4462                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          4462                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         1031                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1031                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     53749481                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     53749481                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         5493                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         5493                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.187693                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.187693                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 52133.347236                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52133.347236                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          838                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          838                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          193                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      9731999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9731999                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035136                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035136                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 50424.865285                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 50424.865285                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data            4                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data         1500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total         1500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data         1500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         1500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data         8000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total         8000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         4000                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data         6000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total         6000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse            9.036207                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              18658                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              951                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.619348                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        193280500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     9.036207                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.282381                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.282381                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            42185                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           42185                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON      270725000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        24136                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           24136                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        24136                       # number of overall hits
system.cpu3.icache.overall_hits::total          24136                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           85                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           85                       # number of overall misses
system.cpu3.icache.overall_misses::total           85                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      1963000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1963000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      1963000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1963000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        24221                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        24221                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        24221                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        24221                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003509                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003509                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003509                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003509                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23094.117647                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23094.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23094.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23094.117647                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu3.icache.writebacks::total               40                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           70                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           70                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      1523000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1523000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      1523000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1523000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002890                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002890                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002890                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002890                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21757.142857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21757.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21757.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21757.142857                       # average overall mshr miss latency
system.cpu3.icache.replacements                    40                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        24136                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          24136                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           85                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      1963000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1963000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        24221                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        24221                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003509                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003509                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23094.117647                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23094.117647                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           70                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      1523000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1523000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002890                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002890                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21757.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21757.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse            8.325487                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              24206                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           345.800000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        195245000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     8.325487                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.260171                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.260171                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            48512                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           48512                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        17619                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           17619                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        17619                       # number of overall hits
system.cpu3.dcache.overall_hits::total          17619                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data         2904                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2904                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data         2904                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2904                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     68002995                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     68002995                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     68002995                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     68002995                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        20523                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        20523                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        20523                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        20523                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.141500                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.141500                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.141500                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.141500                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 23417.009298                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 23417.009298                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 23417.009298                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 23417.009298                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    10.045455                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          875                       # number of writebacks
system.cpu3.dcache.writebacks::total              875                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         1950                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1950                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         1950                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1950                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          954                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          954                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          954                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          954                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     18397500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     18397500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     18397500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     18397500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.046484                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.046484                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.046484                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.046484                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 19284.591195                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19284.591195                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 19284.591195                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19284.591195                       # average overall mshr miss latency
system.cpu3.dcache.replacements                   918                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        13166                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          13166                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         1876                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1876                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data     18048500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     18048500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        15042                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        15042                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.124717                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.124717                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data  9620.735608                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9620.735608                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         1116                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1116                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          760                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          760                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      9106000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      9106000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.050525                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050525                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 11981.578947                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11981.578947                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         4453                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4453                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data         1028                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1028                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     49954495                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     49954495                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         5481                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         5481                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.187557                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.187557                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 48593.866732                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48593.866732                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          834                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          834                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          194                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          194                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      9291500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9291500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.035395                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035395                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 47894.329897                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 47894.329897                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data            4                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        17500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        17500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.428571                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.428571                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  5833.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  5833.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.285714                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         6500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data         8000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total         8000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.666667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data         6000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total         6000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse            8.859804                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              18588                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              956                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            19.443515                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        195256500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     8.859804                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.276869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.276869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            42032                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           42032                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          265500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       265500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       265500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      270459500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       265500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        45277                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           45277                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        45277                       # number of overall hits
system.cpu0.icache.overall_hits::total          45277                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         6908                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6908                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         6908                       # number of overall misses
system.cpu0.icache.overall_misses::total         6908                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    179830998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    179830998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    179830998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    179830998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst        52185                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        52185                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst        52185                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        52185                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132375                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132375                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132375                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132375                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26032.281123                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26032.281123                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26032.281123                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26032.281123                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          586                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.066667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6335                       # number of writebacks
system.cpu0.icache.writebacks::total             6335                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          541                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          541                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          541                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          541                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6367                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6367                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    159669499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    159669499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    159669499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    159669499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122008                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122008                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122008                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122008                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25077.665934                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25077.665934                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25077.665934                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25077.665934                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6335                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        45277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          45277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         6908                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6908                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    179830998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    179830998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst        52185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        52185                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26032.281123                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26032.281123                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          541                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          541                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6367                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6367                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    159669499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    159669499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25077.665934                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25077.665934                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.775507                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              51644                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6367                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.111198                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.775507                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.992985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.992985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           110737                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          110737                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data        55981                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           55981                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data        55981                       # number of overall hits
system.cpu0.dcache.overall_hits::total          55981                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        10652                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10652                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        10652                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10652                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    293238904                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    293238904                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    293238904                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    293238904                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data        66633                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        66633                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data        66633                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        66633                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.159861                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.159861                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.159861                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.159861                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27528.999624                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27528.999624                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27528.999624                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27528.999624                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6993                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              254                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.531496                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         3208                       # number of writebacks
system.cpu0.dcache.writebacks::total             3208                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         6108                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6108                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         6108                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6108                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         4544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         4544                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4544                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    110901484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    110901484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    110901484                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    110901484                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.068194                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.068194                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.068194                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.068194                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24406.136444                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24406.136444                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24406.136444                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24406.136444                       # average overall mshr miss latency
system.cpu0.dcache.replacements                  4513                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data        35817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          35817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         6294                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6294                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    114063500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    114063500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data        42111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        42111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.149462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.149462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18122.577058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18122.577058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         2935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         2935                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         3359                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3359                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     62270500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     62270500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.079765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.079765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18538.404287                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18538.404287                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        20164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         20164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         4358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    179175404                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    179175404                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        24522                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        24522                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.177718                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.177718                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41114.135842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41114.135842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         3173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     48630984                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     48630984                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.048324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.048324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41038.805063                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41038.805063                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           15                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       269500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       269500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.111940                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.111940                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17966.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17966.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       232500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       232500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.097015                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.097015                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17884.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17884.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data         8500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          138                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            138                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            4                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            4                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data        44000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total        44000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.028169                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.028169                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        11000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        11000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            4                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data        40000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total        40000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.028169                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.028169                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data        10000                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total        10000                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.769157                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              60927                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4559                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.364115                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.769157                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           138633                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          138633                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                3787                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  28                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 823                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  60                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                 822                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11598                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5184                       # number of overall hits
system.l2.overall_hits::.cpu0.data               3787                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 28                       # number of overall hits
system.l2.overall_hits::.cpu1.data                841                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 53                       # number of overall hits
system.l2.overall_hits::.cpu2.data                823                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 60                       # number of overall hits
system.l2.overall_hits::.cpu3.data                822                       # number of overall hits
system.l2.overall_hits::total                   11598                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1183                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               749                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                16                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2303                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1183                       # number of overall misses
system.l2.overall_misses::.cpu0.data              749                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               40                       # number of overall misses
system.l2.overall_misses::.cpu1.data              102                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               16                       # number of overall misses
system.l2.overall_misses::.cpu2.data              102                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               10                       # number of overall misses
system.l2.overall_misses::.cpu3.data              101                       # number of overall misses
system.l2.overall_misses::total                  2303                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     94798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     62114500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      2951500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      7877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      1067000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      8534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst       711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      8099500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        186153000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     94798000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     62114500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      2951500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      7877500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      1067000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      8534000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst       711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      8099500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       186153000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6367                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            4536                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              68                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              69                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              70                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             923                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13901                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6367                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           4536                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             68                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             69                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             70                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            923                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13901                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.185802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.165123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.588235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.108165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.231884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.110270                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.109426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165672                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.185802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.165123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.588235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.108165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.231884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.110270                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.109426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165672                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80133.558749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82929.906542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 73787.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 77230.392157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 66687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 83666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst        71100                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 80193.069307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80830.655667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80133.558749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82929.906542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 73787.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 77230.392157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 66687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 83666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst        71100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 80193.069307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80830.655667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   3                       # number of writebacks
system.l2.writebacks::total                         3                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  38                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 38                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         1178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2265                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2265                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     82741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     54624500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      2184500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      6716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst        59500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      7376000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      7003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    160999500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     82741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     54624500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      2184500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      6716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst        59500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      7376000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       293500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      7003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    160999500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.185016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.165123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.485294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.106045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.014493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.108108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.057143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.108342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.185016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.165123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.485294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.106045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.014493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.108108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.057143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.108342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162938                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70238.964346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72929.906542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 66196.969697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data        67165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        59500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        73760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst        73375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data        70035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71081.456954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70238.964346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72929.906542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 66196.969697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data        67165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        59500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        73760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst        73375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data        70035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71081.456954                       # average overall mshr miss latency
system.l2.replacements                             50                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5844                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5844                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6384                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6384                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6384                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6384                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              724                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   986                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data            100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data            100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 754                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     37769000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      7716500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      8376000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      8003500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      61865000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data          186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.385399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.531915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.531915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.537634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.433333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83191.629956                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data        77165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data        83760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data        80035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82049.071618                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data          100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data          100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     33229000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      6716500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      7376000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      7003500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     54325000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.385399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.531915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.531915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.537634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.433333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73191.629956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data        67165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data        73760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data        70035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72049.071618                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5325                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     94798000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      2951500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      1067000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst       711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99527500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           70                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.185802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.588235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.231884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.142857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.189991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80133.558749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 73787.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 66687.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst        71100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79685.748599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     82741500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      2184500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst        59500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst       293500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85279000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.185016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.485294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.014493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.057143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.184971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70238.964346                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 66196.969697                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst        59500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst        73375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70130.756579                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         3063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data          736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     24345500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data       161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data       158000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data        96000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24760500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         3358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data          737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5587                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.087850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.002649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.002714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.001357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82527.118644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        80500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        79000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data        96000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        82535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     21395500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21395500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.087850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72527.118644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72527.118644                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        76000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       189000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18900                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1385.069836                       # Cycle average of tags in use
system.l2.tags.total_refs                       27410                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2277                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.037769                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.150889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      789.291168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      504.809021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.346614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       25.099016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.283199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       25.039527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.103337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       24.947065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.192698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.123244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.338152                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1508                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.543213                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    221941                       # Number of tag accesses
system.l2.tags.data_accesses                   221941                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         75392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         47936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             144960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        75392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        278481854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        177065288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7801274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         23640225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           236402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         23640225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           945609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         23640225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             535451104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    278481854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7801274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       236402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       945609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        287465140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         709207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               709207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         709207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       278481854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       177065288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7801274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        23640225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          236402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        23640225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          945609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        23640225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            536160310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        33.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples       100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples       100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4527                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2265                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2265                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25270000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                67738750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11156.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29906.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1715                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2265                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.927140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.348555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.418089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          213     38.80%     38.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          144     26.23%     65.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           59     10.75%     75.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      6.38%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      5.28%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      3.10%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.28%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.46%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           37      6.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          549                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 144960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  144960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       535.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    535.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     266752500                       # Total gap between requests
system.mem_ctrls.avgGap                     117615.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        75392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        47936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         2112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         6400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         6400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         6400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 278481854.280173599720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 177065287.653522968292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7801274.355896205641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 23640225.320897590369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 236402.253208975919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 23640225.320897590369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 945609.012835903675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 23640225.320897590369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           33                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data          100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data          100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            3                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     34270500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     23735250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst       826000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      2622500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst        18750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      3233500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       128750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      2903500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29092.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31689.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     25030.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     26225.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     18750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     32335.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     32187.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     29035.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1706460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               903210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6154680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         91954110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         26523360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          148139580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.195789                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     67380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    194505000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2220540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1180245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10017420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         20897760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         91205700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         27153600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          152675265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.949635                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     69722250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    192162750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean         3069000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value      3069000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      3069000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      267656000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      3069000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        23969                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           23969                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        23969                       # number of overall hits
system.cpu1.icache.overall_hits::total          23969                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst           97                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            97                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst           97                       # number of overall misses
system.cpu1.icache.overall_misses::total           97                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      4741500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4741500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      4741500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4741500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        24066                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        24066                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        24066                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        24066                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48881.443299                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48881.443299                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48881.443299                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48881.443299                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu1.icache.writebacks::total               37                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           29                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           68                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           68                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      3382500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3382500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      3382500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3382500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002826                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002826                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002826                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002826                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49742.647059                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49742.647059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49742.647059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49742.647059                       # average overall mshr miss latency
system.cpu1.icache.replacements                    37                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        23969                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          23969                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst           97                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      4741500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4741500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        24066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        24066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48881.443299                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48881.443299                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           29                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           68                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      3382500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3382500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002826                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002826                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49742.647059                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49742.647059                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            8.973372                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              24037                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           353.485294                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        190960000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     8.973372                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.280418                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.280418                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            48200                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           48200                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        17699                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           17699                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        17699                       # number of overall hits
system.cpu1.dcache.overall_hits::total          17699                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         2926                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2926                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         2926                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2926                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     67109495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     67109495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     67109495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     67109495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        20625                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        20625                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        20625                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        20625                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.141867                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.141867                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.141867                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.141867                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 22935.575871                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22935.575871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 22935.575871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22935.575871                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          889                       # number of writebacks
system.cpu1.dcache.writebacks::total              889                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         1970                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1970                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         1970                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1970                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          956                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          956                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          956                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          956                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     18350499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     18350499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     18350499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     18350499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046352                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046352                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046352                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046352                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 19195.082636                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19195.082636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 19195.082636                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19195.082636                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   920                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        13213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          13213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         1897                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1897                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     18426500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     18426500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        15110                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        15110                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125546                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  9713.494992                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9713.494992                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1133                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1133                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          764                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          764                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      9330000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      9330000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.050563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 12212.041885                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12212.041885                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         4486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         1029                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1029                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     48682995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     48682995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         5515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         5515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.186582                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.186582                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 47310.976676                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47310.976676                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          837                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          837                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          192                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      9020499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9020499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.034814                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.034814                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 46981.765625                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46981.765625                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data            5                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data         8000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total         8000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data         6000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total         6000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            9.196757                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              18667                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              957                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.505747                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        190971500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     9.196757                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.287399                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.287399                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            42233                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           42233                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    270725000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6450                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1467                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1757                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6574                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5655                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           12                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           12                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        13619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         2794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 41637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       812928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       495616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         6720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       117184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         6848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       115008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         7040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       115072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1676416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             146                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            14060                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038834                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.281592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13743     97.75%     97.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    154      1.10%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     97      0.69%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     66      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              14060                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           26156000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1428992                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            111476                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1435496                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            107984                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6840987                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9559479                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1435497                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            105990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
