-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arr_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_2_ce0 : OUT STD_LOGIC;
    arr_2_we0 : OUT STD_LOGIC;
    arr_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_2_ce1 : OUT STD_LOGIC;
    arr_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_1_ce0 : OUT STD_LOGIC;
    arr_1_we0 : OUT STD_LOGIC;
    arr_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_1_ce1 : OUT STD_LOGIC;
    arr_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_ce0 : OUT STD_LOGIC;
    arr_we0 : OUT STD_LOGIC;
    arr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    arr_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    arr_ce1 : OUT STD_LOGIC;
    arr_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    arg1_r_1_04_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_0_01_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_1_1_011_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_0_1_010_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_1_2_014_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_0_2_013_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_1_3_017_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_0_3_016_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln40 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln34_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln40_cast_fu_189_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln40_cast_reg_481 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln37_fu_232_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln37_reg_491 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_498 : STD_LOGIC_VECTOR (0 downto 0);
    signal arr_addr_reg_506 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_reg_512 : STD_LOGIC_VECTOR (0 downto 0);
    signal arr_1_addr_reg_520 : STD_LOGIC_VECTOR (1 downto 0);
    signal arr_2_addr_reg_526 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln22_fu_219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_2_fu_64 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln34_fu_258_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_2_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_fu_68 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln34_1_fu_264_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_indvars_iv_load : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln40_1_fu_177_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_1_fu_177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_fu_181_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_fu_181_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_2_fu_185_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_2_fu_185_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln34_fu_215_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln37_fu_226_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln40_1_fu_244_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_300_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_300_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_300_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_1_fu_177_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln1_fu_318_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln40_7_fu_348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln40_4_fu_333_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln40_5_fu_338_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln40_6_fu_343_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_353_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_fu_181_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_7_fu_379_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln40_2_fu_185_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal shl_ln40_1_fu_371_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln40_2_fu_397_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln40_1_fu_177_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_2_fu_185_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln40_fu_181_p10 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_square_mul_32ns_32ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component fiat_25519_carry_square_mux_4_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32ns_32ns_63_1_1_U55 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln40_1_fu_177_p0,
        din1 => mul_ln40_1_fu_177_p1,
        dout => mul_ln40_1_fu_177_p2);

    mul_32ns_32ns_63_1_1_U56 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln40_fu_181_p0,
        din1 => mul_ln40_fu_181_p1,
        dout => mul_ln40_fu_181_p2);

    mul_32ns_32ns_63_1_1_U57 : component fiat_25519_carry_square_mul_32ns_32ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln40_2_fu_185_p0,
        din1 => mul_ln40_2_fu_185_p1,
        dout => mul_ln40_2_fu_185_p2);

    mux_4_2_32_1_1_U58 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_4_fu_300_p1,
        din1 => tmp_4_fu_300_p2,
        din2 => tmp_4_fu_300_p3,
        din3 => tmp_4_fu_300_p4,
        din4 => trunc_ln37_reg_491,
        dout => tmp_4_fu_300_p6);

    mux_4_2_32_1_1_U59 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln40_7_fu_348_p3,
        din1 => select_ln40_4_fu_333_p3,
        din2 => select_ln40_5_fu_338_p3,
        din3 => select_ln40_6_fu_343_p3,
        din4 => trunc_ln37_reg_491,
        dout => tmp_6_fu_353_p6);

    mux_4_2_32_1_1_U60 : component fiat_25519_carry_square_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln40_6_fu_343_p3,
        din1 => select_ln40_7_fu_348_p3,
        din2 => select_ln40_4_fu_333_p3,
        din3 => select_ln40_5_fu_338_p3,
        din4 => trunc_ln37_reg_491,
        dout => tmp_7_fu_379_p6);

    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln34_fu_206_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_2_fu_64 <= add_ln34_fu_258_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_64 <= ap_const_lv4_3;
                end if;
            end if; 
        end if;
    end process;

    indvars_iv_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln34_fu_206_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvars_iv_fu_68 <= add_ln34_1_fu_264_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvars_iv_fu_68 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln34_fu_206_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                arr_1_addr_reg_520 <= zext_ln22_fu_219_p1(2 - 1 downto 0);
                arr_2_addr_reg_526 <= zext_ln22_fu_219_p1(2 - 1 downto 0);
                arr_addr_reg_506 <= zext_ln22_fu_219_p1(2 - 1 downto 0);
                tmp_2_reg_512 <= add_ln40_1_fu_244_p2(2 downto 2);
                tmp_reg_498 <= sub_ln37_fu_226_p2(2 downto 2);
                trunc_ln37_reg_491 <= trunc_ln37_fu_232_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln40_cast_reg_481(31 downto 0) <= zext_ln40_cast_fu_189_p1(31 downto 0);
            end if;
        end if;
    end process;
    zext_ln40_cast_reg_481(62 downto 32) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln34_1_fu_264_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvars_iv_load) + unsigned(ap_const_lv2_1));
    add_ln34_fu_258_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2_load) + unsigned(ap_const_lv4_3));
    add_ln40_1_fu_244_p2 <= std_logic_vector(unsigned(sub_ln37_fu_226_p2) + unsigned(ap_const_lv3_7));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln34_fu_206_p2)
    begin
        if (((icmp_ln34_fu_206_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_2_fu_64, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_2_load <= ap_const_lv4_3;
        else 
            ap_sig_allocacmp_i_2_load <= i_2_fu_64;
        end if; 
    end process;


    ap_sig_allocacmp_indvars_iv_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvars_iv_fu_68)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvars_iv_load <= ap_const_lv2_1;
        else 
            ap_sig_allocacmp_indvars_iv_load <= indvars_iv_fu_68;
        end if; 
    end process;

    arr_1_address0 <= arr_1_addr_reg_520;
    arr_1_address1 <= zext_ln22_fu_219_p1(2 - 1 downto 0);

    arr_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_1_ce0 <= ap_const_logic_1;
        else 
            arr_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_1_ce1 <= ap_const_logic_1;
        else 
            arr_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arr_1_d0 <= std_logic_vector(unsigned(arr_1_q1) + unsigned(shl_ln40_1_fu_371_p3));

    arr_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_1_we0 <= ap_const_logic_1;
        else 
            arr_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    arr_2_address0 <= arr_2_addr_reg_526;
    arr_2_address1 <= zext_ln22_fu_219_p1(2 - 1 downto 0);

    arr_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_2_ce0 <= ap_const_logic_1;
        else 
            arr_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_2_ce1 <= ap_const_logic_1;
        else 
            arr_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arr_2_d0 <= std_logic_vector(unsigned(arr_2_q1) + unsigned(shl_ln40_2_fu_397_p3));

    arr_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_2_we0 <= ap_const_logic_1;
        else 
            arr_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    arr_address0 <= arr_addr_reg_506;
    arr_address1 <= zext_ln22_fu_219_p1(2 - 1 downto 0);

    arr_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_ce0 <= ap_const_logic_1;
        else 
            arr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_ce1 <= ap_const_logic_1;
        else 
            arr_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arr_d0 <= std_logic_vector(unsigned(arr_q1) + unsigned(shl_ln1_fu_318_p3));

    arr_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr_we0 <= ap_const_logic_1;
        else 
            arr_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln34_fu_206_p2 <= "1" when (ap_sig_allocacmp_indvars_iv_load = ap_const_lv2_3) else "0";
    mul_ln40_1_fu_177_p0 <= zext_ln40_cast_reg_481(32 - 1 downto 0);
    mul_ln40_1_fu_177_p1 <= mul_ln40_1_fu_177_p10(32 - 1 downto 0);
    mul_ln40_1_fu_177_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_300_p6),63));
    mul_ln40_2_fu_185_p0 <= zext_ln40_cast_reg_481(32 - 1 downto 0);
    mul_ln40_2_fu_185_p1 <= mul_ln40_2_fu_185_p10(32 - 1 downto 0);
    mul_ln40_2_fu_185_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_379_p6),63));
    mul_ln40_fu_181_p0 <= zext_ln40_cast_reg_481(32 - 1 downto 0);
    mul_ln40_fu_181_p1 <= mul_ln40_fu_181_p10(32 - 1 downto 0);
    mul_ln40_fu_181_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_353_p6),63));
    select_ln40_4_fu_333_p3 <= 
        arg1_r_1_04_reload when (tmp_2_reg_512(0) = '1') else 
        arg1_r_0_01_reload;
    select_ln40_5_fu_338_p3 <= 
        arg1_r_1_1_011_reload when (tmp_2_reg_512(0) = '1') else 
        arg1_r_0_1_010_reload;
    select_ln40_6_fu_343_p3 <= 
        arg1_r_1_2_014_reload when (tmp_2_reg_512(0) = '1') else 
        arg1_r_0_2_013_reload;
    select_ln40_7_fu_348_p3 <= 
        arg1_r_1_3_017_reload when (tmp_2_reg_512(0) = '1') else 
        arg1_r_0_3_016_reload;
    shl_ln1_fu_318_p3 <= (mul_ln40_1_fu_177_p2 & ap_const_lv1_0);
    shl_ln40_1_fu_371_p3 <= (mul_ln40_fu_181_p2 & ap_const_lv1_0);
    shl_ln40_2_fu_397_p3 <= (mul_ln40_2_fu_185_p2 & ap_const_lv1_0);
    sub_ln37_fu_226_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) - unsigned(trunc_ln34_fu_215_p1));
    tmp_4_fu_300_p1 <= 
        arg1_r_1_04_reload when (tmp_reg_498(0) = '1') else 
        arg1_r_0_01_reload;
    tmp_4_fu_300_p2 <= 
        arg1_r_1_1_011_reload when (tmp_reg_498(0) = '1') else 
        arg1_r_0_1_010_reload;
    tmp_4_fu_300_p3 <= 
        arg1_r_1_2_014_reload when (tmp_reg_498(0) = '1') else 
        arg1_r_0_2_013_reload;
    tmp_4_fu_300_p4 <= 
        arg1_r_1_3_017_reload when (tmp_reg_498(0) = '1') else 
        arg1_r_0_3_016_reload;
    trunc_ln34_fu_215_p1 <= ap_sig_allocacmp_i_2_load(3 - 1 downto 0);
    trunc_ln37_fu_232_p1 <= sub_ln37_fu_226_p2(2 - 1 downto 0);
    zext_ln22_fu_219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_indvars_iv_load),64));
    zext_ln40_cast_fu_189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln40),63));
end behav;
