
***************************************************

  VLSI TESTING Final Project
  N-detect TDFATPG with Compression
  revised 2021/6/22

***************************************************

<<< Sub-directory list: >>>
===========================

1. src:  source codes of an ATPG (automatic test pattern generation) program
         including * Logic simulator, Fault simulator
                   * Test pattern generator (PODEM)
                   * Parser 
                   * Makefile

2. sample_circuits:  benchmark circuits *.ckt in ISCAS format.

3. pattern:  ATPG test generated test patterns and their reports.

4. bin:  binary executables.


<<< Usage for N-detect TDFATPG >>>
========================================
1. Build the program `atpg` by typing `make` under `src` folder.
2. Activate TDFATPG with the tag `-tdfatpg` in the command.
3. (Optional) Activate compression with the tag `-compression` in the command.
4. (Optional) Specify N-detect number with `-ndet` tag followed by `N`.
For example, to generate compressed 8-detect TDF pattern for ISCAS c17.ckt, we can type
`./atpg -tdfatpg -compression -ndet 8 ../sample_circuits/c17.ckt > ../pattern/c17.pat`
in the command.  The result would be found in `../pattern/c17.pat`.

<<< Usage for N-detect TDFSIM >>>
========================================
1. Build the program `atpg` by typing `make` under `src` folder.
2. Activate TDFSIM with the tag `-tdfsim` in the command, followed by the pattern file and the circuit file.
3. (Optional) Specify N-detect number with `-ndet` tag followed by `N` at the end of the command.
For example, to verify the compressed 8-detect TDF pattern for ISCAS c17.ckt, we can run
`./atpg -tdfsim ../pattern/c17_8.pat ../sample_circuits/c17.ckt -ndet 8`.
