strict digraph "" {
	node [label="\N"];
	"390:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79abc7d850>",
		fillcolor=springgreen,
		label="390:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"391:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79abc7de10>",
		fillcolor=firebrick,
		label="391:NS
cnt <= 2'b11;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79abc7de10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"390:IF" -> "391:NS"	 [cond="['PRESETn']",
		label="(!PRESETn)",
		lineno=390];
	"393:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79abc7d890>",
		fillcolor=turquoise,
		label="393:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"390:IF" -> "393:BL"	 [cond="['PRESETn']",
		label="!((!PRESETn))",
		lineno=390];
	"Leaf_388:AL"	 [def_var="['cnt']",
		label="Leaf_388:AL"];
	"391:NS" -> "Leaf_388:AL"	 [cond="[]",
		lineno=None];
	"394:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79abc7d8d0>",
		fillcolor=springgreen,
		label="394:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"393:BL" -> "394:IF"	 [cond="[]",
		lineno=None];
	"389:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79abc7dfd0>",
		fillcolor=turquoise,
		label="389:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"389:BL" -> "390:IF"	 [cond="[]",
		lineno=None];
	"395:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79abc7db50>",
		fillcolor=firebrick,
		label="395:NS
cnt <= 2'b11;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79abc7db50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"394:IF" -> "395:NS"	 [cond="['enable', 'state', 'START']",
		label="(!enable || (state == START))",
		lineno=394];
	"397:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79abc7d910>",
		fillcolor=springgreen,
		label="397:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"394:IF" -> "397:IF"	 [cond="['enable', 'state', 'START']",
		label="!((!enable || (state == START)))",
		lineno=394];
	"395:NS" -> "Leaf_388:AL"	 [cond="[]",
		lineno=None];
	"398:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79abc7d950>",
		fillcolor=firebrick,
		label="398:NS
cnt <= cnt + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79abc7d950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"397:IF" -> "398:NS"	 [cond="['cnt_en']",
		label=cnt_en,
		lineno=397];
	"398:NS" -> "Leaf_388:AL"	 [cond="[]",
		lineno=None];
	"388:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79abc4f050>",
		clk_sens=True,
		fillcolor=gold,
		label="388:AL",
		sens="['PCLK', 'PRESETn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['cnt', 'enable', 'START', 'state', 'PRESETn', 'cnt_en']"];
	"388:AL" -> "389:BL"	 [cond="[]",
		lineno=None];
}
