/* (c) HighTec EDV-Systeme GmbH */

/* block "SSCG3" of TriCore TC1798 (19 SFRs) */

#ifndef _HAVE_TRICORE_SSCG3_ADDRESSES_H_
#define _HAVE_TRICORE_SSCG3_ADDRESSES_H_

#define SSCG3_CLC_ADDR        0xF0310E00     /* "Clock Control Register" */
#define SSCG3_PISEL_ADDR      0xF0310E04     /* "Port Input Select Register" */
#define SSCG3_ID_ADDR         0xF0310E08     /* "Module Identification Register" */
#define SSCG3_FDR_ADDR        0xF0310E0C     /* "Fractional Divider Register" */
#define SSCG3_CON_ADDR        0xF0310E10     /* "Control Register" */
#define SSCG3_BR_ADDR         0xF0310E14     /* "Baud Rate Timer Reload Register" */
#define SSCG3_SSOC_ADDR       0xF0310E18     /* "Slave Select Output Control Register" */
#define SSCG3_SSOTC_ADDR      0xF0310E1C     /* "Slave Select Output Timing Control Register" */
#define SSCG3_TB_ADDR         0xF0310E20     /* "Transmit Buffer Register" */
#define SSCG3_RB_ADDR         0xF0310E24     /* "Receive Buffer Register" */
#define SSCG3_STAT_ADDR       0xF0310E28     /* "Status Register" */
#define SSCG3_EFM_ADDR        0xF0310E2C     /* "Error Flag Modification Register" */
#define SSCG3_TB1_ADDR        0xF0310F00     /* "Transmit Buffer Compare Register" */
#define SSCG3_TB1SNAP_ADDR    0xF0310F04     /* "Transmit Buffer Snapshot Register" */
#define SSCG3_RBSNAP_ADDR     0xF0310F08     /* "Receive Buffer Snapshot Register" */
#define SSCG3_GSTAT_ADDR      0xF0310F0C     /* "Guardian Status Register" */
#define SSCG3_GEFM_ADDR       0xF0310F10     /* "Guardian Error Flag Modification Register" */
#define SSCG3_GEN_ADDR        0xF0310F14     /* "Guardian Enable Register" */
#define SSCG3_GSRC_ADDR       0xF0310FFC     /* "Guardian Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_SSCG3_ADDRESSES_H_ (block "SSCG3") */


