// Seed: 4213672310
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  id_8 :
  assert property (@(id_4 or 1) 1)
  else;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always id_2 <= id_2;
  wire id_3;
  wire id_4;
  supply1 id_5;
  wire id_6;
  module_0(
      id_3, id_6, id_3, id_4, id_1, id_4
  );
  assign id_5 = (1);
endmodule
