#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 24 18:40:17 2023
# Process ID: 3048
# Current directory: D:/3/IO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15396 D:\3\IO\IO.xpr
# Log file: D:/3/IO/vivado.log
# Journal file: D:/3/IO\vivado.jou
# Running On: Swing, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 17007 MB
#-----------------------------------------------------------
start_gui
open_project D:/3/IO/IO.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/3/IO/IO.srcs/sources_1/bd/design_CPU_System/design_CPU_System.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_2
endgroup
delete_bd_objs [get_bd_cells axi_uartlite_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property -dict [list \
  CONFIG.C_NUM_TRANSFER_BITS {16} \
  CONFIG.C_SCK_RATIO {4} \
  CONFIG.C_USE_STARTUP {0} \
] [get_bd_cells axi_quad_spi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_2
endgroup
set_property location {3 453 -418} [get_bd_cells axi_uartlite_2]
connect_bd_net [get_bd_pins axi_uartlite_1/tx] [get_bd_pins axi_uartlite_2/rx]
connect_bd_net [get_bd_pins axi_uartlite_2/tx] [get_bd_pins axi_uartlite_1/rx]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_1
endgroup
set_property location {2 329 -243} [get_bd_cells axi_quad_spi_1]
set_property -dict [list \
  CONFIG.C_NUM_TRANSFER_BITS {16} \
  CONFIG.C_SCK_RATIO {4} \
  CONFIG.C_USE_STARTUP {0} \
] [get_bd_cells axi_quad_spi_1]
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/io0_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/sck_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/ss_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_1/io1_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_1/sck_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_1/ss_o]
endgroup
set_property location {-94 -343} [get_bd_ports io0_o_0]
undo
undo
redo
undo
redo
set_property location {2857 -27} [get_bd_ports io0_o_0]
set_property name MISO [get_bd_nets io1_i_0_1]
set_property name SCLK1 [get_bd_nets axi_quad_spi_1_sck_o]
set_property name SS1 [get_bd_nets axi_quad_spi_1_ss_o]
set_property name MOSI [get_bd_nets axi_quad_spi_0_io0_o]
set_property name SCK0 [get_bd_nets axi_quad_spi_0_sck_o]
set_property name SS0 [get_bd_nets axi_quad_spi_0_ss_o]
startgroup
set_property CONFIG.NUM_PORTS {6} [get_bd_cells microblaze_0_xlconcat]
endgroup
set_property location {3 1140 313} [get_bd_cells microblaze_0_xlconcat]
connect_bd_net [get_bd_pins axi_quad_spi_1/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]
undo
set_property location {1 304 -546} [get_bd_cells axi_quad_spi_1]
connect_bd_net [get_bd_pins axi_quad_spi_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]
set_property location {2 671 93} [get_bd_cells microblaze_0_xlconcat]
connect_bd_net [get_bd_pins axi_quad_spi_1/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In3]
connect_bd_net [get_bd_pins axi_uartlite_1/interrupt] [get_bd_pins microblaze_0_xlconcat/In4]
connect_bd_net [get_bd_pins axi_uartlite_2/interrupt] [get_bd_pins microblaze_0_xlconcat/In5]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_quad_spi_0/AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_quad_spi_1/AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_1/AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_2/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_2/S_AXI]
endgroup
file mkdir D:/3/IO/IO.srcs/constrs_1
file mkdir D:/3/IO/IO.srcs/constrs_1/new
close [ open D:/3/IO/IO.srcs/constrs_1/new/adda.xdc w ]
add_files -fileset constrs_1 D:/3/IO/IO.srcs/constrs_1/new/adda.xdc
set_property name SS0 [get_bd_ports ss_o_0]
undo
set_property name SS0 [get_bd_ports ss_o_0]
set_property location {2875 161} [get_bd_ports ss_o_1]
set_property name SS1 [get_bd_ports ss_o_1]
set_property name SCLK1 [get_bd_ports sck_o_1]
set_property name SCLK0 [get_bd_ports sck_o_0]
set_property name MISO [get_bd_ports io1_i_0]
set_property name MOSI [get_bd_ports io0_o_0]
save_bd_design
validate_bd_design
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins axi_quad_spi_1/ext_spi_clk]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins axi_quad_spi_0/ext_spi_clk]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_CPU_System_xbar_0_synth_1
reset_run design_CPU_System_microblaze_0_axi_intc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/3/IO/SPI_System_wrapper.xsa
delete_bd_objs [get_bd_nets axi_uartlite_2_tx]
delete_bd_objs [get_bd_nets axi_uartlite_1_tx]
connect_bd_net [get_bd_pins axi_uartlite_1/rx] [get_bd_pins axi_uartlite_1/tx]
delete_bd_objs [get_bd_nets axi_uartlite_2_interrupt] [get_bd_intf_nets microblaze_0_axi_periph_M07_AXI] [get_bd_cells axi_uartlite_2]
startgroup
set_property CONFIG.NUM_PORTS {5} [get_bd_cells microblaze_0_xlconcat]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/3/IO/SPI_System_wrapper.xsa
