#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-73784OM
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Sat Jul 19 21:22:56 2025
Parse module hierarchy of project 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2004: Constraint file modified: "C:/_Project/Pangu/examination/13_frequency_meter/rtl/IO.fdc". 
C: Flow-2004: Constraint file modified: "C:/_Project/Pangu/examination/13_frequency_meter/rtl/IO.fdc". 


Process "Compile" started.
Current time: Sat Jul 19 23:16:05 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
License checkout: fabric_ads from C:\_Project\Pi_FPGA\License\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Analyzing module bcd2ascii (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v(line number: 1)] Analyzing module bin2bcd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v(line number: 1)] Analyzing module cymometer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 1)] Analyzing module frequency_meter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v(line number: 1)] Analyzing module led_display_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v(line number: 1)] Analyzing module pulse_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v(line number: 1)] Analyzing module led_display_selector (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v successfully.
Executing : .rtl_analyze -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v successfully.
I: Module "frequency_meter" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.517s wall, 0.000s user + 0.016s system = 0.016s CPU (1.0%)

Start rtl-elaborate.
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 1)] Elaborating module frequency_meter
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 16)] Elaborating instance PLLinst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 22)] Elaborating instance pulse_gen_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v(line number: 1)] Elaborating module pulse_gen
I: Module instance {frequency_meter/pulse_gen_inst} parameter value:
    THR_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 33)] Elaborating instance cymometer_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v(line number: 1)] Elaborating module cymometer
I: Module instance {frequency_meter/cymometer_inst} parameter value:
    CLK_FS = 32'b00000001100110111111110011000000
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 43)] Elaborating instance bin2bcd_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v(line number: 1)] Elaborating module bin2bcd
I: Module instance {frequency_meter/bin2bcd_inst} parameter value:
    W = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 58)] Elaborating instance led_display_driver_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v(line number: 1)] Elaborating module led_display_driver
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v(line number: 70)] Elaborating instance u_led_display_selector
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v(line number: 1)] Elaborating module led_display_selector
I: Module instance {frequency_meter/led_display_driver_inst/u_led_display_selector} parameter value:
    NUM = 32'b00000000000000000000000000001000
    VALID_SIGNAL = 1'b0
    CLK_CYCLE = 32'b00000000000000000001001110001000
Executing : rtl-elaborate successfully. Time elapsed: 0.046s wall, 0.016s user + 0.031s system = 0.047s CPU (101.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.082s wall, 0.078s user + 0.000s system = 0.078s CPU (95.6%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 3)] Latch is generated for signal asciidata, possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v(line number: 9)] Latch is generated for signal led_display_seg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.449s wall, 0.406s user + 0.047s system = 0.453s CPU (101.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (131.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.107s wall, 0.109s user + 0.000s system = 0.109s CPU (102.2%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N81 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N63[20] (bmsWIDEMUX).
I: Constant propagation done on N105[21] (bmsWIDEMUX).
I: Constant propagation done on N174[22] (bmsWIDEMUX).
I: Constant propagation done on N270[23] (bmsWIDEMUX).
I: Constant propagation done on N393[24] (bmsWIDEMUX).
I: Constant propagation done on N543[25] (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N6_0 (bmsREDOR).
I: Constant propagation done on N6_1 (bmsREDOR).
I: Constant propagation done on N6_2 (bmsREDOR).
Executing : sdm2adm successfully. Time elapsed: 0.124s wall, 0.078s user + 0.016s system = 0.094s CPU (75.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Jul 19 23:16:09 2025
Action compile: Peak memory pool usage is 139 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Jul 19 23:16:09 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
License checkout: fabric_ads from C:\_Project\Pi_FPGA\License\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name frequency_meter|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name frequency_meter|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group frequency_meter|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group frequency_meter|clk successfully.
C: SDC-2025: Clock source 'n:PLLinst/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins PLLinst/u_gpll:CLKOUT0
Executing : get_pins PLLinst/u_gpll:CLKOUT0 successfully.
Executing : create_clock -name PLL|PLLinst/u_gpll/CLKOUT0 [get_pins PLLinst/u_gpll:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|PLLinst/u_gpll/CLKOUT0 [get_pins PLLinst/u_gpll:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|PLLinst/u_gpll/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|PLLinst/u_gpll/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:led_display_driver_inst/u_led_display_selector/N105' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[7].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[6].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[5].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[4].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[3].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[2].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[1].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[0].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:pulse_gen_inst/ad_pulse' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Removed bmsWIDEDFFCPE inst data_fx_t[58:0] at 0 that is stuck at constant 0.
I: Constant propagation done on cymometer_inst/data_fx_t[58:0] (bmsWIDEDFFCPE).
Executing : pre-mapping successfully. Time elapsed: 0.143s wall, 0.172s user + 0.016s system = 0.188s CPU (131.5%)

Start mod-gen.
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N35 (bmsWIDEINV).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N36 (bmsWIDEINV).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N37 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N38 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N39 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N40 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N41 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N42 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N43 (bmsREDAND).
W: Removed bmsWIDEDFFCPE inst cymometer_inst/gate_cnt[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst led_display_driver_inst/u_led_display_selector/clk_cnt[31:0] at 13 that is stuck at constant 0.
W: Public-4008: Instance 'generate_module[0].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[0].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[1].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[1].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[2].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[2].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[3].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[3].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[4].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[4].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[5].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[5].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[6].bcd2ascii_inst/asciidata[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[6].bcd2ascii_inst/asciidata[5]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[6].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[6].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[1]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[5]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst generate_module[0].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[0].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[1].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[1].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst led_display_driver_inst/u_led_display_selector/led_display_seg[7] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[2].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[2].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[3].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[3].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[4].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[4].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[5].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[5].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[6].bcd2ascii_inst/asciidata[2] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[6].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[7].bcd2ascii_inst/asciidata[0] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[7].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
Executing : mod-gen successfully. Time elapsed: 0.761s wall, 2.188s user + 0.141s system = 2.328s CPU (305.9%)

Start logic-optimization.
W: Removed GTP_DLATCH inst generate_module[6].bcd2ascii_inst/asciidata[1] that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.969s wall, 0.891s user + 0.078s system = 0.969s CPU (100.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.055s wall, 0.047s user + 0.000s system = 0.047s CPU (85.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 2.984s wall, 4.109s user + 0.141s system = 4.250s CPU (142.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.554s wall, 1.828s user + 0.031s system = 1.859s CPU (335.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.098s wall, 0.094s user + 0.000s system = 0.094s CPU (95.9%)


Cell Usage:
GTP_APM_E2                    2 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                  142 uses
GTP_DFF_PE                    7 uses
GTP_DLATCH                    7 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     20 uses
GTP_LUT2                      4 uses
GTP_LUT4                      8 uses
GTP_LUT5                     21 uses
GTP_LUT6                    111 uses
GTP_LUT6CARRY              1908 uses
GTP_LUT6D                    32 uses

I/O ports: 27
GTP_INBUF                  10 uses
GTP_OUTBUF                 17 uses

Mapping Summary:
Total LUTs: 2104 of 66600 (3.16%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 2104
Total Registers: 181 of 133200 (0.14%)
Total Latches: 7

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 2.00 of 240 (0.83%)

Total I/O ports = 27 of 300 (9.00%)


Overview of Control Sets:

Number of unique control sets : 11

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 5        | 0                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                32
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                149
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              7
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'frequency_meter' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to frequency_meter_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'cymometer_inst/N57_m1/CLK' (GTP_APM_E2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_fx_d0/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_fx_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[4]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[5]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[6]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:15s
Action synthesize: CPU time elapsed is 0h:0m:13s
Action synthesize: Process CPU time elapsed is 0h:0m:18s
Current time: Sat Jul 19 23:16:23 2025
Action synthesize: Peak memory pool usage is 382 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:20s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:14s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:19s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Jul 19 23:16:23 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

C: SDC-2025: Clock source 'n:pulse_gen_inst/pulse' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:pulse_gen_inst/pulse_delay' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'frequency_meter'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance cymometer_inst/N57_m2).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_ad_clk in design, driver pin CLKOUT0(instance PLLinst/u_gpll) -> load pin CLK(instance pulse_gen_inst/pulse).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: cymometer_inst/N10_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: cymometer_inst/N33_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: cymometer_inst/N44_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub0.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub1.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub2.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub3.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub4.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub5.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub6.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub7.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub8.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub9.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub10.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub11.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub12.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub13.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub14.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub15.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub16.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub17.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub18.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub19.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub20.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub21.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub22.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub23.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub24.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub25.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub26.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub27.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub28.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub29.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub30.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub31.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub32.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub33.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub34.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub35.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub36.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub37.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub38.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub39.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub40.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub41.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub42.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub43.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub44.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub45.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub46.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub47.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub48.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub49.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub50.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub51.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub52.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub53.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub54.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub55.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub56.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub57.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub58.faddsub_2/gateop, insts:30.
I: Infer CARRY group, base inst: led_display_driver_inst/u_led_display_selector/N6_1_1/gateop, insts:12.
I: Infer APM group, base inst: cymometer_inst/N57_m1/gopapm, insts:2.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 2        | 240           | 1                  
| FF                    | 188      | 133200        | 1                  
| LUT                   | 2104     | 66600         | 4                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 27       | 300           | 9                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 2        | 32            | 7                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 1        | 6             | 17                 
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.45 sec.

Design 'frequency_meter' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/device_map/frequency_meter.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:10s
Action dev_map: CPU time elapsed is 0h:0m:8s
Action dev_map: Process CPU time elapsed is 0h:0m:9s
Current time: Sat Jul 19 23:16:33 2025
Action dev_map: Peak memory pool usage is 362 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:30s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:22s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:28s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Jul 19 23:16:33 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led_display_seg[0]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[0]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[1]} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[1]} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[2]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[2]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[3]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[3]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[5]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[5]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[6]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[6]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[7]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[7]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[1]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[1]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[2]} LOC=Y20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[2]} LOC=Y20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[3]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[3]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[4]} LOC=V23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[4]} LOC=V23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[5]} LOC=W23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[5]} LOC=W23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[6]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[6]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[7]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[7]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {ad_data[0]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[0]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[2]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[2]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[3]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[3]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[4]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[4]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[5]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[5]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[6]} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[6]} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[7]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[7]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance PLLinst/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
First map gop timing takes 1.06 sec
Worst slack after clock region global placement is 907894
Wirelength after clock region global placement is 12365 and checksum is 7C05DE02A955D909.
1st GP placement takes 3.69 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_627.
Clock placement takes 0.12 sec.

Wirelength after Pre Global Placement is 12365 and checksum is 7C05DE02A955D909.
Pre global placement takes 4.20 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst ad_data_ibuf[0]/opit_1 on IOLHR_16_30.
Placed fixed group with base inst ad_data_ibuf[1]/opit_1 on IOLHR_16_36.
Placed fixed group with base inst ad_data_ibuf[2]/opit_1 on IOLHR_16_264.
Placed fixed group with base inst ad_data_ibuf[3]/opit_1 on IOLHR_16_270.
Placed fixed group with base inst ad_data_ibuf[4]/opit_1 on IOLHR_16_138.
Placed fixed group with base inst ad_data_ibuf[5]/opit_1 on IOLHR_16_144.
Placed fixed group with base inst ad_data_ibuf[6]/opit_1 on IOLHR_16_240.
Placed fixed group with base inst ad_data_ibuf[7]/opit_1 on IOLHR_16_246.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst led_display_seg_obuf[0]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst led_display_seg_obuf[1]/opit_1 on IOLHR_16_108.
Placed fixed group with base inst led_display_seg_obuf[2]/opit_1 on IOLHR_16_72.
Placed fixed group with base inst led_display_seg_obuf[3]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst led_display_seg_obuf[4]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst led_display_seg_obuf[5]/opit_1 on IOLHR_16_222.
Placed fixed group with base inst led_display_seg_obuf[6]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst led_display_seg_obuf[7]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst led_display_sel_obuf[0]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst led_display_sel_obuf[1]/opit_1 on IOLHR_16_216.
Placed fixed group with base inst led_display_sel_obuf[2]/opit_1 on IOLHR_16_102.
Placed fixed group with base inst led_display_sel_obuf[3]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst led_display_sel_obuf[4]/opit_1 on IOLHR_16_186.
Placed fixed group with base inst led_display_sel_obuf[5]/opit_1 on IOLHR_16_180.
Placed fixed group with base inst led_display_sel_obuf[6]/opit_1 on IOLHR_16_204.
Placed fixed group with base inst led_display_sel_obuf[7]/opit_1 on IOLHR_16_210.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance PLLinst/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_627.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.17 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after global placement is 901735
2nd GP placement takes 42.69 sec.

Wirelength after global placement is 28544 and checksum is 45A22C9598F444F4.
Global placement takes 42.91 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 161 LUT6 in collection, pack success:12
Packing LUT6D takes 0.22 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 28065 and checksum is A14F3FF06A0A4EEE.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after post global placement is 901462
3rd GP placement takes 43.27 sec.

Wirelength after post global placement is 24590 and checksum is 122F93040D562D4F.
Packing LUT6D started.
I: LUT6D pack result: There are 137 LUT6 in collection, pack success:0
Packing LUT6D takes 0.19 sec.
Post global placement takes 43.69 sec.

Phase 4 Legalization started.
The average distance in LP is 0.303856.
Wirelength after legalization is 26752 and checksum is 748060D6757E7BC9.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 909556.
Replication placement takes 0.22 sec.

Wirelength after replication placement is 26752 and checksum is 748060D6757E7BC9.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 909556, TNS before detailed placement is 0. 
Worst slack after detailed placement is 909556, TNS after detailed placement is 0. 
Swapping placement takes 0.11 sec.

Wirelength after detailed placement is 26752 and checksum is 748060D6757E7BC9.
Timing-driven detailed placement takes 0.34 sec.

Worst slack is 909556, TNS after placement is 0.
Placement done.
Total placement takes 91.77 sec.
Finished placement.

Routing started.
Building routing graph takes 2.75 sec.
Worst slack is 909556, TNS before global route is 0.
Processing design graph takes 0.62 sec.
Total memory for routing:
	218.110476 M.
Total nets for routing : 2979.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Unrouted nets 155 at the end of iteration 0.
Unrouted nets 102 at the end of iteration 1.
Unrouted nets 75 at the end of iteration 2.
Unrouted nets 44 at the end of iteration 3.
Unrouted nets 30 at the end of iteration 4.
Unrouted nets 20 at the end of iteration 5.
Unrouted nets 15 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 9 at the end of iteration 8.
Unrouted nets 6 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 0 at the end of iteration 11.
Global Routing step 4 processed 227 nets, it takes 0.52 sec.
Global routing takes 0.58 sec.
Total 3757 subnets.
    forward max bucket size 395 , backward 168.
        Unrouted nets 2551 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.437500 sec.
    forward max bucket size 394 , backward 208.
        Unrouted nets 2053 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.390625 sec.
    forward max bucket size 230 , backward 277.
        Unrouted nets 1726 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.343750 sec.
    forward max bucket size 230 , backward 175.
        Unrouted nets 1469 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.265625 sec.
    forward max bucket size 180 , backward 168.
        Unrouted nets 1117 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.203125 sec.
    forward max bucket size 138 , backward 181.
        Unrouted nets 776 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.140625 sec.
    forward max bucket size 117 , backward 161.
        Unrouted nets 530 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.093750 sec.
    forward max bucket size 139 , backward 116.
        Unrouted nets 363 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.062500 sec.
    forward max bucket size 129 , backward 257.
        Unrouted nets 285 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.046875 sec.
    forward max bucket size 49 , backward 94.
        Unrouted nets 179 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.031250 sec.
    forward max bucket size 39 , backward 35.
        Unrouted nets 100 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.031250 sec.
    forward max bucket size 39 , backward 20.
        Unrouted nets 74 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 42 , backward 18.
        Unrouted nets 49 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 84 , backward 165.
        Unrouted nets 36 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 33 , backward 17.
        Unrouted nets 27 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 15.
        Unrouted nets 15 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 20.
        Unrouted nets 9 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 20.
        Unrouted nets 6 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 19.
        Unrouted nets 2 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 17.
        Unrouted nets 0 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
Detailed routing takes 19 iterations
I: Design net led_display_driver_inst/u_led_display_selector/N105 is routed by general path.
C: Route-2036: The clock path from led_display_driver_inst/u_led_display_selector/N105_inv/gateop:L6 to led_display_driver_inst/u_led_display_selector/led_display_seg[4]/opit_0:CLK is routed by SRB.
I: Design net ad_pulse is routed by general path.
C: Route-2036: The clock path from pulse_gen_inst/N0/gateop:L6 to cymometer_inst/N57_m1/gopapm:CLK is routed by SRB.
Detailed routing takes 2.27 sec.
Start fix hold violation.
Build tmp routing results takes 0.03 sec.
Timing analysis takes 0.17 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.94 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.12 sec.
Used SRB routing arc is 28660.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 8.08 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 2        | 240           | 1                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 361      | 11675         | 4                  
|   FF                        | 121      | 93400         | 1                  
|   LUT                       | 1297     | 46700         | 3                  
|   LUT-FF pairs              | 57       | 46700         | 1                  
| Use of CLMS                 | 215      | 4975          | 5                  
|   FF                        | 67       | 39800         | 1                  
|   LUT                       | 795      | 19900         | 4                  
|   LUT-FF pairs              | 38       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 1        | 6             | 17                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 119      | 10550         | 2                  
| Use of HCKB                 | 4        | 96            | 5                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 27       | 300           | 9                  
|   IOBD                      | 15       | 144           | 11                 
|   IOBS                      | 12       | 156           | 8                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 27       | 300           | 9                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 1        | 24            | 5                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'frequency_meter' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:2m:0s
Action pnr: CPU time elapsed is 0h:1m:58s
Action pnr: Process CPU time elapsed is 0h:2m:7s
Current time: Sat Jul 19 23:18:33 2025
Action pnr: Peak memory pool usage is 1,197 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:30s
Action from compile to pnr: Total CPU time elapsed is 0h:2m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:2m:35s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Jul 19 23:18:34 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'cymometer_inst/N57_m1/gopapm/CLK' (gopAPM.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[17]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[18]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[19]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[20]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[21]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[22]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[23]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[24]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[25]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[26]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[27]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[28]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[29]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[0]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[2]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_fx_d0/opit_0_inv_L6QQ_perm/CLK' (gopLUT6QQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_fx_d1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[3]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[4]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[5]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[6]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[4]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[4]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[8]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[8]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[12]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[12]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[16]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[16]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[20]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[20]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[24]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[24]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[28]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[28]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[29]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[29]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[4]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/gate_cnt[4]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[8]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/gate_cnt[8]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[10]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/gate_cnt[10]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:14s
Action report_timing: CPU time elapsed is 0h:0m:12s
Action report_timing: Process CPU time elapsed is 0h:0m:13s
Current time: Sat Jul 19 23:18:47 2025
Action report_timing: Peak memory pool usage is 1,084 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:2m:44s
Action from compile to report_timing: Total CPU time elapsed is 0h:2m:32s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:2m:48s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Jul 19 23:18:48 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.281250 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/generate_bitstream/frequency_meter.sbit"
Generate programming file takes 4.796875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:16s
Action gen_bit_stream: CPU time elapsed is 0h:0m:14s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:14s
Current time: Sat Jul 19 23:19:03 2025
Action gen_bit_stream: Peak memory pool usage is 1,095 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:3m:0s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:2m:46s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:3m:2s
Process "Generate Bitstream" done.
C: Flow-2004: Constraint file modified: "C:/_Project/Pangu/examination/13_frequency_meter/rtl/IO.fdc". 


Process "Compile" started.
Current time: Sun Jul 20 00:17:43 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
License checkout: fabric_ads from C:\_Project\Pi_FPGA\License\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Analyzing module bcd2ascii (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v(line number: 1)] Analyzing module bin2bcd (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v(line number: 1)] Analyzing module cymometer (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 1)] Analyzing module frequency_meter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v(line number: 1)] Analyzing module led_display_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v(line number: 1)] Analyzing module pulse_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v(line number: 1)] Analyzing module led_display_selector (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v successfully.
Executing : .rtl_analyze -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter} C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v successfully.
I: Module "frequency_meter" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.422s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 1)] Elaborating module frequency_meter
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 16)] Elaborating instance PLLinst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/ipcore/PLL/PLL.v(line number: 300)] Elaborating instance u_gpll
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 22)] Elaborating instance pulse_gen_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/pulse_gen.v(line number: 1)] Elaborating module pulse_gen
I: Module instance {frequency_meter/pulse_gen_inst} parameter value:
    THR_DATA = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 33)] Elaborating instance cymometer_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/cymometer.v(line number: 1)] Elaborating module cymometer
I: Module instance {frequency_meter/cymometer_inst} parameter value:
    CLK_FS = 32'b00000001100110111111110011000000
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 43)] Elaborating instance bin2bcd_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bin2bcd.v(line number: 1)] Elaborating module bin2bcd
I: Module instance {frequency_meter/bin2bcd_inst} parameter value:
    W = 32'b00000000000000000000000000010100
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 51)] Elaborating instance bcd2ascii_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 1)] Elaborating module bcd2ascii
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/frequency_meter.v(line number: 58)] Elaborating instance led_display_driver_inst
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v(line number: 1)] Elaborating module led_display_driver
I: Verilog-0004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_driver.v(line number: 70)] Elaborating instance u_led_display_selector
I: Verilog-0003: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v(line number: 1)] Elaborating module led_display_selector
I: Module instance {frequency_meter/led_display_driver_inst/u_led_display_selector} parameter value:
    NUM = 32'b00000000000000000000000000001000
    VALID_SIGNAL = 1'b0
    CLK_CYCLE = 32'b00000000000000000001001110001000
Executing : rtl-elaborate successfully. Time elapsed: 0.048s wall, 0.016s user + 0.000s system = 0.016s CPU (32.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.107s wall, 0.094s user + 0.000s system = 0.094s CPU (87.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/bcd2ascii.v(line number: 3)] Latch is generated for signal asciidata, possible missing assignment in an if or case statement.
W: Sdm-2004: [C:/_Project/Pangu/examination/13_frequency_meter/rtl/led_display_selector.v(line number: 9)] Latch is generated for signal led_display_seg, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.443s wall, 0.359s user + 0.031s system = 0.391s CPU (88.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.105s wall, 0.109s user + 0.000s system = 0.109s CPU (104.3%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N81 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N63[20] (bmsWIDEMUX).
I: Constant propagation done on N105[21] (bmsWIDEMUX).
I: Constant propagation done on N174[22] (bmsWIDEMUX).
I: Constant propagation done on N270[23] (bmsWIDEMUX).
I: Constant propagation done on N393[24] (bmsWIDEMUX).
I: Constant propagation done on N543[25] (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N6_0 (bmsREDOR).
I: Constant propagation done on N6_1 (bmsREDOR).
I: Constant propagation done on N6_2 (bmsREDOR).
Executing : sdm2adm successfully. Time elapsed: 0.123s wall, 0.125s user + 0.000s system = 0.125s CPU (101.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Jul 20 00:17:46 2025
Action compile: Peak memory pool usage is 140 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Jul 20 00:17:47 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
License checkout: fabric_ads from C:\_Project\Pi_FPGA\License\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name frequency_meter|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name frequency_meter|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group frequency_meter|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group frequency_meter|clk successfully.
C: SDC-2025: Clock source 'n:PLLinst/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins PLLinst/u_gpll:CLKOUT0
Executing : get_pins PLLinst/u_gpll:CLKOUT0 successfully.
Executing : create_clock -name PLL|PLLinst/u_gpll/CLKOUT0 [get_pins PLLinst/u_gpll:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|PLLinst/u_gpll/CLKOUT0 [get_pins PLLinst/u_gpll:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|PLLinst/u_gpll/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|PLLinst/u_gpll/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:led_display_driver_inst/u_led_display_selector/N105' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[7].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[6].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[5].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[4].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[3].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[2].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[1].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:generate_module[0].bcd2ascii_inst/N47' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:pulse_gen_inst/ad_pulse' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Removed bmsWIDEDFFCPE inst data_fx_t[58:0] at 0 that is stuck at constant 0.
I: Constant propagation done on cymometer_inst/data_fx_t[58:0] (bmsWIDEDFFCPE).
Executing : pre-mapping successfully. Time elapsed: 0.140s wall, 0.109s user + 0.000s system = 0.109s CPU (78.4%)

Start mod-gen.
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N35 (bmsWIDEINV).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N36 (bmsWIDEINV).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N37 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N38 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N39 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N40 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N41 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N42 (bmsREDAND).
I: Constant propagation done on generate_module[6].bcd2ascii_inst/N43 (bmsREDAND).
W: Removed bmsWIDEDFFCPE inst cymometer_inst/gate_cnt[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst led_display_driver_inst/u_led_display_selector/clk_cnt[31:0] at 13 that is stuck at constant 0.
W: Public-4008: Instance 'generate_module[0].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[0].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[1].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[1].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[2].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[2].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[3].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[3].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[4].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[4].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[5].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[5].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[6].bcd2ascii_inst/asciidata[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[6].bcd2ascii_inst/asciidata[5]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[6].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[6].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[1]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[2]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[3]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[5]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[6]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Public-4008: Instance 'generate_module[7].bcd2ascii_inst/asciidata[7]' of 'GTP_DLATCH' unit is dangling and will be cleaned.
W: Removed GTP_DLATCH inst generate_module[0].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[0].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[1].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[1].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst led_display_driver_inst/u_led_display_selector/led_display_seg[7] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[2].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[2].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[3].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[3].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[4].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[4].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[5].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[5].bcd2ascii_inst/asciidata[5] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[6].bcd2ascii_inst/asciidata[2] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[6].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
W: Removed GTP_DLATCH inst generate_module[7].bcd2ascii_inst/asciidata[0] that is stuck at constant 0.
W: Removed GTP_DLATCH inst generate_module[7].bcd2ascii_inst/asciidata[4] that is stuck at constant 1.
Executing : mod-gen successfully. Time elapsed: 0.778s wall, 2.453s user + 0.078s system = 2.531s CPU (325.3%)

Start logic-optimization.
W: Removed GTP_DLATCH inst generate_module[6].bcd2ascii_inst/asciidata[1] that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 1.097s wall, 0.984s user + 0.094s system = 1.078s CPU (98.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/data_fx_t[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/fx_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cymometer_inst/gate_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'led_display_driver_inst/u_led_display_selector/clk_cnt[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.061s wall, 0.062s user + 0.000s system = 0.062s CPU (103.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 3.183s wall, 4.172s user + 0.078s system = 4.250s CPU (133.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.599s wall, 1.906s user + 0.109s system = 2.016s CPU (336.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.117s wall, 0.094s user + 0.000s system = 0.094s CPU (79.8%)


Cell Usage:
GTP_APM_E2                    2 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                  142 uses
GTP_DFF_PE                    7 uses
GTP_DLATCH                    7 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     20 uses
GTP_LUT2                      4 uses
GTP_LUT4                      8 uses
GTP_LUT5                     21 uses
GTP_LUT6                    111 uses
GTP_LUT6CARRY              1908 uses
GTP_LUT6D                    32 uses

I/O ports: 27
GTP_INBUF                  10 uses
GTP_OUTBUF                 17 uses

Mapping Summary:
Total LUTs: 2104 of 66600 (3.16%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 2104
Total Registers: 181 of 133200 (0.14%)
Total Latches: 7

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 2.00 of 240 (0.83%)

Total I/O ports = 27 of 300 (9.00%)


Overview of Control Sets:

Number of unique control sets : 11

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 5        | 0                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                32
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                149
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              7
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'frequency_meter' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to frequency_meter_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'cymometer_inst/N57_m1/CLK' (GTP_APM_E2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[10]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[11]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[12]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[13]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[16]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[17]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[18]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[19]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[20]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[21]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[22]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[23]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[24]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[25]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[26]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[27]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[28]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[29]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_fx_d0/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_fx_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[4]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[5]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[6]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:15s
Action synthesize: CPU time elapsed is 0h:0m:14s
Action synthesize: Process CPU time elapsed is 0h:0m:19s
Current time: Sun Jul 20 00:18:01 2025
Action synthesize: Peak memory pool usage is 382 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:19s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:15s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:20s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Jul 20 00:18:02 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

C: SDC-2025: Clock source 'n:pulse_gen_inst/pulse' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:pulse_gen_inst/pulse_delay' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'frequency_meter'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance cymometer_inst/N57_m2).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_ad_clk in design, driver pin CLKOUT0(instance PLLinst/u_gpll) -> load pin CLK(instance pulse_gen_inst/pulse).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: cymometer_inst/N10_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: cymometer_inst/N33_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: cymometer_inst/N44_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub0.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub1.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub2.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub3.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub4.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub5.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub6.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub7.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub8.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub9.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub10.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub11.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub12.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub13.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub14.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub15.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub16.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub17.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub18.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub19.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub20.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub21.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub22.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub23.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub24.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub25.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub26.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub27.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub28.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub29.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub30.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub31.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub32.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub33.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub34.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub35.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub36.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub37.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub38.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub39.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub40.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub41.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub42.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub43.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub44.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub45.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub46.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub47.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub48.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub49.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub50.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub51.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub52.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub53.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub54.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub55.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub56.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub57.faddsub_1/gateop, insts:31.
I: Infer CARRY group, base inst: cymometer_inst/N64_sub58.faddsub_2/gateop, insts:30.
I: Infer CARRY group, base inst: led_display_driver_inst/u_led_display_selector/N6_1_1/gateop, insts:12.
I: Infer APM group, base inst: cymometer_inst/N57_m1/gopapm, insts:2.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 2        | 240           | 1                  
| FF                    | 188      | 133200        | 1                  
| LUT                   | 2104     | 66600         | 4                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 27       | 300           | 9                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 2        | 32            | 7                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 1        | 6             | 17                 
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.47 sec.

Design 'frequency_meter' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/device_map/frequency_meter.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:9s
Action dev_map: Process CPU time elapsed is 0h:0m:10s
Current time: Sun Jul 20 00:18:12 2025
Action dev_map: Peak memory pool usage is 363 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:30s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:24s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:30s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Jul 20 00:18:12 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led_display_seg[0]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[0]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[1]} LOC=W24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[1]} LOC=W24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[2]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[2]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[3]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[3]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[5]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[5]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[6]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[6]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[7]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[7]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[0]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[1]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[1]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[2]} LOC=Y20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[2]} LOC=Y20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[3]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[3]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[4]} LOC=V23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[4]} LOC=V23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[5]} LOC=W23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[5]} LOC=W23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[6]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[6]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[7]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[7]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {ad_data[0]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[0]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[2]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[2]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[3]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[3]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[4]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[4]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[5]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[5]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[6]} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[6]} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[7]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[7]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance PLLinst/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
First map gop timing takes 1.16 sec
Worst slack after clock region global placement is 907708
Wirelength after clock region global placement is 13441 and checksum is 55ACD6FAD2877F47.
1st GP placement takes 3.78 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_627.
Clock placement takes 0.11 sec.

Wirelength after Pre Global Placement is 13441 and checksum is 55ACD6FAD2877F47.
Pre global placement takes 4.33 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst ad_data_ibuf[0]/opit_1 on IOLHR_16_30.
Placed fixed group with base inst ad_data_ibuf[1]/opit_1 on IOLHR_16_36.
Placed fixed group with base inst ad_data_ibuf[2]/opit_1 on IOLHR_16_264.
Placed fixed group with base inst ad_data_ibuf[3]/opit_1 on IOLHR_16_270.
Placed fixed group with base inst ad_data_ibuf[4]/opit_1 on IOLHR_16_138.
Placed fixed group with base inst ad_data_ibuf[5]/opit_1 on IOLHR_16_144.
Placed fixed group with base inst ad_data_ibuf[6]/opit_1 on IOLHR_16_240.
Placed fixed group with base inst ad_data_ibuf[7]/opit_1 on IOLHR_16_246.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst led_display_seg_obuf[0]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst led_display_seg_obuf[1]/opit_1 on IOLHR_16_228.
Placed fixed group with base inst led_display_seg_obuf[2]/opit_1 on IOLHR_16_72.
Placed fixed group with base inst led_display_seg_obuf[3]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst led_display_seg_obuf[4]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst led_display_seg_obuf[5]/opit_1 on IOLHR_16_222.
Placed fixed group with base inst led_display_seg_obuf[6]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst led_display_seg_obuf[7]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst led_display_sel_obuf[0]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst led_display_sel_obuf[1]/opit_1 on IOLHR_16_216.
Placed fixed group with base inst led_display_sel_obuf[2]/opit_1 on IOLHR_16_102.
Placed fixed group with base inst led_display_sel_obuf[3]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst led_display_sel_obuf[4]/opit_1 on IOLHR_16_186.
Placed fixed group with base inst led_display_sel_obuf[5]/opit_1 on IOLHR_16_180.
Placed fixed group with base inst led_display_sel_obuf[6]/opit_1 on IOLHR_16_204.
Placed fixed group with base inst led_display_sel_obuf[7]/opit_1 on IOLHR_16_210.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance PLLinst/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_627.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.20 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after global placement is 901280
2nd GP placement takes 46.02 sec.

Wirelength after global placement is 26556 and checksum is 774BFD2302BE94BC.
Global placement takes 46.27 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 161 LUT6 in collection, pack success:12
Packing LUT6D takes 0.19 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 25934 and checksum is 87152DC449EDBE4D.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after post global placement is 899840
3rd GP placement takes 46.34 sec.

Wirelength after post global placement is 25349 and checksum is 476581528772EBC6.
Packing LUT6D started.
I: LUT6D pack result: There are 137 LUT6 in collection, pack success:1
Packing LUT6D takes 0.16 sec.
Post global placement takes 46.69 sec.

Phase 4 Legalization started.
The average distance in LP is 0.288228.
Wirelength after legalization is 26770 and checksum is 71463FB880F812A.
Legalization takes 0.08 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 909857.
Replication placement takes 0.11 sec.

Wirelength after replication placement is 26770 and checksum is 71463FB880F812A.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 909857, TNS before detailed placement is 0. 
Worst slack after detailed placement is 909857, TNS after detailed placement is 0. 
Swapping placement takes 0.17 sec.

Wirelength after detailed placement is 26770 and checksum is 71463FB880F812A.
Timing-driven detailed placement takes 0.28 sec.

Worst slack is 909857, TNS after placement is 0.
Placement done.
Total placement takes 98.20 sec.
Finished placement.

Routing started.
Building routing graph takes 2.73 sec.
Worst slack is 909857, TNS before global route is 0.
Processing design graph takes 0.59 sec.
Total memory for routing:
	218.110061 M.
Total nets for routing : 2978.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 193 at the end of iteration 0.
Unrouted nets 140 at the end of iteration 1.
Unrouted nets 81 at the end of iteration 2.
Unrouted nets 54 at the end of iteration 3.
Unrouted nets 24 at the end of iteration 4.
Unrouted nets 15 at the end of iteration 5.
Unrouted nets 10 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 5 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 0 at the end of iteration 12.
Global Routing step 4 processed 265 nets, it takes 0.59 sec.
Global routing takes 0.64 sec.
Total 3762 subnets.
    forward max bucket size 395 , backward 188.
        Unrouted nets 2493 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.453125 sec.
    forward max bucket size 394 , backward 118.
        Unrouted nets 1992 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.343750 sec.
    forward max bucket size 100 , backward 177.
        Unrouted nets 1619 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.250000 sec.
    forward max bucket size 126 , backward 96.
        Unrouted nets 1376 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.234375 sec.
    forward max bucket size 56 , backward 48.
        Unrouted nets 1037 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.187500 sec.
    forward max bucket size 50 , backward 49.
        Unrouted nets 813 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.140625 sec.
    forward max bucket size 58 , backward 58.
        Unrouted nets 552 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.109375 sec.
    forward max bucket size 43 , backward 82.
        Unrouted nets 399 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.078125 sec.
    forward max bucket size 54 , backward 54.
        Unrouted nets 271 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.046875 sec.
    forward max bucket size 39 , backward 35.
        Unrouted nets 187 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.046875 sec.
    forward max bucket size 32 , backward 30.
        Unrouted nets 120 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.031250 sec.
    forward max bucket size 34 , backward 31.
        Unrouted nets 70 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 34 , backward 20.
        Unrouted nets 54 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 34 , backward 20.
        Unrouted nets 38 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 31 , backward 19.
        Unrouted nets 22 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 35 , backward 20.
        Unrouted nets 29 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 17.
        Unrouted nets 17 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 32 , backward 18.
        Unrouted nets 11 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 14.
        Unrouted nets 10 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 39 , backward 18.
        Unrouted nets 7 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 31 , backward 23.
        Unrouted nets 7 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 20.
        Unrouted nets 10 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 21.
        Unrouted nets 10 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 20.
        Unrouted nets 9 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 16.
        Unrouted nets 2 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 8.
        Unrouted nets 0 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
Detailed routing takes 25 iterations
I: Design net led_display_driver_inst/u_led_display_selector/N105 is routed by general path.
C: Route-2036: The clock path from led_display_driver_inst/u_led_display_selector/N105_inv/gateop:L6 to led_display_driver_inst/u_led_display_selector/led_display_seg[5]/opit_0:CLK is routed by SRB.
I: Design net ad_pulse is routed by general path.
C: Route-2036: The clock path from pulse_gen_inst/N0/gateop:L6 to cymometer_inst/N57_m1/gopapm:CLK is routed by SRB.
Detailed routing takes 2.28 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.11 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.92 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used SRB routing arc is 28602.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 8.06 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 2        | 240           | 1                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 357      | 11675         | 4                  
|   FF                        | 142      | 93400         | 1                  
|   LUT                       | 1290     | 46700         | 3                  
|   LUT-FF pairs              | 72       | 46700         | 1                  
| Use of CLMS                 | 211      | 4975          | 5                  
|   FF                        | 46       | 39800         | 1                  
|   LUT                       | 801      | 19900         | 5                  
|   LUT-FF pairs              | 24       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 1        | 6             | 17                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 117      | 10550         | 2                  
| Use of HCKB                 | 4        | 96            | 5                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 27       | 300           | 9                  
|   IOBD                      | 14       | 144           | 10                 
|   IOBS                      | 13       | 156           | 9                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 27       | 300           | 9                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 1        | 24            | 5                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'frequency_meter' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:2m:11s
Action pnr: CPU time elapsed is 0h:2m:5s
Action pnr: Process CPU time elapsed is 0h:2m:13s
Current time: Sun Jul 20 00:20:22 2025
Action pnr: Peak memory pool usage is 1,194 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:41s
Action from compile to pnr: Total CPU time elapsed is 0h:2m:29s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:2m:43s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Jul 20 00:20:23 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'cymometer_inst/N57_m1/gopapm/CLK' (gopAPM.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[17]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[18]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[19]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[20]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[21]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[22]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[23]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[24]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[25]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[26]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[27]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[28]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt[29]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK' (gopLUT6QL5.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[0]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[2]/opit_0_inv_L6Q_perm/CLK' (gopLUT6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_fx_d0/opit_0_inv_L6QQ_perm/CLK' (gopLUT6QQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_fx_d1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[0]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[1]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[2]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[3]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[4]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[5]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'led_display_driver_inst/u_led_display_selector/led_display_seg[6]/opit_0/CLK' (gopLATCH.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[4]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[4]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[8]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[8]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[12]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[12]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[16]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[16]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[20]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[20]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[24]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[24]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[28]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[28]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/fx_cnt_temp[29]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/fx_cnt_temp[29]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[4]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/gate_cnt[4]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[8]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/gate_cnt[8]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'cymometer_inst/gate_cnt[10]/opit_0_inv_AQ_perm/CLK' (Carry.cymometer_inst/gate_cnt[10]/opit_0_inv_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'ad_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_seg[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_display_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:15s
Action report_timing: CPU time elapsed is 0h:0m:12s
Action report_timing: Process CPU time elapsed is 0h:0m:13s
Current time: Sun Jul 20 00:20:38 2025
Action report_timing: Peak memory pool usage is 1,083 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:2m:56s
Action from compile to report_timing: Total CPU time elapsed is 0h:2m:41s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:2m:56s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Jul 20 00:20:38 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.312500 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/generate_bitstream/frequency_meter.sbit"
Generate programming file takes 5.250000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:18s
Action gen_bit_stream: CPU time elapsed is 0h:0m:15s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:15s
Current time: Sun Jul 20 00:20:55 2025
Action gen_bit_stream: Peak memory pool usage is 1,094 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:3m:14s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:2m:56s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:3m:11s
Process "Generate Bitstream" done.
C: Flow-2004: Constraint file modified: "C:/_Project/Pangu/examination/13_frequency_meter/rtl/IO.fdc". 
C: Flow-2004: Constraint file modified: "C:/_Project/Pangu/examination/13_frequency_meter/rtl/IO.fdc". 


Process "Generate Bitstream" started.
Current time: Sun Jul 20 10:07:43 2025
Compiling architecture definition.
Analyzing project file 'C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/frequency_meter.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.265625 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "C:/_Project/Pangu/examination/13_frequency_meter/prj/frequency_meter/generate_bitstream/frequency_meter.sbit"
Generate programming file takes 5.031250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:18s
Action gen_bit_stream: CPU time elapsed is 0h:0m:15s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:15s
Current time: Sun Jul 20 10:08:00 2025
Action gen_bit_stream: Peak memory pool usage is 1,094 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:3m:14s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:2m:56s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:3m:11s
Process "Generate Bitstream" done.
