===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3617 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3025 ( 17.4%)    0.3025 ( 22.2%)  FIR Parser
    1.1324 ( 65.1%)    0.7550 ( 55.4%)  'firrtl.circuit' Pipeline
    0.1400 (  8.1%)    0.0760 (  5.6%)    'firrtl.module' Pipeline
    0.1210 (  7.0%)    0.0656 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0189 (  1.1%)    0.0104 (  0.8%)      LowerCHIRRTL
    0.0142 (  0.8%)    0.0142 (  1.0%)    InferWidths
    0.0620 (  3.6%)    0.0620 (  4.6%)    InferResets
    0.0019 (  0.1%)    0.0019 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0021 (  0.1%)    0.0021 (  0.2%)    PrefixModules
    0.0694 (  4.0%)    0.0694 (  5.1%)    LowerFIRRTLTypes
    0.6595 ( 37.9%)    0.3460 ( 25.4%)    'firrtl.module' Pipeline
    0.0891 (  5.1%)    0.0494 (  3.6%)      ExpandWhens
    0.5703 ( 32.8%)    0.2966 ( 21.8%)      Canonicalizer
    0.0227 (  1.3%)    0.0227 (  1.7%)    Inliner
    0.0319 (  1.8%)    0.0319 (  2.3%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1166 (  6.7%)    0.1166 (  8.6%)    'firrtl.module' Pipeline
    0.1166 (  6.7%)    0.1166 (  8.6%)      Canonicalizer
    0.0104 (  0.6%)    0.0104 (  0.8%)    CreateSiFiveMetadata
    0.0033 (  0.2%)    0.0033 (  0.2%)    EmitOMIR
    0.0006 (  0.0%)    0.0006 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0946 (  5.4%)    0.0946 (  6.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1332 (  7.7%)    0.1332 (  9.8%)  'hw.module' Pipeline
    0.0156 (  0.9%)    0.0156 (  1.1%)    HWCleanup
    0.0310 (  1.8%)    0.0310 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0684 (  3.9%)    0.0684 (  5.0%)    Canonicalizer
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWLegalizeModules
    0.0172 (  1.0%)    0.0172 (  1.3%)    PrettifyVerilog
    0.0751 (  4.3%)    0.0751 (  5.5%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.7392 (100.0%)    1.3617 (100.0%)  Total

{
  totalTime: 1.374,
  maxMemory: 71163904
}
