

================================================================
== Vivado HLS Report for 'relu_40_40_s'
================================================================
* Date:           Mon Dec  2 23:20:58 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.685 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32081|    32081| 0.321 ms | 0.321 ms |  32081|  32081|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    32080|    32080|       802|          -|          -|    40|    no    |
        | + Loop 1.1      |      800|      800|        20|          -|          -|    40|    no    |
        |  ++ Loop 1.1.1  |       18|       18|         6|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    262|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    134|    -|
|Register         |        -|      -|     169|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     235|    635|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |dut_fcmp_32ns_32nfYi_U13  |dut_fcmp_32ns_32nfYi  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln69_1_fu_157_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln69_2_fu_196_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln69_fu_135_p2     |     +    |      0|  0|  12|          12|          12|
    |c_fu_147_p2            |     +    |      0|  0|  15|           6|           1|
    |chan_fu_186_p2         |     +    |      0|  0|  10|           2|           1|
    |r_fu_105_p2            |     +    |      0|  0|  15|           6|           1|
    |sub_ln69_fu_174_p2     |     -    |      0|  0|  19|          14|          14|
    |and_ln57_fu_289_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln61_fu_241_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln57_1_fu_277_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln57_fu_271_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln61_1_fu_229_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln61_fu_223_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln66_fu_99_p2     |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln67_fu_141_p2    |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln68_fu_180_p2    |   icmp   |      0|  0|   8|           2|           2|
    |or_ln57_fu_283_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln61_fu_235_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln57_fu_295_p3  |  select  |      0|  0|  32|           1|          30|
    |select_ln61_fu_247_p3  |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 262|         148|         110|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  47|         10|    1|         10|
    |buffer_r_address0  |  15|          3|   13|         39|
    |c_0_reg_70         |   9|          2|    6|         12|
    |chan_0_reg_81      |   9|          2|    2|          4|
    |grp_fu_92_opcode   |  15|          3|    5|         15|
    |grp_fu_92_p0       |  15|          3|   32|         96|
    |grp_fu_92_p1       |  15|          3|   32|         96|
    |r_0_reg_59         |   9|          2|    6|         12|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 134|         28|   97|        284|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln69_reg_310     |   9|   0|   12|          3|
    |ap_CS_fsm            |   9|   0|    9|          0|
    |buffer_addr_reg_336  |  13|   0|   13|          0|
    |buffer_load_reg_341  |  32|   0|   32|          0|
    |c_0_reg_70           |   6|   0|    6|          0|
    |c_reg_318            |   6|   0|    6|          0|
    |chan_0_reg_81        |   2|   0|    2|          0|
    |chan_reg_331         |   2|   0|    2|          0|
    |r_0_reg_59           |   6|   0|    6|          0|
    |r_reg_305            |   6|   0|    6|          0|
    |select_ln57_reg_355  |  32|   0|   32|          0|
    |select_ln61_reg_348  |  32|   0|   32|          0|
    |sub_ln69_reg_323     |  14|   0|   14|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 169|   0|  172|          3|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_done            | out |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | relu<40, 40> | return value |
|buffer_r_address0  | out |   13|  ap_memory |   buffer_r   |     array    |
|buffer_r_ce0       | out |    1|  ap_memory |   buffer_r   |     array    |
|buffer_r_we0       | out |    1|  ap_memory |   buffer_r   |     array    |
|buffer_r_d0        | out |   32|  ap_memory |   buffer_r   |     array    |
|buffer_r_q0        |  in |   32|  ap_memory |   buffer_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

