package AppleRISCVSoC

object Cfg {
  //val dedicated_mem_addr_gen = true
  val perip_switch_pipeline = true
}
