# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do final_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:40 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers
# -- Compiling architecture reg of registers
# End time: 14:53:40 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:40 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2
# -- Compiling architecture Behave of mux2
# End time: 14:53:40 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:40 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity instruction_memory
# -- Compiling architecture SYN of instruction_memory
# End time: 14:53:40 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:40 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity inc
# -- Compiling architecture SYN of inc
# End time: 14:53:40 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:40 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package components
# End time: 14:53:41 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:41 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity branch_predictor
# -- Compiling architecture BP of branch_predictor
# End time: 14:53:41 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:41 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers1
# -- Compiling architecture reg of registers1
# End time: 14:53:41 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:41 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity update_unit
# -- Compiling architecture UU of update_unit
# End time: 14:53:41 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:41 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity rs_execute
# -- Compiling architecture RS_ex of rs_execute
# End time: 14:53:41 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:41 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity ROB
# -- Compiling architecture files of ROB
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(300): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(301): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(308): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(309): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 14:53:41 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:41 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station_complete
# -- Compiling architecture RS of reservation_station_complete
# End time: 14:53:41 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:41 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station
# -- Compiling architecture RS of reservation_station
# End time: 14:53:41 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:41 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity register_file
# -- Compiling architecture rFile of register_file
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:42 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity para_final
# -- Compiling architecture pfinal of para_final
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:42 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity nand_unit
# -- Compiling architecture nand_arch of nand_unit
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:42 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity multiplexer
# -- Compiling architecture m of multiplexer
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:42 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity lst_unit
# -- Compiling architecture lst_arch of lst_unit
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:42 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode_rf
# -- Compiling architecture fd of fetch_decode_rf
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:42 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode
# -- Compiling architecture fd of fetch_decode
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:42 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch
# -- Compiling architecture fetching of fetch
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:42 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity execute_complete
# -- Compiling architecture ex_comp of execute_complete
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:42 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit_bch
# -- Compiling architecture DU of dispatch_unit_bch
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(82): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(119): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 14:53:42 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:43 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit
# -- Compiling architecture DU of dispatch_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(83): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(110): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(151): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 14:53:43 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:43 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity decode
# -- Compiling architecture DEC of decode
# End time: 14:53:43 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:43 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity complete
# -- Compiling architecture com of complete
# End time: 14:53:43 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:43 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity comparator
# -- Compiling architecture Comp of comparator
# End time: 14:53:43 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:43 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity bch_unit
# -- Compiling architecture bch_arch of bch_unit
# End time: 14:53:43 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:43 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity ARF
# -- Compiling architecture files of ARF
# End time: 14:53:43 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:43 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity alu_unit
# -- Compiling architecture alu_arch of alu_unit
# End time: 14:53:43 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:43 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity allocating_unit
# -- Compiling architecture AU of allocating_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(204): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(216): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(220): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(232): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(236): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(248): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(337): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(344): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(365): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(379): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(439): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(446): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(467): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(481): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(541): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(548): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(569): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(583): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 14:53:43 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 18
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:44 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package components
# -- Compiling entity adds
# -- Compiling architecture files of adds
# End time: 14:53:44 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:44 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity add_unit
# -- Compiling architecture add_arch of add_unit
# End time: 14:53:44 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:44 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity final
# -- Compiling architecture fin of final
# End time: 14:53:44 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:44 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture Behave of testbench
# End time: 14:53:44 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:53:44 on Jun 07,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading ieee.math_real(body)
# Loading work.components
# Loading work.final(fin)
# Loading work.para_final(pfinal)
# Loading work.fetch_decode_rf(fd)
# Loading work.fetch_decode(fd)
# Loading work.fetch(fetching)
# Loading altera_mf.altera_mf_components
# Loading work.instruction_memory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mux2(behave)
# Loading work.inc(syn)
# Loading altera_mf.parallel_add(behaviour)
# Loading work.registers(reg)
# Loading work.registers1(reg)
# Loading work.branch_predictor(bp)
# Loading work.decode(dec)
# Loading ieee.numeric_std(body)
# Loading work.register_file(rfile)
# Loading work.arf(files)
# Loading work.multiplexer(m)
# Loading work.rob(files)
# Loading work.adds(files)
# Loading work.rs_execute(rs_ex)
# Loading work.reservation_station_complete(rs)
# Loading work.allocating_unit(au)
# Loading work.reservation_station(rs)
# Loading work.dispatch_unit(du)
# Loading work.dispatch_unit_bch(du)
# Loading work.update_unit(uu)
# Loading work.comparator(comp)
# Loading work.execute_complete(ex_comp)
# Loading work.alu_unit(alu_arch)
# Loading work.add_unit(add_arch)
# Loading work.nand_unit(nand_arch)
# Loading work.bch_unit(bch_arch)
# Loading work.lst_unit(lst_arch)
# Loading work.complete(com)
# ** Warning: Design size of 18486 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/reg_file/register1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/reg_file/register2
restart
# ** Warning: Design size of 10162 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/PC1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/PC2
restart
# ** Warning: Design size of 10162 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/REG1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/REG2
restart
# ** Warning: Design size of 10162 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/reg_file/regIn1
restart
# ** Warning: Design size of 10162 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
do final_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:46 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers
# -- Compiling architecture reg of registers
# End time: 15:29:46 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:46 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2
# -- Compiling architecture Behave of mux2
# End time: 15:29:46 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:46 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity instruction_memory
# -- Compiling architecture SYN of instruction_memory
# End time: 15:29:46 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:46 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity inc
# -- Compiling architecture SYN of inc
# End time: 15:29:46 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:46 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package components
# End time: 15:29:46 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:46 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity branch_predictor
# -- Compiling architecture BP of branch_predictor
# End time: 15:29:46 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:46 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers1
# -- Compiling architecture reg of registers1
# End time: 15:29:46 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:46 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity update_unit
# -- Compiling architecture UU of update_unit
# End time: 15:29:47 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:47 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity rs_execute
# -- Compiling architecture RS_ex of rs_execute
# End time: 15:29:47 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:47 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity ROB
# -- Compiling architecture files of ROB
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(300): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(301): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(308): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(309): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 15:29:47 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:47 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station_complete
# -- Compiling architecture RS of reservation_station_complete
# End time: 15:29:47 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:47 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station
# -- Compiling architecture RS of reservation_station
# End time: 15:29:47 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:47 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity register_file
# -- Compiling architecture rFile of register_file
# End time: 15:29:47 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:47 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity para_final
# -- Compiling architecture pfinal of para_final
# End time: 15:29:47 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:48 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity nand_unit
# -- Compiling architecture nand_arch of nand_unit
# End time: 15:29:48 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:48 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity multiplexer
# -- Compiling architecture m of multiplexer
# End time: 15:29:48 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:48 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity lst_unit
# -- Compiling architecture lst_arch of lst_unit
# End time: 15:29:48 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:48 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode_rf
# -- Compiling architecture fd of fetch_decode_rf
# End time: 15:29:48 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:48 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode
# -- Compiling architecture fd of fetch_decode
# End time: 15:29:48 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:48 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch
# -- Compiling architecture fetching of fetch
# End time: 15:29:48 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:48 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity execute_complete
# -- Compiling architecture ex_comp of execute_complete
# End time: 15:29:48 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:48 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit_bch
# -- Compiling architecture DU of dispatch_unit_bch
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(82): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(119): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 15:29:48 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:49 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit
# -- Compiling architecture DU of dispatch_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(83): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(110): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(151): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 15:29:49 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:49 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity decode
# -- Compiling architecture DEC of decode
# End time: 15:29:49 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:49 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity complete
# -- Compiling architecture com of complete
# End time: 15:29:49 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:49 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity comparator
# -- Compiling architecture Comp of comparator
# End time: 15:29:49 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:49 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity bch_unit
# -- Compiling architecture bch_arch of bch_unit
# End time: 15:29:49 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:49 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity ARF
# -- Compiling architecture files of ARF
# End time: 15:29:49 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:49 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity alu_unit
# -- Compiling architecture alu_arch of alu_unit
# End time: 15:29:49 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:49 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity allocating_unit
# -- Compiling architecture AU of allocating_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(204): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(216): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(220): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(232): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(236): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(248): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(337): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(344): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(365): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(379): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(439): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(446): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(467): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(481): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(541): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(548): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(569): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(583): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 15:29:49 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 18
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:50 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package components
# -- Compiling entity adds
# -- Compiling architecture files of adds
# End time: 15:29:50 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:50 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity add_unit
# -- Compiling architecture add_arch of add_unit
# End time: 15:29:50 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:50 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity final
# -- Compiling architecture fin of final
# End time: 15:29:50 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:50 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture Behave of testbench
# End time: 15:29:50 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:29:52 on Jun 07,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading ieee.math_real(body)
# Loading work.components
# Loading work.final(fin)
# Loading work.para_final(pfinal)
# Loading work.fetch_decode_rf(fd)
# Loading work.fetch_decode(fd)
# Loading work.fetch(fetching)
# Loading altera_mf.altera_mf_components
# Loading work.instruction_memory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mux2(behave)
# Loading work.inc(syn)
# Loading altera_mf.parallel_add(behaviour)
# Loading work.registers(reg)
# Loading work.registers1(reg)
# Loading work.branch_predictor(bp)
# Loading work.decode(dec)
# Loading ieee.numeric_std(body)
# Loading work.register_file(rfile)
# Loading work.arf(files)
# Loading work.multiplexer(m)
# Loading work.rob(files)
# Loading work.adds(files)
# Loading work.rs_execute(rs_ex)
# Loading work.reservation_station_complete(rs)
# Loading work.allocating_unit(au)
# Loading work.reservation_station(rs)
# Loading work.dispatch_unit(du)
# Loading work.dispatch_unit_bch(du)
# Loading work.update_unit(uu)
# Loading work.comparator(comp)
# Loading work.execute_complete(ex_comp)
# Loading work.alu_unit(alu_arch)
# Loading work.add_unit(add_arch)
# Loading work.nand_unit(nand_arch)
# Loading work.bch_unit(bch_arch)
# Loading work.lst_unit(lst_arch)
# Loading work.complete(com)
# ** Warning: Design size of 18530 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
do final_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:11 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers
# -- Compiling architecture reg of registers
# End time: 15:30:11 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:11 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2
# -- Compiling architecture Behave of mux2
# End time: 15:30:11 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:11 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity instruction_memory
# -- Compiling architecture SYN of instruction_memory
# End time: 15:30:11 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:11 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity inc
# -- Compiling architecture SYN of inc
# End time: 15:30:12 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:12 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package components
# End time: 15:30:12 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:12 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity branch_predictor
# -- Compiling architecture BP of branch_predictor
# End time: 15:30:12 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:12 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers1
# -- Compiling architecture reg of registers1
# End time: 15:30:12 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:12 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity update_unit
# -- Compiling architecture UU of update_unit
# End time: 15:30:12 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:12 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity rs_execute
# -- Compiling architecture RS_ex of rs_execute
# End time: 15:30:12 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:12 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity ROB
# -- Compiling architecture files of ROB
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(300): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(301): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(308): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(309): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 15:30:12 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:12 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station_complete
# -- Compiling architecture RS of reservation_station_complete
# End time: 15:30:12 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:12 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station
# -- Compiling architecture RS of reservation_station
# End time: 15:30:13 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:13 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity register_file
# -- Compiling architecture rFile of register_file
# End time: 15:30:13 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:13 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity para_final
# -- Compiling architecture pfinal of para_final
# End time: 15:30:13 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:13 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity nand_unit
# -- Compiling architecture nand_arch of nand_unit
# End time: 15:30:13 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:13 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity multiplexer
# -- Compiling architecture m of multiplexer
# End time: 15:30:13 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:13 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity lst_unit
# -- Compiling architecture lst_arch of lst_unit
# End time: 15:30:13 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:13 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode_rf
# -- Compiling architecture fd of fetch_decode_rf
# End time: 15:30:13 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:13 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode
# -- Compiling architecture fd of fetch_decode
# End time: 15:30:13 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:13 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch
# -- Compiling architecture fetching of fetch
# End time: 15:30:13 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:13 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity execute_complete
# -- Compiling architecture ex_comp of execute_complete
# End time: 15:30:14 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:14 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit_bch
# -- Compiling architecture DU of dispatch_unit_bch
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(82): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(119): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 15:30:14 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:14 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit
# -- Compiling architecture DU of dispatch_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(83): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(110): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(151): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 15:30:14 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:14 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity decode
# -- Compiling architecture DEC of decode
# End time: 15:30:14 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:14 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity complete
# -- Compiling architecture com of complete
# End time: 15:30:14 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:14 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity comparator
# -- Compiling architecture Comp of comparator
# End time: 15:30:14 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:14 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity bch_unit
# -- Compiling architecture bch_arch of bch_unit
# End time: 15:30:14 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:14 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity ARF
# -- Compiling architecture files of ARF
# End time: 15:30:15 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:15 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity alu_unit
# -- Compiling architecture alu_arch of alu_unit
# End time: 15:30:15 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:15 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity allocating_unit
# -- Compiling architecture AU of allocating_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(204): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(216): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(220): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(232): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(236): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(248): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(337): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(344): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(365): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(379): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(439): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(446): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(467): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(481): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(541): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(548): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(569): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(583): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 15:30:15 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 18
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:15 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package components
# -- Compiling entity adds
# -- Compiling architecture files of adds
# End time: 15:30:15 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:15 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity add_unit
# -- Compiling architecture add_arch of add_unit
# End time: 15:30:15 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:15 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity final
# -- Compiling architecture fin of final
# End time: 15:30:15 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:15 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture Behave of testbench
# End time: 15:30:16 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:30:17 on Jun 07,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading ieee.math_real(body)
# Loading work.components
# Loading work.final(fin)
# Loading work.para_final(pfinal)
# Loading work.fetch_decode_rf(fd)
# Loading work.fetch_decode(fd)
# Loading work.fetch(fetching)
# Loading altera_mf.altera_mf_components
# Loading work.instruction_memory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mux2(behave)
# Loading work.inc(syn)
# Loading altera_mf.parallel_add(behaviour)
# Loading work.registers(reg)
# Loading work.registers1(reg)
# Loading work.branch_predictor(bp)
# Loading work.decode(dec)
# Loading ieee.numeric_std(body)
# Loading work.register_file(rfile)
# Loading work.arf(files)
# Loading work.multiplexer(m)
# Loading work.rob(files)
# Loading work.adds(files)
# Loading work.rs_execute(rs_ex)
# Loading work.reservation_station_complete(rs)
# Loading work.allocating_unit(au)
# Loading work.reservation_station(rs)
# Loading work.dispatch_unit(du)
# Loading work.dispatch_unit_bch(du)
# Loading work.update_unit(uu)
# Loading work.comparator(comp)
# Loading work.execute_complete(ex_comp)
# Loading work.alu_unit(alu_arch)
# Loading work.add_unit(add_arch)
# Loading work.nand_unit(nand_arch)
# Loading work.bch_unit(bch_arch)
# Loading work.lst_unit(lst_arch)
# Loading work.complete(com)
# ** Warning: Design size of 18530 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/reg_file/register1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/reg_file/register2
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/PC1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/PC2
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/REG1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/REG2
restart
# ** Warning: Design size of 10164 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
do final_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:16 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers
# -- Compiling architecture reg of registers
# End time: 16:37:17 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2
# -- Compiling architecture Behave of mux2
# End time: 16:37:17 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity instruction_memory
# -- Compiling architecture SYN of instruction_memory
# End time: 16:37:17 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity inc
# -- Compiling architecture SYN of inc
# End time: 16:37:17 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package components
# End time: 16:37:17 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity branch_predictor
# -- Compiling architecture BP of branch_predictor
# End time: 16:37:17 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers1
# -- Compiling architecture reg of registers1
# End time: 16:37:17 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity update_unit
# -- Compiling architecture UU of update_unit
# End time: 16:37:17 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity rs_execute
# -- Compiling architecture RS_ex of rs_execute
# End time: 16:37:17 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity ROB
# -- Compiling architecture files of ROB
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(300): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(301): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(308): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(309): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 16:37:18 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station_complete
# -- Compiling architecture RS of reservation_station_complete
# End time: 16:37:18 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station
# -- Compiling architecture RS of reservation_station
# End time: 16:37:18 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity register_file
# -- Compiling architecture rFile of register_file
# End time: 16:37:18 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity para_final
# -- Compiling architecture pfinal of para_final
# End time: 16:37:18 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity nand_unit
# -- Compiling architecture nand_arch of nand_unit
# End time: 16:37:18 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity multiplexer
# -- Compiling architecture m of multiplexer
# End time: 16:37:18 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity lst_unit
# -- Compiling architecture lst_arch of lst_unit
# End time: 16:37:19 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode_rf
# -- Compiling architecture fd of fetch_decode_rf
# End time: 16:37:19 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode
# -- Compiling architecture fd of fetch_decode
# End time: 16:37:19 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch
# -- Compiling architecture fetching of fetch
# End time: 16:37:19 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity execute_complete
# -- Compiling architecture ex_comp of execute_complete
# End time: 16:37:19 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit_bch
# -- Compiling architecture DU of dispatch_unit_bch
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(82): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(119): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 16:37:19 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit
# -- Compiling architecture DU of dispatch_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(83): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(110): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(151): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 16:37:19 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity decode
# -- Compiling architecture DEC of decode
# End time: 16:37:19 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity complete
# -- Compiling architecture com of complete
# End time: 16:37:20 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity comparator
# -- Compiling architecture Comp of comparator
# End time: 16:37:20 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity bch_unit
# -- Compiling architecture bch_arch of bch_unit
# End time: 16:37:20 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity ARF
# -- Compiling architecture files of ARF
# End time: 16:37:20 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity alu_unit
# -- Compiling architecture alu_arch of alu_unit
# End time: 16:37:20 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity allocating_unit
# -- Compiling architecture AU of allocating_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(204): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(216): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(220): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(232): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(236): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(248): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(337): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(344): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(365): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(379): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(439): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(446): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(467): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(481): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(541): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(548): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(569): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(583): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 16:37:20 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 18
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package components
# -- Compiling entity adds
# -- Compiling architecture files of adds
# End time: 16:37:20 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity add_unit
# -- Compiling architecture add_arch of add_unit
# End time: 16:37:20 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity final
# -- Compiling architecture fin of final
# End time: 16:37:21 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:21 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture Behave of testbench
# End time: 16:37:21 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:37:23 on Jun 07,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading ieee.math_real(body)
# Loading work.components
# Loading work.final(fin)
# Loading work.para_final(pfinal)
# Loading work.fetch_decode_rf(fd)
# Loading work.fetch_decode(fd)
# Loading work.fetch(fetching)
# Loading altera_mf.altera_mf_components
# Loading work.instruction_memory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mux2(behave)
# Loading work.inc(syn)
# Loading altera_mf.parallel_add(behaviour)
# Loading work.registers(reg)
# Loading work.registers1(reg)
# Loading work.branch_predictor(bp)
# Loading work.decode(dec)
# Loading ieee.numeric_std(body)
# Loading work.register_file(rfile)
# Loading work.arf(files)
# Loading work.multiplexer(m)
# Loading work.rob(files)
# Loading work.adds(files)
# Loading work.rs_execute(rs_ex)
# Loading work.reservation_station_complete(rs)
# Loading work.allocating_unit(au)
# Loading work.reservation_station(rs)
# Loading work.dispatch_unit(du)
# Loading work.dispatch_unit_bch(du)
# Loading work.update_unit(uu)
# Loading work.comparator(comp)
# Loading work.execute_complete(ex_comp)
# Loading work.alu_unit(alu_arch)
# Loading work.add_unit(add_arch)
# Loading work.nand_unit(nand_arch)
# Loading work.bch_unit(bch_arch)
# Loading work.lst_unit(lst_arch)
# Loading work.complete(com)
# ** Warning: Design size of 18534 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/reg_file/register1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/reg_file/register2
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/REG1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/REG2
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/PC1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/PC2
restart
# ** Warning: Design size of 10166 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break key hit
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
do final_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers
# -- Compiling architecture reg of registers
# End time: 17:12:56 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2
# -- Compiling architecture Behave of mux2
# End time: 17:12:56 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity instruction_memory
# -- Compiling architecture SYN of instruction_memory
# End time: 17:12:56 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/inc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity inc
# -- Compiling architecture SYN of inc
# End time: 17:12:56 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling package components
# End time: 17:12:56 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/branch_predictor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity branch_predictor
# -- Compiling architecture BP of branch_predictor
# End time: 17:12:56 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers1
# -- Compiling architecture reg of registers1
# End time: 17:12:56 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity update_unit
# -- Compiling architecture UU of update_unit
# End time: 17:12:56 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:56 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity rs_execute
# -- Compiling architecture RS_ex of rs_execute
# End time: 17:12:57 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:57 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity ROB
# -- Compiling architecture files of ROB
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(300): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(301): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(308): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ROB.vhd(309): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 17:12:57 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:57 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station_complete
# -- Compiling architecture RS of reservation_station_complete
# End time: 17:12:57 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:57 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity reservation_station
# -- Compiling architecture RS of reservation_station
# End time: 17:12:57 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:57 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity register_file
# -- Compiling architecture rFile of register_file
# End time: 17:12:57 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:57 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/para_final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity para_final
# -- Compiling architecture pfinal of para_final
# End time: 17:12:57 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:57 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity nand_unit
# -- Compiling architecture nand_arch of nand_unit
# End time: 17:12:57 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:57 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity multiplexer
# -- Compiling architecture m of multiplexer
# End time: 17:12:57 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:58 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity lst_unit
# -- Compiling architecture lst_arch of lst_unit
# End time: 17:12:58 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:58 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode_rf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode_rf
# -- Compiling architecture fd of fetch_decode_rf
# End time: 17:12:58 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:58 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch_decode
# -- Compiling architecture fd of fetch_decode
# End time: 17:12:58 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:58 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity fetch
# -- Compiling architecture fetching of fetch
# End time: 17:12:58 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:58 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity execute_complete
# -- Compiling architecture ex_comp of execute_complete
# End time: 17:12:58 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:58 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit_bch
# -- Compiling architecture DU of dispatch_unit_bch
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(82): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(119): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 17:12:58 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:58 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity dispatch_unit
# -- Compiling architecture DU of dispatch_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(83): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(110): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(123): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(127): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(131): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(135): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(139): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(143): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(147): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd(151): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 17:12:58 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:58 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity decode
# -- Compiling architecture DEC of decode
# End time: 17:12:58 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:59 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/complete.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity complete
# -- Compiling architecture com of complete
# End time: 17:12:59 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:59 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity comparator
# -- Compiling architecture Comp of comparator
# End time: 17:12:59 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:59 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity bch_unit
# -- Compiling architecture bch_arch of bch_unit
# End time: 17:12:59 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:59 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity ARF
# -- Compiling architecture files of ARF
# End time: 17:12:59 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:59 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity alu_unit
# -- Compiling architecture alu_arch of alu_unit
# End time: 17:12:59 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:59 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package components
# -- Compiling entity allocating_unit
# -- Compiling architecture AU of allocating_unit
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(204): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(216): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(220): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(232): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(236): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(248): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(337): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(344): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(365): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(379): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(439): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(446): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(467): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(481): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(541): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(548): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(569): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# ** Warning: C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd(583): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 17:12:59 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 18
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:59 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package components
# -- Compiling entity adds
# -- Compiling architecture files of adds
# End time: 17:12:59 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:59 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity add_unit
# -- Compiling architecture add_arch of add_unit
# End time: 17:13:00 on Jun 07,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:00 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package components
# -- Compiling entity final
# -- Compiling architecture fin of final
# End time: 17:13:00 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:00 on Jun 07,2017
# vcom -reportprogress 300 -2008 -work work C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Final/../testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture Behave of testbench
# End time: 17:13:00 on Jun 07,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 17:13:02 on Jun 07,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading ieee.math_real(body)
# Loading work.components
# Loading work.final(fin)
# Loading work.para_final(pfinal)
# Loading work.fetch_decode_rf(fd)
# Loading work.fetch_decode(fd)
# Loading work.fetch(fetching)
# Loading altera_mf.altera_mf_components
# Loading work.instruction_memory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mux2(behave)
# Loading work.inc(syn)
# Loading altera_mf.parallel_add(behaviour)
# Loading work.registers(reg)
# Loading work.registers1(reg)
# Loading work.branch_predictor(bp)
# Loading work.decode(dec)
# Loading ieee.numeric_std(body)
# Loading work.register_file(rfile)
# Loading work.arf(files)
# Loading work.multiplexer(m)
# Loading work.rob(files)
# Loading work.adds(files)
# Loading work.rs_execute(rs_ex)
# Loading work.reservation_station_complete(rs)
# Loading work.allocating_unit(au)
# Loading work.reservation_station(rs)
# Loading work.dispatch_unit(du)
# Loading work.dispatch_unit_bch(du)
# Loading work.update_unit(uu)
# Loading work.comparator(comp)
# Loading work.execute_complete(ex_comp)
# Loading work.alu_unit(alu_arch)
# Loading work.add_unit(add_arch)
# Loading work.nand_unit(nand_arch)
# Loading work.bch_unit(bch_arch)
# Loading work.lst_unit(lst_arch)
# Loading work.complete(com)
# ** Warning: Design size of 18580 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/reg_file/register1 \
sim:/testbench/dut/PAR_FIN/F_D_RF/reg_file/register2
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/PC1
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/PC2
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/REG1
add wave -position insertpoint  \
sim:/testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/decode_unt/REG2
restart
# ** Warning: Design size of 10182 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_BCH
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux4
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file/mux1
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/PAR_FIN/F_D_RF/fetch_dec_unit/fetch_unit/mem_map/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/ar_file
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/dut/PAR_FIN/RS_EX/Reserv_Statn/DISPATCH_LST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut/PAR_FIN/F_D_RF/reg_file/reorder
# ** Note: SUCCESS, all tests passed.
#    Time: 1030 ns  Iteration: 0  Instance: /testbench
# End time: 17:18:30 on Jun 07,2017, Elapsed time: 0:05:28
# Errors: 0, Warnings: 252
