Analysis & Synthesis report for testaudio_DE1SoC
Thu Aug 31 21:13:56 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |testaudio_DE1SoC|AD7928_cyclic:inst4|ep
 10. State Machine - |testaudio_DE1SoC|au_out:inst3|ep
 11. State Machine - |testaudio_DE1SoC|au_in:inst2|ep
 12. State Machine - |testaudio_DE1SoC|au_setup:inst1|ep
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: au_setup:inst1
 18. Parameter Settings for User Entity Instance: AD7928_cyclic:inst4
 19. Port Connectivity Checks: "distortion:inst5"
 20. Port Connectivity Checks: "AD7928_cyclic:inst4"
 21. Port Connectivity Checks: "au_out:inst3"
 22. Port Connectivity Checks: "au_in:inst2"
 23. Port Connectivity Checks: "au_setup:inst1"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 31 21:13:56 2017           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; testaudio_DE1SoC                                ;
; Top-level Entity Name           ; testaudio_DE1SoC                                ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 153                                             ;
; Total pins                      ; 76                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; testaudio_DE1SoC   ; testaudio_DE1SoC   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                       ;
+----------------------------------+-----------------+-----------------+---------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------+---------+
; distortion.vhd                   ; yes             ; User VHDL File  ; C:/altera/TFG_Stompbox/distortion.vhd       ;         ;
; booster.vhd                      ; yes             ; User VHDL File  ; C:/altera/TFG_Stompbox/booster.vhd          ;         ;
; AD7928_cyclic.vhd                ; yes             ; User VHDL File  ; C:/altera/TFG_Stompbox/AD7928_cyclic.vhd    ;         ;
; testaudio_DE1SoC.vhd             ; yes             ; User VHDL File  ; C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd ;         ;
; au_setup.vhd                     ; yes             ; User VHDL File  ; C:/altera/TFG_Stompbox/au_setup.vhd         ;         ;
; au_out.vhd                       ; yes             ; User VHDL File  ; C:/altera/TFG_Stompbox/au_out.vhd           ;         ;
; au_in.vhd                        ; yes             ; User VHDL File  ; C:/altera/TFG_Stompbox/au_in.vhd            ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 121          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 166          ;
;     -- 7 input functions                    ; 2            ;
;     -- 6 input functions                    ; 44           ;
;     -- 5 input functions                    ; 24           ;
;     -- 4 input functions                    ; 20           ;
;     -- <=3 input functions                  ; 76           ;
;                                             ;              ;
; Dedicated logic registers                   ; 153          ;
;                                             ;              ;
; I/O pins                                    ; 76           ;
;                                             ;              ;
; Total DSP Blocks                            ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 153          ;
; Total fan-out                               ; 1370         ;
; Average fan-out                             ; 2.90         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                 ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                           ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------+--------------+
; |testaudio_DE1SoC          ; 166 (0)           ; 153 (0)      ; 0                 ; 1          ; 76   ; 0            ; |testaudio_DE1SoC                             ; work         ;
;    |AD7928_cyclic:inst4|   ; 39 (39)           ; 71 (71)      ; 0                 ; 0          ; 0    ; 0            ; |testaudio_DE1SoC|AD7928_cyclic:inst4         ; work         ;
;    |au_in:inst2|           ; 11 (11)           ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |testaudio_DE1SoC|au_in:inst2                 ; work         ;
;    |au_out:inst3|          ; 15 (15)           ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |testaudio_DE1SoC|au_out:inst3                ; work         ;
;    |au_setup:inst1|        ; 47 (47)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |testaudio_DE1SoC|au_setup:inst1              ; work         ;
;    |distortion:inst5|      ; 54 (54)           ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |testaudio_DE1SoC|distortion:inst5            ; work         ;
;       |booster:s1|         ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |testaudio_DE1SoC|distortion:inst5|booster:s1 ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 18x18                 ; 1           ;
; Total number of DSP blocks        ; 1           ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 1           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |testaudio_DE1SoC|AD7928_cyclic:inst4|ep                          ;
+-----------+-----------+---------+--------+--------+---------+----------+----------+
; Name      ; ep.sready ; ep.save ; ep.rd1 ; ep.rd0 ; ep.idle ; ep.conf1 ; ep.conf0 ;
+-----------+-----------+---------+--------+--------+---------+----------+----------+
; ep.conf0  ; 0         ; 0       ; 0      ; 0      ; 0       ; 0        ; 0        ;
; ep.conf1  ; 0         ; 0       ; 0      ; 0      ; 0       ; 1        ; 1        ;
; ep.idle   ; 0         ; 0       ; 0      ; 0      ; 1       ; 0        ; 1        ;
; ep.rd0    ; 0         ; 0       ; 0      ; 1      ; 0       ; 0        ; 1        ;
; ep.rd1    ; 0         ; 0       ; 1      ; 0      ; 0       ; 0        ; 1        ;
; ep.save   ; 0         ; 1       ; 0      ; 0      ; 0       ; 0        ; 1        ;
; ep.sready ; 1         ; 0       ; 0      ; 0      ; 0       ; 0        ; 1        ;
+-----------+-----------+---------+--------+--------+---------+----------+----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |testaudio_DE1SoC|au_out:inst3|ep             ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |testaudio_DE1SoC|au_in:inst2|ep      ;
+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |testaudio_DE1SoC|au_setup:inst1|ep   ;
+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+---------------------------------------+-------------------------------------------+
; Register name                         ; Reason for Removal                        ;
+---------------------------------------+-------------------------------------------+
; AD7928_cyclic:inst4|sclk_cycle        ; Stuck at GND due to stuck port data_in    ;
; au_out:inst3|bclks                    ; Merged with au_in:inst2|bclks             ;
; au_setup:inst1|cclkdiv[0]             ; Merged with AD7928_cyclic:inst4|clkdiv[0] ;
; Total Number of Removed Registers = 3 ;                                           ;
+---------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 153   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 153   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 85    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; au_setup:inst1|ctmp[7]                 ; 15      ;
; au_setup:inst1|sdat                    ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |testaudio_DE1SoC|AD7928_cyclic:inst4|sr_din[11]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |testaudio_DE1SoC|AD7928_cyclic:inst4|sr_din[5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |testaudio_DE1SoC|au_out:inst3|srdato[7]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |testaudio_DE1SoC|au_setup:inst1|caddr[2]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |testaudio_DE1SoC|au_setup:inst1|cbits[2]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |testaudio_DE1SoC|au_setup:inst1|ctmp[0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |testaudio_DE1SoC|distortion:inst5|signal_dist[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: au_setup:inst1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; sample_rate    ; 3     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD7928_cyclic:inst4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; ch_number      ; 3     ; Signed Integer                          ;
; clk_divbit     ; 11    ; Signed Integer                          ;
; sample_cycles  ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "distortion:inst5"       ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; dist_pos[15..11] ; Input ; Info     ; Stuck at GND ;
; dist_pos[2..0]   ; Input ; Info     ; Stuck at GND ;
; gain[15..11]     ; Input ; Info     ; Stuck at GND ;
; gain[2..0]       ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AD7928_cyclic:inst4"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ch0[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch1[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch3       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch4       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch5       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch6       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch7       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "au_out:inst3"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "au_in:inst2"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "au_setup:inst1" ;
+---------+-------+----------+---------------+
; Port    ; Type  ; Severity ; Details       ;
+---------+-------+----------+---------------+
; mic_lin ; Input ; Info     ; Stuck at GND  ;
+---------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 153                         ;
;     CLR               ; 65                          ;
;     CLR SCLR          ; 2                           ;
;     CLR SLD           ; 1                           ;
;     ENA CLR           ; 54                          ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA CLR SLD       ; 24                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 170                         ;
;     arith             ; 29                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 139                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 24                          ;
;         6 data inputs ; 44                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 76                          ;
;                       ;                             ;
; Max LUT depth         ; 4.80                        ;
; Average LUT depth     ; 2.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Thu Aug 31 21:13:34 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file overdrive.vhd
    Info (12022): Found design unit 1: overdrive-a File: C:/altera/TFG_Stompbox/overdrive.vhd Line: 28
    Info (12023): Found entity 1: overdrive File: C:/altera/TFG_Stompbox/overdrive.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file tremolo.vhd
    Info (12022): Found design unit 1: tremolo-a File: C:/altera/TFG_Stompbox/tremolo.vhd Line: 33
    Info (12023): Found entity 1: tremolo File: C:/altera/TFG_Stompbox/tremolo.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file distortion.vhd
    Info (12022): Found design unit 1: distortion-a File: C:/altera/TFG_Stompbox/distortion.vhd Line: 28
    Info (12023): Found entity 1: distortion File: C:/altera/TFG_Stompbox/distortion.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file booster.vhd
    Info (12022): Found design unit 1: booster-a File: C:/altera/TFG_Stompbox/booster.vhd Line: 27
    Info (12023): Found entity 1: booster File: C:/altera/TFG_Stompbox/booster.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file ad7928_cyclic.vhd
    Info (12022): Found design unit 1: AD7928_cyclic-a File: C:/altera/TFG_Stompbox/AD7928_cyclic.vhd Line: 43
    Info (12023): Found entity 1: AD7928_cyclic File: C:/altera/TFG_Stompbox/AD7928_cyclic.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file testaudio_de1soc.vhd
    Info (12022): Found design unit 1: testaudio_DE1SoC-a File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 34
    Info (12023): Found entity 1: testaudio_DE1SoC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file au_setup.vhd
    Info (12022): Found design unit 1: au_setup-a File: C:/altera/TFG_Stompbox/au_setup.vhd Line: 25
    Info (12023): Found entity 1: au_setup File: C:/altera/TFG_Stompbox/au_setup.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file au_out.vhd
    Info (12022): Found design unit 1: au_out-a File: C:/altera/TFG_Stompbox/au_out.vhd Line: 25
    Info (12023): Found entity 1: au_out File: C:/altera/TFG_Stompbox/au_out.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file au_in.vhd
    Info (12022): Found design unit 1: au_in-a File: C:/altera/TFG_Stompbox/au_in.vhd Line: 26
    Info (12023): Found entity 1: au_in File: C:/altera/TFG_Stompbox/au_in.vhd Line: 16
Info (12127): Elaborating entity "testaudio_DE1SoC" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(134): object "in_ready" assigned a value but never read File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(135): object "out_ready" assigned a value but never read File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 135
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(145): object "ready" assigned a value but never read File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(148): object "velocidad" assigned a value but never read File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 148
Warning (10036): Verilog HDL or VHDL warning at testaudio_DE1SoC.vhd(148): object "ataque" assigned a value but never read File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 148
Info (12128): Elaborating entity "au_setup" for hierarchy "au_setup:inst1" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 155
Info (12128): Elaborating entity "au_in" for hierarchy "au_in:inst2" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 164
Info (12128): Elaborating entity "au_out" for hierarchy "au_out:inst3" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 173
Info (12128): Elaborating entity "AD7928_cyclic" for hierarchy "AD7928_cyclic:inst4" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 183
Info (12128): Elaborating entity "distortion" for hierarchy "distortion:inst5" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 220
Warning (10492): VHDL Process Statement warning at distortion.vhd(44): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera/TFG_Stompbox/distortion.vhd Line: 44
Warning (10492): VHDL Process Statement warning at distortion.vhd(45): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera/TFG_Stompbox/distortion.vhd Line: 45
Warning (10492): VHDL Process Statement warning at distortion.vhd(48): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera/TFG_Stompbox/distortion.vhd Line: 48
Warning (10492): VHDL Process Statement warning at distortion.vhd(51): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera/TFG_Stompbox/distortion.vhd Line: 51
Warning (10492): VHDL Process Statement warning at distortion.vhd(54): signal "sample_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera/TFG_Stompbox/distortion.vhd Line: 54
Info (12128): Elaborating entity "booster" for hierarchy "distortion:inst5|booster:s1" File: C:/altera/TFG_Stompbox/distortion.vhd Line: 61
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 20
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 20
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 26
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 26
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 26
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 26
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 26
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 26
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 26
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 27
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 27
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 27
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 27
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 27
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 27
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 27
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 28
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 28
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 28
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 28
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 28
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 28
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 28
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 29
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 29
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 29
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 29
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 29
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 29
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 29
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 30
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 30
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 30
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 30
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 30
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 30
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 30
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 31
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 31
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 31
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 31
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 31
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 31
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd Line: 19
Info (21057): Implemented 317 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 58 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 240 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 912 megabytes
    Info: Processing ended: Thu Aug 31 21:13:56 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:32


