---
title: "FreeBSD/ia64 Project -- references"
sidenav: developers
--- 

= FreeBSD/ia64 Project -- references

== References

This page contains a collection of links to relevant reference material.

=== Architecture

* Intel Software Developer's Manual, revision 2.1
** https://people.FreeBSD.org/~marcel/refs/ia64/sdm-2.1/245317.pdf[Volume 1: Application Architecture (pdf)]
** https://people.FreeBSD.org/~marcel/refs/ia64/sdm-2.1/245318.pdf[Volume 2: System Architecture (pdf)]
** https://people.FreeBSD.org/~marcel/refs/ia64/sdm-2.1/245319.pdf[Volume 3: Instruction Set Reference (pdf)]
** https://people.FreeBSD.org/~marcel/refs/ia64/sdm-2.1/24869909.pdf[Specification Update (pdf)]
* Intel Software Developer's Manual, revision 2.2
** https://people.FreeBSD.org/~marcel/refs/ia64/sdm-2.2/24531705.pdf[Volume 1: Application Architecture (pdf)]
** https://people.FreeBSD.org/~marcel/refs/ia64/sdm-2.2/24531805.pdf[Volume 2: System Architecture (pdf)]
** https://people.FreeBSD.org/~marcel/refs/ia64/sdm-2.2/24531905.pdf[Volume 3: Instruction Set Reference (pdf)]

=== Processor Implementations

* Itanium (Merced)
** https://people.FreeBSD.org/~marcel/refs/ia64/itanium/24532003.pdf[Processor Reference Manual (pdf)]
* Itanium 2 (McKinley, Madison, Madison II)
** https://people.FreeBSD.org/~marcel/refs/ia64/itanium2/25111003.pdf[Processor Reference Manual (pdf)]

=== Chipset

* http://developer.intel.com/design/archives/itanium/downloads/248703.htm[Intel 460GX Chipset Datasheet]
* http://developer.intel.com/design/archives/itanium/downloads/248704.htm[Intel 460GX Chipset System Software Developer's Manual]
* Intel E8870 Chipset Datasheets
** http://developer.intel.com/design/chipsets/datashts/251111.htm[Intel E8870IO Server I/O Hub (SIOH)]
** http://developer.intel.com/design/chipsets/datashts/251112.htm[Intel E8870 Scalable Node Controller (SNC)]
** http://developer.intel.com/design/chipsets/datashts/251113.htm[Intel E8870DH DDR Memory Hub (DMH)]
** http://developer.intel.com/design/chipsets/datashts/252034.htm[Intel E8870SP Scalability Port Switch (SPS)]
** http://developer.intel.com/design/chipsets/e7500/datashts/290732.htm[Intel 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2)]
** http://developer.intel.com/design/chipsets/datashts/290744.htm[Intel 82801DB I/O Controller Hub 4 (ICH4)]
* Hewlett-Packard zx1
** http://h21007.www2.hp.com/dspp/files/unprotected/linux/zx1-ioa-mercury_ers.pdf[zx1 ioa reference specification]
** http://h21007.www2.hp.com/dspp/files/unprotected/linux/zx1-mio.pdf[zx1 memory and I/O (mio) reference specification]

=== Runtime

* http://developer.intel.com/design/itanium/downloads/245358.htm[Software Conventions & Runtime Architecture Guide]
* http://developer.intel.com/design/itanium/downloads/245370.htm[Processor-specific Application Binary Interface (ABI)]
