<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cond236_fu_100_p2" SOURCE="" VARIABLE="cond236" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_fu_106_p2" SOURCE="seq_align_multiple.cpp:78" VARIABLE="icmp_ln78" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_112_p2" SOURCE="seq_align_multiple.cpp:78" VARIABLE="add_ln78_1" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_121_p2" SOURCE="seq_align_multiple.cpp:78" VARIABLE="add_ln78" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln79_fu_127_p2" SOURCE="seq_align_multiple.cpp:79" VARIABLE="icmp_ln79" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_fu_133_p3" SOURCE="seq_align_multiple.cpp:78" VARIABLE="select_ln78" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_1_fu_141_p3" SOURCE="seq_align_multiple.cpp:78" VARIABLE="select_ln78_1" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cond236_mid1_fu_171_p2" SOURCE="seq_align_multiple.cpp:78" VARIABLE="cond236_mid1" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_2_fu_177_p3" SOURCE="seq_align_multiple.cpp:78" VARIABLE="select_ln78_2" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_189_p2" SOURCE="seq_align_multiple.cpp:81" VARIABLE="add_ln81" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_200_p2" SOURCE="seq_align_multiple.cpp:79" VARIABLE="add_ln79" MODULE="seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2" LOOP="VITIS_LOOP_78_1_VITIS_LOOP_79_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln85_fu_951_p2" SOURCE="seq_align_multiple.cpp:85" VARIABLE="icmp_ln85" MODULE="seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_957_p2" SOURCE="seq_align_multiple.cpp:85" VARIABLE="add_ln85_1" MODULE="seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_969_p2" SOURCE="seq_align_multiple.cpp:85" VARIABLE="add_ln85" MODULE="seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln86_fu_975_p2" SOURCE="seq_align_multiple.cpp:86" VARIABLE="icmp_ln86" MODULE="seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_fu_981_p3" SOURCE="seq_align_multiple.cpp:85" VARIABLE="select_ln85" MODULE="seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_1_fu_989_p3" SOURCE="seq_align_multiple.cpp:85" VARIABLE="select_ln85_1" MODULE="seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_1316_p2" SOURCE="seq_align_multiple.cpp:86" VARIABLE="add_ln86" MODULE="seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3" LOOP="local_dpmem_loop_VITIS_LOOP_86_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln92_fu_951_p2" SOURCE="seq_align_multiple.cpp:92" VARIABLE="icmp_ln92" MODULE="seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_957_p2" SOURCE="seq_align_multiple.cpp:92" VARIABLE="add_ln92_1" MODULE="seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_969_p2" SOURCE="seq_align_multiple.cpp:92" VARIABLE="add_ln92" MODULE="seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln93_fu_975_p2" SOURCE="seq_align_multiple.cpp:93" VARIABLE="icmp_ln93" MODULE="seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_981_p3" SOURCE="seq_align_multiple.cpp:92" VARIABLE="select_ln92" MODULE="seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_1_fu_989_p3" SOURCE="seq_align_multiple.cpp:92" VARIABLE="select_ln92_1" MODULE="seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_1320_p2" SOURCE="seq_align_multiple.cpp:93" VARIABLE="add_ln93" MODULE="seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4" LOOP="local_Ixmem_loop_VITIS_LOOP_93_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln100_fu_74_p2" SOURCE="seq_align_multiple.cpp:100" VARIABLE="icmp_ln100" MODULE="seq_align_Pipeline_VITIS_LOOP_100_5" LOOP="VITIS_LOOP_100_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_80_p2" SOURCE="seq_align_multiple.cpp:100" VARIABLE="add_ln100" MODULE="seq_align_Pipeline_VITIS_LOOP_100_5" LOOP="VITIS_LOOP_100_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln117_fu_351_p2" SOURCE="seq_align_multiple.cpp:117" VARIABLE="icmp_ln117" MODULE="seq_align_Pipeline_VITIS_LOOP_117_6" LOOP="VITIS_LOOP_117_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_357_p2" SOURCE="seq_align_multiple.cpp:117" VARIABLE="add_ln117" MODULE="seq_align_Pipeline_VITIS_LOOP_117_6" LOOP="VITIS_LOOP_117_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln127_fu_6997_p2" SOURCE="seq_align_multiple.cpp:127" VARIABLE="icmp_ln127" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_7003_p2" SOURCE="seq_align_multiple.cpp:127" VARIABLE="add_ln127_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_7015_p2" SOURCE="seq_align_multiple.cpp:127" VARIABLE="add_ln127" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln129_fu_7021_p2" SOURCE="seq_align_multiple.cpp:129" VARIABLE="icmp_ln129" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_fu_7027_p3" SOURCE="seq_align_multiple.cpp:66" VARIABLE="select_ln66" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln66_1_fu_7035_p3" SOURCE="seq_align_multiple.cpp:66" VARIABLE="select_ln66_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln133_fu_7083_p2" SOURCE="seq_align_multiple.cpp:133" VARIABLE="icmp_ln133" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_7089_p2" SOURCE="seq_align_multiple.cpp:135" VARIABLE="add_ln135" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp169_fu_8000_p2" SOURCE="seq_align_multiple.cpp:66" VARIABLE="cmp169" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_1_fu_9178_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="up_prev_V_1_fu_9185_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="up_prev_V_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_2_fu_10853_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_29_fu_10860_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_3_fu_11040_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_30_fu_11047_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_4_fu_11227_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_31_fu_11234_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_31" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_5_fu_11580_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_32_fu_11587_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_32" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_6_fu_11594_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_33_fu_11601_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_33" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_7_fu_11608_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_34_fu_11615_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_34" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_8_fu_11622_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_35_fu_11629_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_35" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_9_fu_11636_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_36_fu_11643_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_36" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_10_fu_11650_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_37_fu_11657_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_37" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_11_fu_11664_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_38_fu_11671_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_38" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_12_fu_11678_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_39_fu_11685_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_39" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_13_fu_11692_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_40_fu_11699_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_40" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_14_fu_11706_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_41_fu_11713_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_41" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_15_fu_11720_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_42_fu_11727_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_42" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_249_fu_11734_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="dp_mem_249" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_43_fu_11741_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_43" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_17_fu_11748_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="up_prev_V_17_fu_11755_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="up_prev_V_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_18_fu_11762_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_fu_11769_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_19_fu_11776_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_16_fu_11783_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_20_fu_11790_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_17_fu_11797_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_21_fu_11804_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_18_fu_11811_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_22_fu_11818_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_19_fu_11825_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_23_fu_11832_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_20_fu_11839_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_24_fu_11846_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_21_fu_11853_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_25_fu_11860_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_22_fu_11867_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_26_fu_11874_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_23_fu_11881_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_27_fu_11888_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_24_fu_11895_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_28_fu_11902_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_25_fu_11909_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_29_fu_11916_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_26_fu_11923_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_30_fu_11930_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="diag_prev_V_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_27_fu_11937_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_250_fu_11944_p3" SOURCE="seq_align_multiple.cpp:142" VARIABLE="dp_mem_250" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="left_prev_V_28_fu_11951_p3" SOURCE="seq_align_multiple.cpp:143" VARIABLE="left_prev_V_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="diag_prev_V_fu_8005_p3" SOURCE="seq_align_multiple.cpp:151" VARIABLE="diag_prev_V" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp332_fu_8042_p2" SOURCE="seq_align_multiple.cpp:66" VARIABLE="cmp332" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_8047_p2" SOURCE="seq_align_multiple.cpp:129" VARIABLE="empty" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U147" SOURCE="seq_align_multiple.cpp:66" VARIABLE="local_ref_val_V" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_9235_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_1_fu_9241_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_fu_9247_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_2_fu_8056_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_3_fu_8062_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_fu_9254_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_63_fu_9260_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_63" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_1_fu_9268_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_61_fu_9272_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_61" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_fu_9279_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_1_fu_9285_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_4_fu_9293_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_2_fu_9298_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_fu_9304_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_3_fu_9312_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_9318_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_185_fu_9338_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_185" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_8083_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_30_fu_7112_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_fu_7128_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U148" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_5_fu_10873_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_6_fu_10879_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_2_fu_10885_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_7_fu_9441_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_8_fu_9447_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_3_fu_9453_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_4_fu_10892_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_64_fu_10898_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_64" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_5_fu_9460_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_63_fu_9466_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_63" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_1_fu_9474_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_4_fu_9480_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_9_fu_9488_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_6_fu_10906_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_1_fu_10911_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_7_fu_10918_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_10923_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_187_fu_10942_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_187" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_64_fu_10950_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_64" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_65_fu_10956_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_65" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_188_fu_10963_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_188" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_1_fu_8118_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_31_fu_7134_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_31" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_1_fu_7150_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_1" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U149" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_10_fu_11060_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_11_fu_11066_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_5_fu_11072_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_12_fu_10974_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_6_fu_10980_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_8_fu_11079_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_66_fu_11085_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_66" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_9_fu_10987_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_65_fu_10993_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_65" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_2_fu_9531_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_7_fu_11001_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_13_fu_11008_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_10_fu_11093_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_2_fu_11098_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_11_fu_11105_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_2_fu_11110_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_189_fu_11129_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_189" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_66_fu_11137_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_66" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_67_fu_11143_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_67" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_190_fu_11150_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_190" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_2_fu_8153_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_32_fu_7156_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_32" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_2_fu_7172_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_2" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U150" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_14_fu_11247_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_15_fu_11253_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_8_fu_11259_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_16_fu_11161_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_9_fu_11167_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_12_fu_11266_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_68_fu_11272_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_68" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_13_fu_11174_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_67_fu_11180_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_67" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_3_fu_9574_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_10_fu_11188_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_17_fu_11195_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_14_fu_11280_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_3_fu_11285_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_15_fu_11292_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_3_fu_11297_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_191_fu_11316_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_191" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_68_fu_11324_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_68" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_69_fu_11330_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_69" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_192_fu_11337_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_192" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_3_fu_8188_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_33_fu_7178_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_33" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_3_fu_7194_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_3" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U151" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_18_fu_12032_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_19_fu_12038_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_11_fu_12044_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_20_fu_11348_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_12_fu_11354_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_16_fu_12051_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_70_fu_12057_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_70" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_17_fu_11361_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_69_fu_11367_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_69" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_4_fu_9617_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_13_fu_11375_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_21_fu_11382_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_18_fu_12065_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_4_fu_12070_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_19_fu_12077_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_4_fu_12082_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_193_fu_12101_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_193" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_70_fu_12109_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_70" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_71_fu_12115_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_71" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_194_fu_12122_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_194" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_4_fu_8223_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_34_fu_7200_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_34" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_4_fu_7216_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_4" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U152" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_22_fu_12133_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_23_fu_12139_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_14_fu_12145_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_24_fu_12152_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_15_fu_12158_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_20_fu_12165_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_72_fu_12171_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_72" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_21_fu_12179_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_71_fu_12185_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_71" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_5_fu_9660_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_16_fu_12193_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_25_fu_12200_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_22_fu_12206_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_5_fu_12212_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_23_fu_12220_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_5_fu_12226_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_195_fu_12246_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_195" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_72_fu_12254_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_72" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_73_fu_12261_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_73" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_196_fu_12268_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_196" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_5_fu_8258_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_35_fu_7222_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_35" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_5_fu_7238_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_5" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U153" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_26_fu_12279_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_27_fu_12285_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_17_fu_12291_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_28_fu_12298_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_18_fu_12304_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_24_fu_12311_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_74_fu_12317_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_74" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_25_fu_12325_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_73_fu_12331_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_73" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_6_fu_9703_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_19_fu_12339_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_29_fu_12346_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_26_fu_12352_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_6_fu_12358_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_27_fu_12366_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_6_fu_12372_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_197_fu_12392_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_197" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_74_fu_12400_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_74" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_75_fu_12407_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_75" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_198_fu_12414_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_198" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_6_fu_8293_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_36_fu_7244_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_36" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_6_fu_7260_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_6" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U154" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_30_fu_12425_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_31_fu_12431_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_31" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_20_fu_12437_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_32_fu_12444_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_32" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_21_fu_12450_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_28_fu_12457_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_76_fu_12463_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_76" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_29_fu_12471_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_75_fu_12477_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_75" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_7_fu_9746_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_22_fu_12485_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_33_fu_12492_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_33" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_30_fu_12498_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_7_fu_12504_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_31_fu_12512_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_31" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_7_fu_12518_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_199_fu_12538_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_199" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_76_fu_12546_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_76" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_77_fu_12553_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_77" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_200_fu_12560_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_200" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_7_fu_8328_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_37_fu_7266_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_37" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_7_fu_7282_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_7" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U155" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_34_fu_12571_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_34" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_35_fu_12577_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_35" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_23_fu_12583_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_36_fu_12590_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_36" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_24_fu_12596_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_32_fu_12603_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_32" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_78_fu_12609_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_78" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_33_fu_12617_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_33" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_77_fu_12623_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_77" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_8_fu_9789_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_25_fu_12631_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_37_fu_12638_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_37" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_34_fu_12644_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_34" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_8_fu_12650_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_35_fu_12658_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_35" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_8_fu_12664_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_201_fu_12684_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_201" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_78_fu_12692_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_78" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_79_fu_12699_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_79" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_202_fu_12706_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_202" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_8_fu_8363_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_38_fu_7288_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_38" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_8_fu_7304_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_8" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U156" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_38_fu_12717_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_38" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_39_fu_12723_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_39" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_26_fu_12729_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_40_fu_12736_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_40" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_27_fu_12742_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_36_fu_12749_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_36" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_80_fu_12755_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_80" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_37_fu_12763_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_37" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_79_fu_12769_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_79" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_9_fu_9832_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_28_fu_12777_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_41_fu_12784_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_41" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_38_fu_12790_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_38" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_9_fu_12796_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_39_fu_12804_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_39" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_9_fu_12810_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_203_fu_12830_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_203" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_80_fu_12838_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_80" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_81_fu_12845_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_81" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_204_fu_12852_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_204" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_9_fu_8398_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_39_fu_7310_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_39" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_9_fu_7326_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_9" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U157" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_42_fu_12863_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_42" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_43_fu_12869_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_43" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_29_fu_12875_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_44_fu_12882_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_44" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_30_fu_12888_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_40_fu_12895_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_40" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_82_fu_12901_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_82" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_41_fu_12909_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_41" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_81_fu_12915_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_81" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_10_fu_9875_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_31_fu_12923_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_31" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_45_fu_12930_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_45" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_42_fu_12936_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_42" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_10_fu_12942_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_43_fu_12950_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_43" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_10_fu_12956_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_205_fu_12976_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_205" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_82_fu_12984_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_82" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_83_fu_12991_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_83" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_206_fu_12998_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_206" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_10_fu_8433_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_40_fu_7332_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_40" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_10_fu_7348_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_10" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U158" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_46_fu_13009_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_46" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_47_fu_13015_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_47" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_32_fu_13021_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_32" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_48_fu_13028_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_48" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_33_fu_13034_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_33" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_44_fu_13041_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_44" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_84_fu_13047_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_84" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_45_fu_13055_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_45" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_83_fu_13061_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_83" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_11_fu_9918_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_34_fu_13069_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_34" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_49_fu_13076_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_49" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_46_fu_13082_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_46" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_11_fu_13088_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_47_fu_13096_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_47" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_11_fu_13102_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_207_fu_13122_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_207" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_84_fu_13130_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_84" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_85_fu_13137_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_85" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_208_fu_13144_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_208" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_11_fu_8468_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_41_fu_7354_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_41" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_11_fu_7370_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_11" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U159" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_50_fu_13155_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_50" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_51_fu_13161_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_51" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_35_fu_13167_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_35" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_52_fu_13174_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_52" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_36_fu_13180_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_36" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_48_fu_13187_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_48" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_86_fu_13193_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_86" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_49_fu_13201_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_49" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_85_fu_13207_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_85" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_12_fu_9961_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_37_fu_13215_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_37" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_53_fu_13222_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_53" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_50_fu_13228_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_50" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_12_fu_13234_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_51_fu_13242_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_51" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_12_fu_13248_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_209_fu_13268_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_209" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_86_fu_13276_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_86" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_87_fu_13283_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_87" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_210_fu_13290_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_210" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_12_fu_8503_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_42_fu_7376_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_42" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_12_fu_7392_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_12" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U160" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_54_fu_13301_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_54" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_55_fu_13307_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_55" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_38_fu_13313_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_38" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_56_fu_13320_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_56" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_39_fu_13326_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_39" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_52_fu_13333_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_52" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_88_fu_13339_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_88" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_53_fu_13347_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_53" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_87_fu_13353_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_87" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_13_fu_10004_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_40_fu_13361_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_40" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_57_fu_13368_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_57" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_54_fu_13374_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_54" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_13_fu_13380_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_55_fu_13388_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_55" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_13_fu_13394_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_211_fu_13414_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_211" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_88_fu_13422_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_88" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_89_fu_13429_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_89" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_212_fu_13436_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_212" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_13_fu_8538_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_43_fu_7398_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_43" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_13_fu_7414_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_13" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U161" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_58_fu_13447_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_58" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_59_fu_13453_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_59" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_41_fu_13459_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_41" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_60_fu_13466_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_60" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_42_fu_13472_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_42" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_56_fu_13479_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_56" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_90_fu_13485_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_90" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_57_fu_13493_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_57" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_89_fu_13499_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_89" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_14_fu_10047_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_43_fu_13507_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_43" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_61_fu_13514_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_61" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_58_fu_13520_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_58" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_14_fu_13526_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_59_fu_13534_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_59" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_14_fu_13540_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_213_fu_13560_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_213" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_90_fu_13568_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_90" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_91_fu_13575_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_91" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_214_fu_13582_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_214" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_14_fu_8573_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_44_fu_7420_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_44" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_14_fu_7436_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_14" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U162" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_62_fu_13593_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_62" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_63_fu_13599_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_63" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_44_fu_13605_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_44" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_64_fu_13612_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_64" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_45_fu_13618_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_45" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_60_fu_13625_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_60" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_92_fu_13631_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_92" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_61_fu_13639_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_61" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_91_fu_13645_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_91" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_15_fu_10090_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_46_fu_13653_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_46" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_65_fu_13660_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_65" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_62_fu_13666_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_62" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_15_fu_13672_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_63_fu_13680_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_63" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_15_fu_13686_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_215_fu_13706_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_215" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_92_fu_13714_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_92" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_93_fu_13721_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_93" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_216_fu_13728_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_216" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_15_fu_7442_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_8611_p2" SOURCE="seq_align_multiple.cpp:173" VARIABLE="add_ln173" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_45_fu_8617_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_45" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_15_fu_7458_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_15" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U163" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_66_fu_13749_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_66" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_67_fu_13755_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_67" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_47_fu_13761_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_47" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_68_fu_13768_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_68" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_48_fu_13774_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_48" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_64_fu_13781_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_64" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_94_fu_13787_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_94" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_65_fu_13795_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_65" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_93_fu_13801_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_93" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_16_fu_10136_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_49_fu_13810_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_49" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_69_fu_13817_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_69" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_66_fu_13823_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_66" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_16_fu_13829_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_67_fu_13837_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_67" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_16_fu_13843_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_217_fu_13863_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_217" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_16_fu_8652_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_46_fu_7464_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_46" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_16_fu_7480_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_16" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U164" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_70_fu_13965_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_70" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_71_fu_13971_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_71" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_50_fu_13977_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_50" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_72_fu_13984_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_72" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_73_fu_13990_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_73" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_51_fu_13996_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_51" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_68_fu_14003_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_68" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_95_fu_14009_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_95" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_69_fu_14017_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_69" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_95_fu_14023_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_95" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_17_fu_10221_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_52_fu_14031_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_52" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_74_fu_14038_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_74" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_70_fu_14044_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_70" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_17_fu_14050_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_71_fu_14058_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_71" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_17_fu_14064_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_219_fu_14084_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_219" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_96_fu_14092_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_96" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_96_fu_14099_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_96" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_220_fu_14106_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_220" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_17_fu_8687_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_47_fu_7486_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_47" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_17_fu_7502_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_17" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U165" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_75_fu_14117_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_75" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_76_fu_14123_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_76" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_53_fu_14129_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_53" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_77_fu_14136_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_77" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_54_fu_14142_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_54" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_72_fu_14149_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_72" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_97_fu_14155_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_97" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_73_fu_14163_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_73" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_97_fu_14169_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_97" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_18_fu_10264_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_55_fu_14177_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_55" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_78_fu_14184_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_78" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_74_fu_14190_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_74" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_18_fu_14196_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_75_fu_14204_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_75" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_18_fu_14210_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_221_fu_14230_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_221" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_98_fu_14238_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_98" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_98_fu_14245_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_98" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_222_fu_14252_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_222" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_18_fu_8722_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_48_fu_7508_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_48" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_18_fu_7524_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_18" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U166" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_79_fu_14263_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_79" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_80_fu_14269_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_80" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_56_fu_14275_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_56" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_81_fu_14282_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_81" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_57_fu_14288_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_57" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_76_fu_14295_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_76" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_99_fu_14301_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_99" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_77_fu_14309_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_77" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_99_fu_14315_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_99" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_19_fu_10307_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_58_fu_14323_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_58" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_82_fu_14330_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_82" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_78_fu_14336_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_78" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_19_fu_14342_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_79_fu_14350_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_79" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_19_fu_14356_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_223_fu_14376_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_223" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_100_fu_14384_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_100" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_100_fu_14391_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_100" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_224_fu_14398_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_224" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_19_fu_8757_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_49_fu_7530_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_49" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_19_fu_7546_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_19" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U167" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_83_fu_14409_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_83" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_84_fu_14415_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_84" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_59_fu_14421_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_59" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_85_fu_14428_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_85" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_60_fu_14434_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_60" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_80_fu_14441_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_80" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_101_fu_14447_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_101" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_81_fu_14455_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_81" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_101_fu_14461_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_101" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_20_fu_10350_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_61_fu_14469_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_61" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_86_fu_14476_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_86" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_82_fu_14482_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_82" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_20_fu_14488_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_83_fu_14496_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_83" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_20_fu_14502_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_225_fu_14522_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_225" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_102_fu_14530_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_102" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_102_fu_14537_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_102" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_226_fu_14544_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_226" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_20_fu_8792_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_50_fu_7552_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_50" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_20_fu_7568_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_20" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U168" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_87_fu_14555_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_87" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_88_fu_14561_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_88" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_62_fu_14567_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_62" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_89_fu_14574_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_89" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_63_fu_14580_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_63" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_84_fu_14587_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_84" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_103_fu_14593_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_103" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_85_fu_14601_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_85" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_103_fu_14607_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_103" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_21_fu_10393_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_64_fu_14615_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_64" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_90_fu_14622_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_90" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_86_fu_14628_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_86" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_21_fu_14634_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_87_fu_14642_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_87" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_21_fu_14648_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_227_fu_14668_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_227" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_104_fu_14676_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_104" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_104_fu_14683_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_104" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_228_fu_14690_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_228" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_21_fu_8827_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_51_fu_7574_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_51" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_21_fu_7590_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_21" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U169" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_91_fu_14701_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_91" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_92_fu_14707_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_92" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_65_fu_14713_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_65" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_93_fu_14720_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_93" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_66_fu_14726_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_66" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_88_fu_14733_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_88" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_105_fu_14739_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_105" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_89_fu_14747_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_89" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_105_fu_14753_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_105" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_22_fu_10436_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_67_fu_14761_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_67" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_94_fu_14768_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_94" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_90_fu_14774_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_90" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_22_fu_14780_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_91_fu_14788_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_91" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_22_fu_14794_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_229_fu_14814_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_229" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_106_fu_14822_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_106" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_106_fu_14829_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_106" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_230_fu_14836_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_230" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_22_fu_8862_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_52_fu_7596_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_52" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_22_fu_7612_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_22" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U170" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_95_fu_14847_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_95" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_96_fu_14853_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_96" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_68_fu_14859_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_68" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_97_fu_14866_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_97" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_69_fu_14872_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_69" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_92_fu_14879_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_92" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_107_fu_14885_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_107" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_93_fu_14893_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_93" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_107_fu_14899_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_107" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_23_fu_10479_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_70_fu_14907_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_70" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_98_fu_14914_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_98" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_94_fu_14920_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_94" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_23_fu_14926_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_95_fu_14934_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_95" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_23_fu_14940_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_231_fu_14960_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_231" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_108_fu_14968_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_108" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_108_fu_14975_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_108" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_232_fu_14982_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_232" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_23_fu_8897_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_53_fu_7618_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_53" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_23_fu_7634_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_23" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U171" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_99_fu_14993_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_99" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_100_fu_14999_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_100" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_71_fu_15005_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_71" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_101_fu_15012_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_101" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_72_fu_15018_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_72" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_96_fu_15025_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_96" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_109_fu_15031_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_109" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_97_fu_15039_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_97" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_109_fu_15045_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_109" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_24_fu_10522_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_73_fu_15053_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_73" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_102_fu_15060_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_102" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_98_fu_15066_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_98" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_24_fu_15072_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_99_fu_15080_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_99" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_24_fu_15086_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_233_fu_15106_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_233" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_110_fu_15114_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_110" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_110_fu_15121_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_110" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_234_fu_15128_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_234" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_24_fu_8932_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_54_fu_7640_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_54" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_24_fu_7656_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_24" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U172" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_103_fu_15139_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_103" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_104_fu_15145_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_104" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_74_fu_15151_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_74" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_105_fu_15158_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_105" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_75_fu_15164_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_75" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_100_fu_15171_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_100" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_111_fu_15177_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_111" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_101_fu_15185_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_101" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_111_fu_15191_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_111" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_25_fu_10565_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_76_fu_15199_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_76" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_106_fu_15206_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_106" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_102_fu_15212_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_102" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_25_fu_15218_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_103_fu_15226_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_103" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_25_fu_15232_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_235_fu_15252_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_235" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_112_fu_15260_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_112" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_112_fu_15267_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_112" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_236_fu_15274_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_236" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_25_fu_8967_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_55_fu_7662_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_55" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_25_fu_7678_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_25" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U173" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_107_fu_15285_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_107" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_108_fu_15291_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_108" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_77_fu_15297_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_77" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_109_fu_15304_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_109" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_78_fu_15310_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_78" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_104_fu_15317_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_104" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_113_fu_15323_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_113" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_105_fu_15331_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_105" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_113_fu_15337_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_113" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_26_fu_10608_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_79_fu_15345_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_79" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_110_fu_15352_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_110" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_106_fu_15358_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_106" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_26_fu_15364_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_107_fu_15372_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_107" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_26_fu_15378_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_237_fu_15398_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_237" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_114_fu_15406_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_114" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_114_fu_15413_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_114" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_238_fu_15420_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_238" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_26_fu_9002_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_56_fu_7684_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_56" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_26_fu_7700_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_26" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U174" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_111_fu_15431_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_111" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_112_fu_15437_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_112" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_80_fu_15443_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_80" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_113_fu_15450_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_113" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_81_fu_15456_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_81" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_108_fu_15463_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_108" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_115_fu_15469_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_115" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_109_fu_15477_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_109" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_115_fu_15483_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_115" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_27_fu_10651_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_82_fu_15491_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_82" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_114_fu_15498_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_114" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_110_fu_15504_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_110" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_27_fu_15510_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_111_fu_15518_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_111" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_27_fu_15524_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_239_fu_15544_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_239" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_116_fu_15552_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_116" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_116_fu_15559_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_116" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_240_fu_15566_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_240" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_27_fu_9037_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_57_fu_7706_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_57" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_27_fu_7722_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_27" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U175" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_115_fu_15577_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_115" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_116_fu_15583_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_116" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_83_fu_15589_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_83" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_117_fu_15596_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_117" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_84_fu_15602_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_84" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_112_fu_15609_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_112" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_117_fu_15615_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_117" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_113_fu_15623_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_113" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_117_fu_15629_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_117" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_28_fu_10694_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_85_fu_15637_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_85" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_118_fu_15644_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_118" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_114_fu_15650_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_114" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_28_fu_15656_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_115_fu_15664_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_115" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_28_fu_15670_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_241_fu_15690_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_241" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_118_fu_15698_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_118" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_118_fu_15705_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_118" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_242_fu_15712_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_242" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_28_fu_9072_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_58_fu_7728_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_58" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_28_fu_7744_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_28" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U176" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_119_fu_15723_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_119" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_120_fu_15729_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_120" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_86_fu_15735_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_86" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_121_fu_15742_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_121" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_87_fu_15748_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_87" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_116_fu_15755_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_116" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_119_fu_15761_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_119" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_117_fu_15769_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_117" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_119_fu_15775_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_119" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_29_fu_10737_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_88_fu_15783_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_88" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_122_fu_15790_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_122" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_118_fu_15796_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_118" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_29_fu_15802_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_119_fu_15810_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_119" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_29_fu_15816_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_243_fu_15836_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_243" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_120_fu_15844_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_120" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_120_fu_15851_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_120" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_244_fu_15858_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_244" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_29_fu_9107_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_59_fu_7750_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_59" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln163_29_fu_7766_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="icmp_ln163_29" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U177" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_123_fu_15869_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_123" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_124_fu_15875_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_124" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_89_fu_15881_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_89" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_125_fu_15888_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_125" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_90_fu_15894_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_90" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_120_fu_15901_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_120" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_121_fu_15907_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_121" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_121_fu_15915_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_121" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_121_fu_15921_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_121" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_30_fu_10780_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_91_fu_15929_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_91" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_126_fu_15936_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_126" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_122_fu_15942_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_122" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_30_fu_15948_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_123_fu_15956_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_123" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_30_fu_15962_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_30" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_245_fu_15982_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_245" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_122_fu_15990_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Ix_mem_122" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_122_fu_15997_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="Iy_mem_122" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_246_fu_16004_p3" SOURCE="seq_align_multiple.cpp:163" VARIABLE="dp_mem_246" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_60_fu_7772_p2" SOURCE="seq_align_multiple.cpp:163" VARIABLE="add_ln163_60" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_164_2_1_1_U178" SOURCE="seq_align_multiple.cpp:173" VARIABLE="local_ref_val_V_31" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_127_fu_16024_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_127" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_92_fu_16030_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_92" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_128_fu_16037_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_128" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_93_fu_16043_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_93" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_129_fu_16050_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_129" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_94_fu_16056_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_94" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_124_fu_16063_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_124" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Iy_mem_123_fu_16069_p3" SOURCE="seq_align_multiple.cpp:43" VARIABLE="Iy_mem_123" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_125_fu_16077_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_125" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="Ix_mem_123_fu_16083_p3" SOURCE="seq_align_multiple.cpp:44" VARIABLE="Ix_mem_123" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1065_31_fu_10826_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065" VARIABLE="icmp_ln1065_31" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln859_95_fu_16092_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="select_ln859_95" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_130_fu_16099_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" VARIABLE="add_ln859_130" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_126_fu_16105_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_126" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1695_31_fu_16111_p3" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="select_ln1695_31" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1695_127_fu_16119_p2" SOURCE="/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1695" VARIABLE="icmp_ln1695_127" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_31_fu_16125_p3" SOURCE="seq_align_multiple.cpp:50" VARIABLE="select_ln50_31" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dp_mem_247_fu_16145_p3" SOURCE="seq_align_multiple.cpp:52" VARIABLE="dp_mem_247" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_7786_p2" SOURCE="seq_align_multiple.cpp:129" VARIABLE="add_ln129" MODULE="seq_align_Pipeline_kernel_kernel1" LOOP="kernel_kernel1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dp_matrix_V_U" SOURCE="seq_align_multiple.cpp:68" VARIABLE="dp_matrix_V" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="32" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="last_pe_score_V_U" SOURCE="seq_align_multiple.cpp:72" VARIABLE="last_pe_score_V" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="last_pe_scoreIx_V_U" SOURCE="seq_align_multiple.cpp:73" VARIABLE="last_pe_scoreIx_V" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_1_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_1" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_2_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_2" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_3_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_3" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_4_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_4" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_5_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_5" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_6_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_6" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_7_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_7" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_8_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_8" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_9_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_9" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_10_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_10" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_11_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_11" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_12_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_12" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_13_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_13" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_14_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_14" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="local_reference_V_15_U" SOURCE="seq_align_multiple.cpp:115" VARIABLE="local_reference_V_15" MODULE="seq_align" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
