

================================================================
== Vivado HLS Report for 'worker_create_COO'
================================================================
* Date:           Sun Nov 20 12:28:56 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12552|  12552|  12552|  12552|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  7550|  7550|       302|          -|          -|    25|    no    |
        | + Loop 1.1  |   300|   300|         3|          -|          -|   100|    no    |
        |- Loop 2     |  5000|  5000|         2|          -|          -|  2500|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    253|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |       12|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    170|
|Register         |        -|      -|     240|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|      0|     306|    662|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------+---------------------------+---------+-------+----+-----+
    |worker_fcmp_32ns_32ns_1_1_U1  |worker_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    +------------------------------+---------------------------+---------+-------+----+-----+
    |Total                         |                           |        0|      0|  66|  239|
    +------------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |temp_col_U  |worker_create_COO_temp_col  |        2|  0|   0|  2500|    7|     1|        17500|
    |temp_row_U  |worker_create_COO_temp_row  |        2|  0|   0|  2500|    5|     1|        12500|
    |temp_val_U  |worker_create_COO_temp_val  |        8|  0|   0|  2500|   32|     1|        80000|
    +------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                            |       12|  0|   0|  7500|   44|     3|       110000|
    +------------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |counter_1_fu_352_p2  |     +    |      0|  0|  32|          32|           1|
    |cur_ind_2_fu_405_p2  |     +    |      0|  0|  32|          32|           4|
    |i_3_fu_373_p2        |     +    |      0|  0|  12|          12|           1|
    |i_4_fu_261_p2        |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_283_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul_fu_249_p2   |     +    |      0|  0|  12|          12|           7|
    |start_fu_416_p2      |     +    |      0|  0|  32|          32|           1|
    |tmp_1_fu_293_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_8_fu_339_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_277_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_255_p2  |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_fu_367_p2   |   icmp   |      0|  0|   5|          12|          12|
    |notlhs_fu_321_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_327_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_5_fu_411_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_s_fu_379_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_333_p2      |    or    |      0|  0|   1|           1|           1|
    |p_start_fu_422_p3    |  select  |      0|  0|  32|           1|          32|
    |start_0_s_fu_430_p3  |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 253|         267|         183|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   2|          8|    1|          8|
    |counter_fu_58      |  32|          2|   32|         64|
    |cur_ind_1_fu_74    |  32|          2|   32|         64|
    |cur_ind_fu_78      |  32|          2|   32|         64|
    |i1_reg_225         |  12|          2|   12|         24|
    |i_reg_187          |   5|          2|    5|         10|
    |j_reg_212          |   7|          2|    7|         14|
    |phi_mul_reg_200    |  12|          2|   12|         24|
    |temp_col_address0  |  12|          3|   12|         36|
    |temp_row_address0  |  12|          3|   12|         36|
    |temp_val_address0  |  12|          3|   12|         36|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 170|         31|  169|        380|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |counter_fu_58         |  32|   0|   32|          0|
    |counter_load_reg_513  |  32|   0|   32|          0|
    |cur_ind_1_fu_74       |  32|   0|   32|          0|
    |cur_ind_fu_78         |  32|   0|   32|          0|
    |i1_reg_225            |  12|   0|   12|          0|
    |i_3_reg_508           |  12|   0|   12|          0|
    |i_4_reg_463           |   5|   0|    5|          0|
    |i_reg_187             |   5|   0|    5|          0|
    |input_load_reg_495    |  32|   0|   32|          0|
    |j_1_reg_485           |   7|   0|    7|          0|
    |j_reg_212             |   7|   0|    7|          0|
    |next_mul_reg_455      |  12|   0|   12|          0|
    |phi_mul_reg_200       |  12|   0|   12|          0|
    |tmp_s_reg_518         |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 240|   0|  240|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_start          |  in |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_done           | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_idle           | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_ready          | out |    1| ap_ctrl_hs | worker_create_COO | return value |
|ap_return         | out |   32| ap_ctrl_hs | worker_create_COO | return value |
|input_r_address0  | out |   12|  ap_memory |      input_r      |     array    |
|input_r_ce0       | out |    1|  ap_memory |      input_r      |     array    |
|input_r_q0        |  in |   32|  ap_memory |      input_r      |     array    |
|row_address0      | out |   12|  ap_memory |        row        |     array    |
|row_ce0           | out |    1|  ap_memory |        row        |     array    |
|row_we0           | out |    1|  ap_memory |        row        |     array    |
|row_d0            | out |    5|  ap_memory |        row        |     array    |
|col_address0      | out |   12|  ap_memory |        col        |     array    |
|col_ce0           | out |    1|  ap_memory |        col        |     array    |
|col_we0           | out |    1|  ap_memory |        col        |     array    |
|col_d0            | out |    7|  ap_memory |        col        |     array    |
|val_r_address0    | out |   12|  ap_memory |       val_r       |     array    |
|val_r_ce0         | out |    1|  ap_memory |       val_r       |     array    |
|val_r_we0         | out |    1|  ap_memory |       val_r       |     array    |
|val_r_d0          | out |   32|  ap_memory |       val_r       |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

