// Seed: 2413776024
module module_0;
  always @(posedge 1) begin
    id_0 = 1'b0;
    SystemTFIdentifier(id_0 == 1);
    id_1 <= 1;
  end
  assign id_2 = id_2;
  assign id_2[1] = 1;
  reg   id_4;
  reg   id_5;
  logic id_6;
  always @(1 or posedge id_6) begin
    id_5 <= 1;
    id_4 <= (id_5);
  end
endmodule
