20:46:06 INFO  : Registering command handlers for Vitis TCF services
20:46:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
20:46:06 INFO  : Platform repository initialization has completed.
20:46:08 INFO  : XSCT server has started successfully.
20:46:09 INFO  : plnx-install-location is set to ''
20:46:09 INFO  : Successfully done setting XSCT server connection channel  
20:46:09 INFO  : Successfully done setting workspace for the tool. 
20:46:09 INFO  : Successfully done query RDI_DATADIR 
20:47:08 INFO  : Result from executing command 'getProjects': base_wrapper
20:47:08 INFO  : Result from executing command 'getPlatforms': 
20:47:08 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:47:08 INFO  : Platform 'base_wrapper' is added to custom repositories.
20:47:14 INFO  : Platform 'base_wrapper' is added to custom repositories.
20:47:53 INFO  : Result from executing command 'getProjects': base_wrapper
20:47:53 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm
20:48:25 INFO  : Checking for BSP changes to sync application flags for project 'base'...
20:48:25 INFO  : Updating application flags with new BSP settings...
20:48:25 INFO  : Successfully updated application flags for project base.
20:48:32 INFO  : Checking for BSP changes to sync application flags for project 'base'...
20:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:49:07 INFO  : 'jtag frequency' command is executed.
20:49:07 INFO  : Context for 'APU' is selected.
20:49:07 INFO  : System reset is completed.
20:49:10 INFO  : 'after 3000' command is executed.
20:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
20:49:13 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
20:49:13 INFO  : Context for 'APU' is selected.
20:49:14 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
20:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:14 INFO  : Context for 'APU' is selected.
20:49:14 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
20:49:14 INFO  : 'ps7_init' command is executed.
20:49:14 INFO  : 'ps7_post_config' command is executed.
20:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:14 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:14 INFO  : 'con' command is executed.
20:49:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:49:14 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
21:19:44 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
21:19:51 INFO  : Result from executing command 'removePlatformRepo': 
21:19:56 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
21:20:14 INFO  : Result from executing command 'getProjects': base_wrapper
21:20:14 INFO  : Result from executing command 'getPlatforms': 
21:20:24 INFO  : Result from executing command 'removePlatformRepo': 
21:20:44 INFO  : Result from executing command 'getProjects': base_wrapper
21:20:44 INFO  : Result from executing command 'getPlatforms': 
21:20:44 INFO  : Checking for BSP changes to sync application flags for project 'base'...
21:20:58 INFO  : Disconnected from the channel tcfchan#2.
21:20:59 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:20:59 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
21:21:00 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
21:21:00 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:21:03 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
21:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:21:03 INFO  : 'jtag frequency' command is executed.
21:21:03 INFO  : Context for 'APU' is selected.
21:21:03 INFO  : System reset is completed.
21:21:06 INFO  : 'after 3000' command is executed.
21:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:21:10 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
21:21:10 INFO  : Context for 'APU' is selected.
21:21:10 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
21:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:10 INFO  : Context for 'APU' is selected.
21:21:10 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
21:21:10 INFO  : 'ps7_init' command is executed.
21:21:10 INFO  : 'ps7_post_config' command is executed.
21:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:11 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:11 INFO  : 'con' command is executed.
21:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:11 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
21:21:19 INFO  : Disconnected from the channel tcfchan#8.
22:00:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
22:00:54 INFO  : XSCT server has started successfully.
22:00:54 INFO  : Successfully done setting XSCT server connection channel  
22:00:54 INFO  : plnx-install-location is set to ''
22:00:54 INFO  : Successfully done setting workspace for the tool. 
22:00:54 INFO  : Platform repository initialization has completed.
22:00:54 INFO  : Registering command handlers for Vitis TCF services
22:00:54 INFO  : Successfully done query RDI_DATADIR 
22:02:06 INFO  : Result from executing command 'getProjects': base_wrapper;h264_wrapper
22:02:06 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm
22:02:06 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:02:06 INFO  : Platform 'h264_wrapper' is added to custom repositories.
22:02:13 INFO  : Platform 'h264_wrapper' is added to custom repositories.
22:03:00 INFO  : Result from executing command 'getProjects': base_wrapper;h264_wrapper
22:03:00 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:03:16 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:03:16 INFO  : Updating application flags with new BSP settings...
22:03:16 INFO  : Successfully updated application flags for project h264.
22:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:03:46 INFO  : 'jtag frequency' command is executed.
22:03:46 INFO  : Context for 'APU' is selected.
22:03:46 INFO  : System reset is completed.
22:03:49 INFO  : 'after 3000' command is executed.
22:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:03:53 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:03:53 INFO  : Context for 'APU' is selected.
22:03:53 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:03:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:53 INFO  : Context for 'APU' is selected.
22:03:53 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:03:53 INFO  : 'ps7_init' command is executed.
22:03:53 INFO  : 'ps7_post_config' command is executed.
22:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:54 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:55 INFO  : 'con' command is executed.
22:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:55 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:23:49 INFO  : Result from executing command 'getProjects': base_wrapper;h264_wrapper
22:23:49 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:23:49 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:23:57 INFO  : Disconnected from the channel tcfchan#3.
22:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:23:58 INFO  : 'jtag frequency' command is executed.
22:23:58 INFO  : Context for 'APU' is selected.
22:23:58 INFO  : System reset is completed.
22:24:01 INFO  : 'after 3000' command is executed.
22:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:24:05 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:24:05 INFO  : Context for 'APU' is selected.
22:24:05 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:05 INFO  : Context for 'APU' is selected.
22:24:05 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:24:05 INFO  : 'ps7_init' command is executed.
22:24:05 INFO  : 'ps7_post_config' command is executed.
22:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:06 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:06 INFO  : 'con' command is executed.
22:24:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:06 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:26:08 INFO  : Disconnected from the channel tcfchan#5.
22:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:26:09 INFO  : 'jtag frequency' command is executed.
22:26:09 INFO  : Context for 'APU' is selected.
22:26:09 INFO  : System reset is completed.
22:26:12 INFO  : 'after 3000' command is executed.
22:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:26:16 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:26:16 INFO  : Context for 'APU' is selected.
22:26:16 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:26:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:16 INFO  : Context for 'APU' is selected.
22:26:16 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:26:16 INFO  : 'ps7_init' command is executed.
22:26:16 INFO  : 'ps7_post_config' command is executed.
22:26:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:17 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:17 INFO  : 'con' command is executed.
22:26:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:26:17 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:26:26 INFO  : Disconnected from the channel tcfchan#6.
22:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:26:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:42 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:26:42 INFO  : 'jtag frequency' command is executed.
22:26:42 INFO  : Context for 'APU' is selected.
22:26:42 INFO  : System reset is completed.
22:26:45 INFO  : 'after 3000' command is executed.
22:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:26:49 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:26:49 INFO  : Context for 'APU' is selected.
22:26:49 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:26:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:49 INFO  : Context for 'APU' is selected.
22:26:49 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:26:49 INFO  : 'ps7_init' command is executed.
22:26:49 INFO  : 'ps7_post_config' command is executed.
22:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:50 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:50 INFO  : 'con' command is executed.
22:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:26:50 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:29:29 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:29:33 INFO  : Disconnected from the channel tcfchan#7.
22:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:29:34 INFO  : 'jtag frequency' command is executed.
22:29:34 INFO  : Context for 'APU' is selected.
22:29:34 INFO  : System reset is completed.
22:29:37 INFO  : 'after 3000' command is executed.
22:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:29:41 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:29:41 INFO  : Context for 'APU' is selected.
22:29:41 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:41 INFO  : Context for 'APU' is selected.
22:29:41 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:29:41 INFO  : 'ps7_init' command is executed.
22:29:41 INFO  : 'ps7_post_config' command is executed.
22:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:42 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:42 INFO  : 'con' command is executed.
22:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:42 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:30:24 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:30:29 INFO  : Disconnected from the channel tcfchan#8.
22:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:31 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:30:31 ERROR : port closed
22:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:30:31 ERROR : port closed
22:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:30:38 INFO  : 'jtag frequency' command is executed.
22:30:38 INFO  : Context for 'APU' is selected.
22:30:38 INFO  : System reset is completed.
22:30:41 INFO  : 'after 3000' command is executed.
22:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:30:44 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:30:44 INFO  : Context for 'APU' is selected.
22:30:44 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:44 INFO  : Context for 'APU' is selected.
22:30:44 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:30:45 INFO  : 'ps7_init' command is executed.
22:30:45 INFO  : 'ps7_post_config' command is executed.
22:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:46 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:46 INFO  : 'con' command is executed.
22:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:30:46 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:31:12 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:31:17 INFO  : Disconnected from the channel tcfchan#9.
22:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:31:18 INFO  : 'jtag frequency' command is executed.
22:31:18 INFO  : Context for 'APU' is selected.
22:31:18 INFO  : System reset is completed.
22:31:21 INFO  : 'after 3000' command is executed.
22:31:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:31:24 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:31:24 INFO  : Context for 'APU' is selected.
22:31:24 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:24 INFO  : Context for 'APU' is selected.
22:31:24 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:31:25 INFO  : 'ps7_init' command is executed.
22:31:25 INFO  : 'ps7_post_config' command is executed.
22:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:25 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:26 INFO  : 'con' command is executed.
22:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:31:26 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:52:30 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:52:30 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:52:30 INFO  : Platform 'dualcam_wrapper' is added to custom repositories.
22:52:36 INFO  : Platform 'dualcam_wrapper' is added to custom repositories.
22:53:24 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:53:24 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:53:52 INFO  : Checking for BSP changes to sync application flags for project 'dualcam'...
22:54:03 INFO  : Checking for BSP changes to sync application flags for project 'dualcam'...
22:54:40 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:54:40 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:54:43 INFO  : Checking for BSP changes to sync application flags for project 'dualcam'...
22:54:43 INFO  : Updating application flags with new BSP settings...
22:54:43 INFO  : Successfully updated application flags for project dualcam.
22:54:47 INFO  : Checking for BSP changes to sync application flags for project 'dualcam'...
22:56:07 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:56:19 INFO  : Disconnected from the channel tcfchan#10.
22:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:56:21 INFO  : 'jtag frequency' command is executed.
22:56:21 INFO  : Context for 'APU' is selected.
22:56:21 INFO  : System reset is completed.
22:56:24 INFO  : 'after 3000' command is executed.
22:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:56:27 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:56:27 INFO  : Context for 'APU' is selected.
22:56:27 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:27 INFO  : Context for 'APU' is selected.
22:56:27 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:56:27 INFO  : 'ps7_init' command is executed.
22:56:27 INFO  : 'ps7_post_config' command is executed.
22:56:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:28 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:28 INFO  : 'con' command is executed.
22:56:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:56:28 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:57:54 INFO  : Disconnected from the channel tcfchan#15.
23:00:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
23:00:23 INFO  : XSCT server has started successfully.
23:00:23 INFO  : Successfully done setting XSCT server connection channel  
23:00:23 INFO  : plnx-install-location is set to ''
23:00:23 INFO  : Successfully done setting workspace for the tool. 
23:00:24 INFO  : Platform repository initialization has completed.
23:00:24 INFO  : Registering command handlers for Vitis TCF services
23:00:24 INFO  : Successfully done query RDI_DATADIR 
23:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:01:43 INFO  : 'jtag frequency' command is executed.
23:01:43 INFO  : Context for 'APU' is selected.
23:01:43 INFO  : System reset is completed.
23:01:46 INFO  : 'after 3000' command is executed.
23:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:01:49 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:01:50 INFO  : Context for 'APU' is selected.
23:01:50 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:50 INFO  : Context for 'APU' is selected.
23:01:50 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:01:50 INFO  : 'ps7_init' command is executed.
23:01:50 INFO  : 'ps7_post_config' command is executed.
23:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:50 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:51 INFO  : 'con' command is executed.
23:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:01:51 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:01:58 INFO  : Disconnected from the channel tcfchan#1.
12:23:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
12:23:33 INFO  : XSCT server has started successfully.
12:23:33 INFO  : Successfully done setting XSCT server connection channel  
12:23:33 INFO  : plnx-install-location is set to ''
12:23:33 INFO  : Successfully done setting workspace for the tool. 
12:23:34 INFO  : Platform repository initialization has completed.
12:23:34 INFO  : Registering command handlers for Vitis TCF services
12:23:34 INFO  : Successfully done query RDI_DATADIR 
12:23:49 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
12:23:56 INFO  : Result from executing command 'removePlatformRepo': 
12:24:02 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
12:24:15 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
12:24:15 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
12:24:16 INFO  : Checking for BSP changes to sync application flags for project 'base'...
12:24:19 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:24:19 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
12:24:19 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
12:24:19 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:24:22 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
12:24:27 INFO  : Checking for BSP changes to sync application flags for project 'base'...
12:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:24:49 INFO  : 'jtag frequency' command is executed.
12:24:49 INFO  : Context for 'APU' is selected.
12:24:49 INFO  : System reset is completed.
12:24:52 INFO  : 'after 3000' command is executed.
12:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
12:24:55 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
12:24:55 INFO  : Context for 'APU' is selected.
12:24:55 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
12:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:55 INFO  : Context for 'APU' is selected.
12:24:55 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
12:24:56 INFO  : 'ps7_init' command is executed.
12:24:56 INFO  : 'ps7_post_config' command is executed.
12:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:56 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:56 INFO  : 'con' command is executed.
12:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:24:56 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
14:46:35 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
14:46:51 INFO  : Result from executing command 'removePlatformRepo': 
14:47:16 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
14:47:16 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
14:47:18 INFO  : Result from executing command 'removePlatformRepo': 
14:47:35 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
14:47:35 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
14:47:35 INFO  : Checking for BSP changes to sync application flags for project 'base'...
14:47:38 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:47:38 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
14:47:38 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
14:47:38 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:47:42 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
14:47:55 INFO  : Disconnected from the channel tcfchan#5.
14:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:47:56 INFO  : 'jtag frequency' command is executed.
14:47:56 INFO  : Context for 'APU' is selected.
14:47:57 INFO  : System reset is completed.
14:48:00 INFO  : 'after 3000' command is executed.
14:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
14:48:03 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
14:48:03 INFO  : Context for 'APU' is selected.
14:48:03 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
14:48:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:03 INFO  : Context for 'APU' is selected.
14:48:03 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
14:48:04 INFO  : 'ps7_init' command is executed.
14:48:04 INFO  : 'ps7_post_config' command is executed.
14:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:04 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:04 INFO  : 'con' command is executed.
14:48:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:48:04 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
14:48:37 INFO  : Disconnected from the channel tcfchan#11.
15:13:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
15:13:15 INFO  : XSCT server has started successfully.
15:13:15 INFO  : plnx-install-location is set to ''
15:13:15 INFO  : Successfully done setting XSCT server connection channel  
15:13:15 INFO  : Successfully done setting workspace for the tool. 
15:13:15 INFO  : Platform repository initialization has completed.
15:13:15 INFO  : Registering command handlers for Vitis TCF services
15:13:16 INFO  : Successfully done query RDI_DATADIR 
15:13:26 INFO  : Hardware specification for platform project 'h264_wrapper' is updated.
15:13:33 INFO  : Result from executing command 'removePlatformRepo': 
15:13:39 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:13:56 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
15:13:56 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm
15:13:56 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
15:13:59 INFO  : The hardware specification used by project 'h264' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:13:59 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream\h264_wrapper.bit' stored in project is removed.
15:13:59 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream' in project 'h264'.
15:13:59 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:14:02 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit' in project 'h264'.
15:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:14:22 INFO  : 'jtag frequency' command is executed.
15:14:22 INFO  : Context for 'APU' is selected.
15:14:22 INFO  : System reset is completed.
15:14:25 INFO  : 'after 3000' command is executed.
15:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
15:14:29 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
15:14:29 INFO  : Context for 'APU' is selected.
15:14:29 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
15:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:29 INFO  : Context for 'APU' is selected.
15:14:29 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
15:14:29 INFO  : 'ps7_init' command is executed.
15:14:29 INFO  : 'ps7_post_config' command is executed.
15:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:30 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:30 INFO  : 'con' command is executed.
15:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:30 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
15:14:57 INFO  : Disconnected from the channel tcfchan#5.
15:39:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
15:39:58 INFO  : XSCT server has started successfully.
15:39:58 INFO  : plnx-install-location is set to ''
15:39:58 INFO  : Successfully done setting XSCT server connection channel  
15:39:58 INFO  : Successfully done setting workspace for the tool. 
15:39:59 INFO  : Platform repository initialization has completed.
15:39:59 INFO  : Registering command handlers for Vitis TCF services
15:39:59 INFO  : Successfully done query RDI_DATADIR 
15:40:16 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
15:40:34 INFO  : Result from executing command 'removePlatformRepo': 
15:40:39 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
15:40:55 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
15:40:55 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
15:40:56 INFO  : Checking for BSP changes to sync application flags for project 'base'...
15:40:59 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:40:59 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
15:40:59 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
15:40:59 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:41:02 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
15:41:10 INFO  : Checking for BSP changes to sync application flags for project 'base'...
15:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:17 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
15:41:17 INFO  : 'jtag frequency' command is executed.
15:41:17 INFO  : Context for 'APU' is selected.
15:41:17 INFO  : System reset is completed.
15:41:20 INFO  : 'after 3000' command is executed.
15:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
15:41:24 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
15:41:24 INFO  : Context for 'APU' is selected.
15:41:24 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
15:41:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:24 INFO  : Context for 'APU' is selected.
15:41:24 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
15:41:25 INFO  : 'ps7_init' command is executed.
15:41:25 INFO  : 'ps7_post_config' command is executed.
15:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:25 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:25 INFO  : 'con' command is executed.
15:41:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:25 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
15:42:01 INFO  : Disconnected from the channel tcfchan#5.
16:41:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
16:41:50 INFO  : XSCT server has started successfully.
16:41:50 INFO  : Successfully done setting XSCT server connection channel  
16:41:50 INFO  : plnx-install-location is set to ''
16:41:50 INFO  : Successfully done setting workspace for the tool. 
16:41:51 INFO  : Platform repository initialization has completed.
16:41:51 INFO  : Registering command handlers for Vitis TCF services
16:41:51 INFO  : Successfully done query RDI_DATADIR 
16:42:17 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
16:42:24 INFO  : Result from executing command 'removePlatformRepo': 
16:42:29 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
16:42:45 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
16:42:45 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
16:42:46 INFO  : Checking for BSP changes to sync application flags for project 'base'...
16:42:49 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:42:49 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
16:42:49 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
16:42:49 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:42:52 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
16:42:57 INFO  : Checking for BSP changes to sync application flags for project 'base'...
16:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:43:07 INFO  : 'jtag frequency' command is executed.
16:43:07 INFO  : Context for 'APU' is selected.
16:43:07 INFO  : System reset is completed.
16:43:10 INFO  : 'after 3000' command is executed.
16:43:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
16:43:13 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
16:43:13 INFO  : Context for 'APU' is selected.
16:43:13 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
16:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:13 INFO  : Context for 'APU' is selected.
16:43:13 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
16:43:14 INFO  : 'ps7_init' command is executed.
16:43:14 INFO  : 'ps7_post_config' command is executed.
16:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:14 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:14 INFO  : 'con' command is executed.
16:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:14 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
16:43:42 INFO  : Disconnected from the channel tcfchan#5.
17:15:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
17:15:07 INFO  : XSCT server has started successfully.
17:15:07 INFO  : Successfully done setting XSCT server connection channel  
17:15:07 INFO  : plnx-install-location is set to ''
17:15:07 INFO  : Successfully done setting workspace for the tool. 
17:15:08 INFO  : Platform repository initialization has completed.
17:15:08 INFO  : Registering command handlers for Vitis TCF services
17:15:08 INFO  : Successfully done query RDI_DATADIR 
17:16:25 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
17:16:33 INFO  : Result from executing command 'removePlatformRepo': 
17:16:49 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
17:16:49 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
17:16:51 INFO  : Result from executing command 'removePlatformRepo': 
17:17:08 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
17:17:08 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
17:17:08 INFO  : Checking for BSP changes to sync application flags for project 'base'...
17:17:11 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:17:11 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
17:17:11 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
17:17:11 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:17:14 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
17:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:17:28 INFO  : 'jtag frequency' command is executed.
17:17:28 INFO  : Context for 'APU' is selected.
17:17:28 INFO  : System reset is completed.
17:17:31 INFO  : 'after 3000' command is executed.
17:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
17:17:34 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
17:17:34 INFO  : Context for 'APU' is selected.
17:17:35 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
17:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:35 INFO  : Context for 'APU' is selected.
17:17:35 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
17:17:35 INFO  : 'ps7_init' command is executed.
17:17:35 INFO  : 'ps7_post_config' command is executed.
17:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:36 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:36 INFO  : 'con' command is executed.
17:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:36 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
17:17:43 INFO  : Disconnected from the channel tcfchan#6.
18:17:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
18:17:36 INFO  : XSCT server has started successfully.
18:17:36 INFO  : Successfully done setting XSCT server connection channel  
18:17:36 INFO  : plnx-install-location is set to ''
18:17:36 INFO  : Successfully done setting workspace for the tool. 
18:17:36 INFO  : Platform repository initialization has completed.
18:17:36 INFO  : Registering command handlers for Vitis TCF services
18:17:37 INFO  : Successfully done query RDI_DATADIR 
18:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:17:49 INFO  : 'jtag frequency' command is executed.
18:17:49 INFO  : Context for 'APU' is selected.
18:17:49 INFO  : System reset is completed.
18:17:52 INFO  : 'after 3000' command is executed.
18:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
18:17:56 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
18:17:56 INFO  : Context for 'APU' is selected.
18:17:56 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
18:17:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:56 INFO  : Context for 'APU' is selected.
18:17:56 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
18:17:57 INFO  : 'ps7_init' command is executed.
18:17:57 INFO  : 'ps7_post_config' command is executed.
18:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:57 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:57 INFO  : 'con' command is executed.
18:17:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:57 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
18:18:10 INFO  : Disconnected from the channel tcfchan#1.
18:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:18:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:18:26 INFO  : 'jtag frequency' command is executed.
18:18:26 INFO  : Context for 'APU' is selected.
18:18:26 INFO  : System reset is completed.
18:18:29 INFO  : 'after 3000' command is executed.
18:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
18:18:32 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
18:18:32 INFO  : Context for 'APU' is selected.
18:18:33 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
18:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:33 INFO  : Context for 'APU' is selected.
18:18:33 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
18:18:33 INFO  : 'ps7_init' command is executed.
18:18:33 INFO  : 'ps7_post_config' command is executed.
18:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:34 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:34 INFO  : 'con' command is executed.
18:18:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:34 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
18:18:59 INFO  : Disconnected from the channel tcfchan#2.
18:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
18:19:01 INFO  : 'jtag frequency' command is executed.
18:19:01 INFO  : Context for 'APU' is selected.
18:19:01 INFO  : System reset is completed.
18:19:04 INFO  : 'after 3000' command is executed.
18:19:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
18:19:07 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
18:19:07 INFO  : Context for 'APU' is selected.
18:19:09 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
18:19:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:09 INFO  : Context for 'APU' is selected.
18:19:09 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
18:19:09 INFO  : 'ps7_init' command is executed.
18:19:09 INFO  : 'ps7_post_config' command is executed.
18:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:09 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:09 INFO  : 'con' command is executed.
18:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:09 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
21:00:52 INFO  : Hardware specification for platform project 'h264_wrapper' is updated.
21:01:13 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
21:01:13 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
21:01:15 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
21:01:15 WARN  : Failed to closehw "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa"
Reason: Cannot close hw design 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
Design is not opened in the current session.

21:01:18 INFO  : The hardware specification used by project 'h264' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:01:18 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream\h264_wrapper.bit' stored in project is removed.
21:01:18 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream' in project 'h264'.
21:01:18 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:01:21 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit' in project 'h264'.
21:01:27 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
21:01:32 INFO  : Disconnected from the channel tcfchan#3.
21:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:33 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:01:33 INFO  : 'jtag frequency' command is executed.
21:01:33 INFO  : Context for 'APU' is selected.
21:01:33 INFO  : System reset is completed.
21:01:36 INFO  : 'after 3000' command is executed.
21:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:01:40 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
21:01:40 INFO  : Context for 'APU' is selected.
21:01:40 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
21:01:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:40 INFO  : Context for 'APU' is selected.
21:01:40 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
21:01:40 INFO  : 'ps7_init' command is executed.
21:01:40 INFO  : 'ps7_post_config' command is executed.
21:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:41 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:41 INFO  : 'con' command is executed.
21:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:41 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:15:56 INFO  : Hardware specification for platform project 'h264_wrapper' is updated.
22:16:05 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:16:05 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:16:17 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:16:19 INFO  : The hardware specification used by project 'h264' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:16:19 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream\h264_wrapper.bit' stored in project is removed.
22:16:19 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream' in project 'h264'.
22:16:19 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:16:23 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit' in project 'h264'.
22:16:29 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:16:44 INFO  : Disconnected from the channel tcfchan#6.
22:16:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:16:46 INFO  : 'jtag frequency' command is executed.
22:16:46 INFO  : Context for 'APU' is selected.
22:16:46 INFO  : System reset is completed.
22:16:49 INFO  : 'after 3000' command is executed.
22:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:16:52 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:16:52 INFO  : Context for 'APU' is selected.
22:16:52 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:52 INFO  : Context for 'APU' is selected.
22:16:52 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:16:53 INFO  : 'ps7_init' command is executed.
22:16:53 INFO  : 'ps7_post_config' command is executed.
22:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:53 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:54 INFO  : 'con' command is executed.
22:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:54 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:38:09 INFO  : Hardware specification for platform project 'h264_wrapper' is updated.
22:38:18 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:38:18 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:38:23 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:38:25 INFO  : The hardware specification used by project 'h264' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:38:25 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream\h264_wrapper.bit' stored in project is removed.
22:38:25 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream' in project 'h264'.
22:38:25 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:38:29 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit' in project 'h264'.
22:38:35 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:38:39 INFO  : Disconnected from the channel tcfchan#9.
22:38:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:38:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:38:58 INFO  : 'jtag frequency' command is executed.
22:38:58 INFO  : Context for 'APU' is selected.
22:38:58 INFO  : System reset is completed.
22:39:01 INFO  : 'after 3000' command is executed.
22:39:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:39:05 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:39:05 INFO  : Context for 'APU' is selected.
22:39:05 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:05 INFO  : Context for 'APU' is selected.
22:39:05 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:39:05 INFO  : 'ps7_init' command is executed.
22:39:05 INFO  : 'ps7_post_config' command is executed.
22:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:06 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:06 INFO  : 'con' command is executed.
22:39:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:39:06 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
23:15:59 INFO  : Hardware specification for platform project 'h264_wrapper' is updated.
23:16:06 INFO  : Result from executing command 'removePlatformRepo': 
23:16:11 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
23:16:28 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:16:28 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm
23:16:28 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
23:16:32 INFO  : The hardware specification used by project 'h264' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:16:32 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream\h264_wrapper.bit' stored in project is removed.
23:16:32 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream' in project 'h264'.
23:16:32 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:16:36 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit' in project 'h264'.
23:16:47 INFO  : Disconnected from the channel tcfchan#12.
23:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:16:48 INFO  : 'jtag frequency' command is executed.
23:16:48 INFO  : Context for 'APU' is selected.
23:16:48 INFO  : System reset is completed.
23:16:51 INFO  : 'after 3000' command is executed.
23:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:16:55 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
23:16:55 INFO  : Context for 'APU' is selected.
23:16:55 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
23:16:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:55 INFO  : Context for 'APU' is selected.
23:16:55 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
23:16:55 INFO  : 'ps7_init' command is executed.
23:16:55 INFO  : 'ps7_post_config' command is executed.
23:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:56 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:56 INFO  : 'con' command is executed.
23:16:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:16:56 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
23:35:36 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
23:35:42 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:35:42 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:35:47 INFO  : Result from executing command 'removePlatformRepo': 
23:35:52 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
23:36:12 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:36:12 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:36:13 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:36:13 WARN  : Failed to closehw "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa"
Reason: Cannot close hw design 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
Design is not opened in the current session.

23:36:16 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:36:16 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
23:36:16 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
23:36:16 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:36:20 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
23:36:50 INFO  : Disconnected from the channel tcfchan#17.
23:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:36:52 INFO  : 'jtag frequency' command is executed.
23:36:52 INFO  : Context for 'APU' is selected.
23:36:52 INFO  : System reset is completed.
23:36:55 INFO  : 'after 3000' command is executed.
23:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:36:58 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:36:58 INFO  : Context for 'APU' is selected.
23:36:59 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:59 INFO  : Context for 'APU' is selected.
23:36:59 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:36:59 INFO  : 'ps7_init' command is executed.
23:36:59 INFO  : 'ps7_post_config' command is executed.
23:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:59 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:59 INFO  : 'con' command is executed.
23:36:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:36:59 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:58:05 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
23:58:13 INFO  : Result from executing command 'removePlatformRepo': 
23:58:18 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
23:58:34 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:58:34 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:58:35 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:58:38 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:58:38 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
23:58:38 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
23:58:38 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:58:43 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
23:58:52 INFO  : Disconnected from the channel tcfchan#23.
23:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:58:54 INFO  : 'jtag frequency' command is executed.
23:58:54 INFO  : Context for 'APU' is selected.
23:58:54 INFO  : System reset is completed.
23:58:57 INFO  : 'after 3000' command is executed.
23:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:59:00 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:59:00 INFO  : Context for 'APU' is selected.
23:59:00 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:59:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:00 INFO  : Context for 'APU' is selected.
23:59:00 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:59:01 INFO  : 'ps7_init' command is executed.
23:59:01 INFO  : 'ps7_post_config' command is executed.
23:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:01 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:01 INFO  : 'con' command is executed.
23:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:59:01 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:33:34 INFO  : Hardware specification for platform project 'h264_wrapper' is updated.
00:33:42 INFO  : Result from executing command 'removePlatformRepo': 
00:33:47 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
00:34:04 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
00:34:04 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm
00:34:05 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
00:34:08 INFO  : The hardware specification used by project 'h264' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:34:08 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream\h264_wrapper.bit' stored in project is removed.
00:34:08 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream' in project 'h264'.
00:34:08 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:34:13 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit' in project 'h264'.
00:36:45 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
00:36:49 INFO  : Disconnected from the channel tcfchan#28.
00:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:37:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:37:04 INFO  : 'jtag frequency' command is executed.
00:37:04 INFO  : Context for 'APU' is selected.
00:37:04 INFO  : System reset is completed.
00:37:07 INFO  : 'after 3000' command is executed.
00:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:37:11 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
00:37:11 INFO  : Context for 'APU' is selected.
00:37:11 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
00:37:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:11 INFO  : Context for 'APU' is selected.
00:37:11 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
00:37:11 INFO  : 'ps7_init' command is executed.
00:37:11 INFO  : 'ps7_post_config' command is executed.
00:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:12 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:12 INFO  : 'con' command is executed.
00:37:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:37:12 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
01:11:03 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
01:11:10 INFO  : Result from executing command 'removePlatformRepo': 
01:11:17 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
01:11:34 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
01:11:34 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
01:11:34 INFO  : Checking for BSP changes to sync application flags for project 'base'...
01:11:38 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:11:38 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
01:11:38 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
01:11:38 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:11:43 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
01:12:02 INFO  : Checking for BSP changes to sync application flags for project 'base'...
01:12:06 INFO  : Disconnected from the channel tcfchan#33.
01:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:12:09 INFO  : 'jtag frequency' command is executed.
01:12:09 INFO  : Context for 'APU' is selected.
01:12:09 INFO  : System reset is completed.
01:12:12 INFO  : 'after 3000' command is executed.
01:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:12:15 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
01:12:15 INFO  : Context for 'APU' is selected.
01:12:16 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
01:12:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:16 INFO  : Context for 'APU' is selected.
01:12:16 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
01:12:16 INFO  : 'ps7_init' command is executed.
01:12:16 INFO  : 'ps7_post_config' command is executed.
01:12:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:16 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:17 INFO  : 'con' command is executed.
01:12:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:12:17 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
01:12:23 INFO  : Disconnected from the channel tcfchan#38.
21:37:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
21:37:51 INFO  : XSCT server has started successfully.
21:37:51 INFO  : plnx-install-location is set to ''
21:37:51 INFO  : Successfully done setting XSCT server connection channel  
21:37:51 INFO  : Successfully done setting workspace for the tool. 
21:37:51 INFO  : Platform repository initialization has completed.
21:37:51 INFO  : Registering command handlers for Vitis TCF services
21:37:52 INFO  : Successfully done query RDI_DATADIR 
21:38:05 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
21:38:15 INFO  : Result from executing command 'removePlatformRepo': 
21:38:20 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
21:38:33 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
21:38:33 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
21:38:34 INFO  : Checking for BSP changes to sync application flags for project 'base'...
21:38:37 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:38:37 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
21:38:37 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
21:38:37 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:38:41 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
21:41:04 INFO  : Checking for BSP changes to sync application flags for project 'base'...
21:41:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:41:16 INFO  : 'jtag frequency' command is executed.
21:41:16 INFO  : Context for 'APU' is selected.
21:41:16 INFO  : System reset is completed.
21:41:19 INFO  : 'after 3000' command is executed.
21:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:41:22 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
21:41:22 INFO  : Context for 'APU' is selected.
21:41:23 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
21:41:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:23 INFO  : Context for 'APU' is selected.
21:41:23 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
21:41:23 INFO  : 'ps7_init' command is executed.
21:41:23 INFO  : 'ps7_post_config' command is executed.
21:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:24 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:24 INFO  : 'con' command is executed.
21:41:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:41:24 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
21:41:44 INFO  : Disconnected from the channel tcfchan#5.
21:58:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
21:58:34 INFO  : XSCT server has started successfully.
21:58:34 INFO  : plnx-install-location is set to ''
21:58:34 INFO  : Successfully done setting XSCT server connection channel  
21:58:34 INFO  : Successfully done setting workspace for the tool. 
21:58:35 INFO  : Platform repository initialization has completed.
21:58:35 INFO  : Successfully done query RDI_DATADIR 
21:58:35 INFO  : Registering command handlers for Vitis TCF services
21:59:11 INFO  : Hardware specification for platform project 'dualcam_wrapper' is updated.
21:59:18 INFO  : Result from executing command 'removePlatformRepo': 
21:59:23 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
21:59:37 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
21:59:37 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
21:59:37 INFO  : Checking for BSP changes to sync application flags for project 'dualcam'...
21:59:41 INFO  : The hardware specification used by project 'dualcam' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:59:41 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam\_ide\bitstream\dualcam_wrapper.bit' stored in project is removed.
21:59:41 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam\_ide\bitstream' in project 'dualcam'.
21:59:41 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:59:45 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam\_ide\psinit' in project 'dualcam'.
22:01:22 INFO  : Checking for BSP changes to sync application flags for project 'dualcam'...
22:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:01:40 INFO  : 'jtag frequency' command is executed.
22:01:40 INFO  : Context for 'APU' is selected.
22:01:40 INFO  : System reset is completed.
22:01:43 INFO  : 'after 3000' command is executed.
22:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:01:47 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/_ide/bitstream/dualcam_wrapper.bit"
22:01:47 INFO  : Context for 'APU' is selected.
22:01:47 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/hw/dualcam_wrapper.xsa'.
22:01:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:47 INFO  : Context for 'APU' is selected.
22:01:47 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/_ide/psinit/ps7_init.tcl' is done.
22:01:47 INFO  : 'ps7_init' command is executed.
22:01:47 INFO  : 'ps7_post_config' command is executed.
22:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:48 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/Debug/dualcam.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/_ide/bitstream/dualcam_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/hw/dualcam_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/Debug/dualcam.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:48 INFO  : 'con' command is executed.
22:01:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:48 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam_system\_ide\scripts\debugger_dualcam-default.tcl'
22:25:13 INFO  : Hardware specification for platform project 'h264_wrapper' is updated.
22:25:19 INFO  : Result from executing command 'removePlatformRepo': 
22:25:41 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:25:41 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm
22:25:42 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:25:45 INFO  : The hardware specification used by project 'h264' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:25:45 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream\h264_wrapper.bit' stored in project is removed.
22:25:46 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream' in project 'h264'.
22:25:46 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:25:51 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit' in project 'h264'.
22:25:58 INFO  : Result from executing command 'removePlatformRepo': 
22:26:45 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:26:45 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm
22:26:45 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
22:26:53 INFO  : Disconnected from the channel tcfchan#5.
22:26:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:27:03 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:27:07 INFO  : 'jtag frequency' command is executed.
22:27:07 INFO  : Context for 'APU' is selected.
22:27:07 INFO  : System reset is completed.
22:27:10 INFO  : 'after 3000' command is executed.
22:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:27:14 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:27:14 INFO  : Context for 'APU' is selected.
22:27:14 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:27:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:14 INFO  : Context for 'APU' is selected.
22:27:14 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:27:14 INFO  : 'ps7_init' command is executed.
22:27:14 INFO  : 'ps7_post_config' command is executed.
22:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:15 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:15 INFO  : 'con' command is executed.
22:27:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:27:15 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:28:36 INFO  : Disconnected from the channel tcfchan#11.
22:48:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
22:48:07 INFO  : XSCT server has started successfully.
22:48:07 INFO  : plnx-install-location is set to ''
22:48:07 INFO  : Successfully done setting XSCT server connection channel  
22:48:07 INFO  : Successfully done setting workspace for the tool. 
22:48:08 INFO  : Platform repository initialization has completed.
22:48:09 INFO  : Registering command handlers for Vitis TCF services
22:48:09 INFO  : Successfully done query RDI_DATADIR 
22:48:27 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
22:48:33 INFO  : Result from executing command 'removePlatformRepo': 
22:48:40 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
22:48:56 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:48:56 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:48:57 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:49:00 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:49:00 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
22:49:00 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
22:49:00 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:49:03 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
22:49:09 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:49:19 INFO  : 'jtag frequency' command is executed.
22:49:19 INFO  : Context for 'APU' is selected.
22:49:19 INFO  : System reset is completed.
22:49:22 INFO  : 'after 3000' command is executed.
22:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:49:26 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:49:26 INFO  : Context for 'APU' is selected.
22:49:26 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:49:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:26 INFO  : Context for 'APU' is selected.
22:49:26 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:49:26 INFO  : 'ps7_init' command is executed.
22:49:26 INFO  : 'ps7_post_config' command is executed.
22:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:27 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:27 INFO  : 'con' command is executed.
22:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:49:27 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:49:34 INFO  : Disconnected from the channel tcfchan#5.
22:46:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
22:46:55 INFO  : XSCT server has started successfully.
22:46:56 INFO  : plnx-install-location is set to ''
22:46:56 INFO  : Successfully done setting XSCT server connection channel  
22:46:56 INFO  : Successfully done setting workspace for the tool. 
22:46:56 INFO  : Platform repository initialization has completed.
22:46:56 INFO  : Registering command handlers for Vitis TCF services
22:46:57 INFO  : Successfully done query RDI_DATADIR 
22:47:17 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
22:47:30 INFO  : Result from executing command 'removePlatformRepo': 
22:47:35 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
22:47:48 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:47:48 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:47:49 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:47:52 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:47:52 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
22:47:52 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
22:47:52 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:47:55 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
22:48:00 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:48:08 INFO  : 'jtag frequency' command is executed.
22:48:08 INFO  : Context for 'APU' is selected.
22:48:08 INFO  : System reset is completed.
22:48:11 INFO  : 'after 3000' command is executed.
22:48:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:48:14 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:48:14 INFO  : Context for 'APU' is selected.
22:48:15 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:15 INFO  : Context for 'APU' is selected.
22:48:15 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:48:15 INFO  : 'ps7_init' command is executed.
22:48:15 INFO  : 'ps7_post_config' command is executed.
22:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:16 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:16 INFO  : 'con' command is executed.
22:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:48:16 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:48:45 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:48:50 INFO  : Disconnected from the channel tcfchan#5.
22:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:49:00 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:49:04 INFO  : 'jtag frequency' command is executed.
22:49:04 INFO  : Context for 'APU' is selected.
22:49:04 INFO  : System reset is completed.
22:49:07 INFO  : 'after 3000' command is executed.
22:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:49:10 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:49:10 INFO  : Context for 'APU' is selected.
22:49:10 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:49:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:10 INFO  : Context for 'APU' is selected.
22:49:10 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:49:11 INFO  : 'ps7_init' command is executed.
22:49:11 INFO  : 'ps7_post_config' command is executed.
22:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:11 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:11 INFO  : 'con' command is executed.
22:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:49:11 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:49:38 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:49:42 INFO  : Disconnected from the channel tcfchan#6.
22:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:49:43 INFO  : 'jtag frequency' command is executed.
22:49:43 INFO  : Context for 'APU' is selected.
22:49:43 INFO  : System reset is completed.
22:49:46 INFO  : 'after 3000' command is executed.
22:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:49:50 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:49:50 INFO  : Context for 'APU' is selected.
22:49:50 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:50 INFO  : Context for 'APU' is selected.
22:49:50 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:49:50 INFO  : 'ps7_init' command is executed.
22:49:50 INFO  : 'ps7_post_config' command is executed.
22:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:50 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:51 INFO  : 'con' command is executed.
22:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:49:51 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:50:33 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:50:38 INFO  : Disconnected from the channel tcfchan#7.
22:50:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:50:48 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:50:52 INFO  : 'jtag frequency' command is executed.
22:50:52 INFO  : Context for 'APU' is selected.
22:50:52 INFO  : System reset is completed.
22:50:55 INFO  : 'after 3000' command is executed.
22:50:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:50:59 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:50:59 INFO  : Context for 'APU' is selected.
22:50:59 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:59 INFO  : Context for 'APU' is selected.
22:50:59 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:50:59 INFO  : 'ps7_init' command is executed.
22:50:59 INFO  : 'ps7_post_config' command is executed.
22:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:59 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:00 INFO  : 'con' command is executed.
22:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:00 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:51:36 INFO  : Disconnected from the channel tcfchan#8.
22:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:51:46 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:51:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:51:50 INFO  : 'jtag frequency' command is executed.
22:51:50 INFO  : Context for 'APU' is selected.
22:51:50 INFO  : System reset is completed.
22:51:53 INFO  : 'after 3000' command is executed.
22:51:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:51:57 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:51:57 INFO  : Context for 'APU' is selected.
22:51:57 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:51:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:57 INFO  : Context for 'APU' is selected.
22:51:57 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:51:57 INFO  : 'ps7_init' command is executed.
22:51:57 INFO  : 'ps7_post_config' command is executed.
22:51:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:58 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:58 INFO  : 'con' command is executed.
22:51:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:58 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:52:07 INFO  : Disconnected from the channel tcfchan#9.
22:19:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
22:19:14 INFO  : XSCT server has started successfully.
22:19:14 INFO  : plnx-install-location is set to ''
22:19:14 INFO  : Successfully done setting XSCT server connection channel  
22:19:14 INFO  : Successfully done setting workspace for the tool. 
22:19:15 INFO  : Platform repository initialization has completed.
22:19:15 INFO  : Successfully done query RDI_DATADIR 
22:19:15 INFO  : Registering command handlers for Vitis TCF services
22:19:32 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
22:19:44 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:19:44 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:19:55 INFO  : Result from executing command 'removePlatformRepo': 
22:20:00 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
22:20:13 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:20:13 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:20:28 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:20:31 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:20:31 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
22:20:31 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
22:20:31 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:20:34 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
22:20:38 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:21:01 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:21:44 INFO  : Result from executing command 'removePlatformRepo': 
22:21:58 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:21:58 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:21:58 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:21:59 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:23:00 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:23:00 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:23:00 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:23:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:23:15 INFO  : 'jtag frequency' command is executed.
22:23:15 INFO  : Context for 'APU' is selected.
22:23:15 INFO  : System reset is completed.
22:23:18 INFO  : 'after 3000' command is executed.
22:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:23:22 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:23:22 INFO  : Context for 'APU' is selected.
22:23:22 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:23:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:22 INFO  : Context for 'APU' is selected.
22:23:22 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:23:22 INFO  : 'ps7_init' command is executed.
22:23:22 INFO  : 'ps7_post_config' command is executed.
22:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:23 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:23 INFO  : 'con' command is executed.
22:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:23:23 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:24:21 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:24:26 INFO  : Disconnected from the channel tcfchan#10.
22:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:24:28 INFO  : 'jtag frequency' command is executed.
22:24:28 INFO  : Context for 'APU' is selected.
22:24:28 INFO  : System reset is completed.
22:24:31 INFO  : 'after 3000' command is executed.
22:24:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:24:34 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:24:34 INFO  : Context for 'APU' is selected.
22:24:34 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:24:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:34 INFO  : Context for 'APU' is selected.
22:24:34 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:24:35 INFO  : 'ps7_init' command is executed.
22:24:35 INFO  : 'ps7_post_config' command is executed.
22:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:35 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:35 INFO  : 'con' command is executed.
22:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:35 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:25:40 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:25:43 INFO  : Disconnected from the channel tcfchan#11.
22:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:25:44 ERROR : port closed
22:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:25:44 ERROR : port closed
22:25:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:25:49 INFO  : 'jtag frequency' command is executed.
22:25:49 INFO  : Context for 'APU' is selected.
22:25:49 INFO  : System reset is completed.
22:25:52 INFO  : 'after 3000' command is executed.
22:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:25:56 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:25:56 INFO  : Context for 'APU' is selected.
22:25:56 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:56 INFO  : Context for 'APU' is selected.
22:25:56 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:25:56 INFO  : 'ps7_init' command is executed.
22:25:56 INFO  : 'ps7_post_config' command is executed.
22:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:57 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:57 INFO  : 'con' command is executed.
22:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:57 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:45:10 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
22:45:47 INFO  : Result from executing command 'removePlatformRepo': 
22:46:00 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:46:00 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:46:02 INFO  : Result from executing command 'removePlatformRepo': 
22:46:17 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
22:46:17 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
22:46:17 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:46:20 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:46:20 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
22:46:20 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
22:46:20 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:46:23 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
22:46:30 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:46:34 INFO  : Disconnected from the channel tcfchan#12.
22:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:46:36 INFO  : 'jtag frequency' command is executed.
22:46:36 INFO  : Context for 'APU' is selected.
22:46:36 INFO  : System reset is completed.
22:46:39 INFO  : 'after 3000' command is executed.
22:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:46:42 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:46:42 INFO  : Context for 'APU' is selected.
22:46:42 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:43 INFO  : Context for 'APU' is selected.
22:46:43 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:46:43 INFO  : 'ps7_init' command is executed.
22:46:43 INFO  : 'ps7_post_config' command is executed.
22:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:43 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:43 INFO  : 'con' command is executed.
22:46:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:43 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:47:07 INFO  : Disconnected from the channel tcfchan#18.
22:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:47:08 INFO  : 'jtag frequency' command is executed.
22:47:09 INFO  : Context for 'APU' is selected.
22:47:09 INFO  : System reset is completed.
22:47:12 INFO  : 'after 3000' command is executed.
22:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:47:15 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:47:15 INFO  : Context for 'APU' is selected.
22:47:15 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:15 INFO  : Context for 'APU' is selected.
22:47:15 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:47:16 INFO  : 'ps7_init' command is executed.
22:47:16 INFO  : 'ps7_post_config' command is executed.
22:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:16 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:16 INFO  : 'con' command is executed.
22:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:47:16 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:47:46 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:47:50 INFO  : Disconnected from the channel tcfchan#19.
22:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:47:51 INFO  : 'jtag frequency' command is executed.
22:47:51 INFO  : Context for 'APU' is selected.
22:47:51 INFO  : System reset is completed.
22:47:54 INFO  : 'after 3000' command is executed.
22:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:47:58 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:47:58 INFO  : Context for 'APU' is selected.
22:47:58 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:47:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:58 INFO  : Context for 'APU' is selected.
22:47:58 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:47:58 INFO  : 'ps7_init' command is executed.
22:47:58 INFO  : 'ps7_post_config' command is executed.
22:47:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:58 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:59 INFO  : 'con' command is executed.
22:47:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:47:59 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:50:22 INFO  : Disconnected from the channel tcfchan#20.
22:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:50:24 INFO  : 'jtag frequency' command is executed.
22:50:26 INFO  : Context for 'APU' is selected.
22:50:26 INFO  : System reset is completed.
22:50:29 INFO  : 'after 3000' command is executed.
22:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:50:32 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:50:32 INFO  : Context for 'APU' is selected.
22:50:32 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:32 INFO  : Context for 'APU' is selected.
22:50:32 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:50:33 INFO  : 'ps7_init' command is executed.
22:50:33 INFO  : 'ps7_post_config' command is executed.
22:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:33 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:33 INFO  : 'con' command is executed.
22:50:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:33 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:50:59 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:51:04 INFO  : Disconnected from the channel tcfchan#21.
22:51:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:51:05 ERROR : port closed
22:51:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:51:05 ERROR : port closed
22:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:51:09 INFO  : 'jtag frequency' command is executed.
22:51:09 INFO  : Context for 'APU' is selected.
22:51:09 INFO  : System reset is completed.
22:51:12 INFO  : 'after 3000' command is executed.
22:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:51:16 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:51:16 INFO  : Context for 'APU' is selected.
22:51:16 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:51:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:16 INFO  : Context for 'APU' is selected.
22:51:16 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:51:16 INFO  : 'ps7_init' command is executed.
22:51:16 INFO  : 'ps7_post_config' command is executed.
22:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:17 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:17 INFO  : 'con' command is executed.
22:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:17 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:59:00 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:59:05 INFO  : Disconnected from the channel tcfchan#22.
22:59:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:07 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:59:07 ERROR : port closed
22:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:59:07 ERROR : port closed
22:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:59:11 INFO  : 'jtag frequency' command is executed.
22:59:11 INFO  : Context for 'APU' is selected.
22:59:11 INFO  : System reset is completed.
22:59:14 INFO  : 'after 3000' command is executed.
22:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:59:18 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:59:18 INFO  : Context for 'APU' is selected.
22:59:18 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:59:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:18 INFO  : Context for 'APU' is selected.
22:59:18 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:59:18 INFO  : 'ps7_init' command is executed.
22:59:18 INFO  : 'ps7_post_config' command is executed.
22:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:19 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:19 INFO  : 'con' command is executed.
22:59:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:59:19 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:00:09 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:00:13 INFO  : Disconnected from the channel tcfchan#23.
23:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:00:15 ERROR : port closed
23:00:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:00:15 ERROR : port closed
23:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:00:19 INFO  : 'jtag frequency' command is executed.
23:00:19 INFO  : Context for 'APU' is selected.
23:00:19 INFO  : System reset is completed.
23:00:22 INFO  : 'after 3000' command is executed.
23:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:00:26 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:00:26 INFO  : Context for 'APU' is selected.
23:00:26 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:00:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:26 INFO  : Context for 'APU' is selected.
23:00:26 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:00:26 INFO  : 'ps7_init' command is executed.
23:00:26 INFO  : 'ps7_post_config' command is executed.
23:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:26 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:27 INFO  : 'con' command is executed.
23:00:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:00:27 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:02:49 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:02:54 INFO  : Disconnected from the channel tcfchan#24.
23:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:02:55 INFO  : 'jtag frequency' command is executed.
23:02:55 INFO  : Context for 'APU' is selected.
23:02:55 INFO  : System reset is completed.
23:02:58 INFO  : 'after 3000' command is executed.
23:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:03:02 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:03:02 INFO  : Context for 'APU' is selected.
23:03:02 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:02 INFO  : Context for 'APU' is selected.
23:03:02 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:03:02 INFO  : 'ps7_init' command is executed.
23:03:02 INFO  : 'ps7_post_config' command is executed.
23:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:02 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:02 INFO  : 'con' command is executed.
23:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:02 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:04:13 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:04:20 INFO  : Disconnected from the channel tcfchan#25.
23:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:04:21 ERROR : port closed
23:04:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:04:21 ERROR : port closed
23:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:04:26 INFO  : 'jtag frequency' command is executed.
23:04:26 INFO  : Context for 'APU' is selected.
23:04:26 INFO  : System reset is completed.
23:04:29 INFO  : 'after 3000' command is executed.
23:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:04:32 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:04:32 INFO  : Context for 'APU' is selected.
23:04:32 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:04:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:32 INFO  : Context for 'APU' is selected.
23:04:32 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:04:33 INFO  : 'ps7_init' command is executed.
23:04:33 INFO  : 'ps7_post_config' command is executed.
23:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:33 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:33 INFO  : 'con' command is executed.
23:04:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:04:33 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:05:02 INFO  : Disconnected from the channel tcfchan#26.
23:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:05:03 INFO  : 'jtag frequency' command is executed.
23:05:05 INFO  : Context for 'APU' is selected.
23:05:05 INFO  : System reset is completed.
23:05:08 INFO  : 'after 3000' command is executed.
23:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:05:12 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:05:12 INFO  : Context for 'APU' is selected.
23:05:12 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:05:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:12 INFO  : Context for 'APU' is selected.
23:05:12 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:05:12 INFO  : 'ps7_init' command is executed.
23:05:12 INFO  : 'ps7_post_config' command is executed.
23:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:12 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:13 INFO  : 'con' command is executed.
23:05:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:13 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:05:23 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:05:31 INFO  : Disconnected from the channel tcfchan#27.
23:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:32 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:05:32 ERROR : port closed
23:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:05:32 ERROR : port closed
23:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:05:36 INFO  : 'jtag frequency' command is executed.
23:05:36 INFO  : Context for 'APU' is selected.
23:05:36 INFO  : System reset is completed.
23:05:39 INFO  : 'after 3000' command is executed.
23:05:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:05:43 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:05:43 INFO  : Context for 'APU' is selected.
23:05:43 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:43 INFO  : Context for 'APU' is selected.
23:05:43 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:05:43 INFO  : 'ps7_init' command is executed.
23:05:43 INFO  : 'ps7_post_config' command is executed.
23:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:43 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:44 INFO  : 'con' command is executed.
23:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:44 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:08:23 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:08:27 INFO  : Disconnected from the channel tcfchan#28.
23:08:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:08:28 ERROR : port closed
23:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:08:28 ERROR : port closed
23:09:26 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:09:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:09:30 INFO  : 'jtag frequency' command is executed.
23:09:30 INFO  : Context for 'APU' is selected.
23:09:30 INFO  : System reset is completed.
23:09:33 INFO  : 'after 3000' command is executed.
23:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:09:36 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:09:36 INFO  : Context for 'APU' is selected.
23:09:36 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:09:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:36 INFO  : Context for 'APU' is selected.
23:09:36 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:09:36 INFO  : 'ps7_init' command is executed.
23:09:36 INFO  : 'ps7_post_config' command is executed.
23:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:37 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:37 INFO  : 'con' command is executed.
23:09:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:37 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:09:55 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:09:59 INFO  : Disconnected from the channel tcfchan#29.
23:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:10:00 ERROR : port closed
23:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:10:00 ERROR : port closed
23:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:10:04 INFO  : 'jtag frequency' command is executed.
23:10:04 INFO  : Context for 'APU' is selected.
23:10:04 INFO  : System reset is completed.
23:10:07 INFO  : 'after 3000' command is executed.
23:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:10:11 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:10:11 INFO  : Context for 'APU' is selected.
23:10:11 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:11 INFO  : Context for 'APU' is selected.
23:10:11 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:10:11 INFO  : 'ps7_init' command is executed.
23:10:11 INFO  : 'ps7_post_config' command is executed.
23:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:12 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:12 INFO  : 'con' command is executed.
23:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:10:12 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:10:50 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:10:54 INFO  : Disconnected from the channel tcfchan#30.
23:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:10:55 INFO  : 'jtag frequency' command is executed.
23:10:58 INFO  : Context for 'APU' is selected.
23:10:58 INFO  : System reset is completed.
23:11:01 INFO  : 'after 3000' command is executed.
23:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:11:04 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:11:04 INFO  : Context for 'APU' is selected.
23:11:04 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:11:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:04 INFO  : Context for 'APU' is selected.
23:11:04 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:11:04 INFO  : 'ps7_init' command is executed.
23:11:04 INFO  : 'ps7_post_config' command is executed.
23:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:05 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:05 INFO  : 'con' command is executed.
23:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:05 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:11:49 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
23:12:04 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
23:12:25 INFO  : Result from executing command 'removePlatformRepo': 
23:12:44 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:12:44 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:12:44 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:12:47 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:12:47 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
23:12:47 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
23:12:47 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:12:51 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
23:12:57 INFO  : Result from executing command 'removePlatformRepo': 
23:13:13 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:13:13 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:13:13 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:13:19 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:13:23 INFO  : Disconnected from the channel tcfchan#31.
23:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:13:25 INFO  : 'jtag frequency' command is executed.
23:13:25 INFO  : Context for 'APU' is selected.
23:13:25 INFO  : System reset is completed.
23:13:28 INFO  : 'after 3000' command is executed.
23:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:13:32 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:13:32 INFO  : Context for 'APU' is selected.
23:13:32 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:13:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:32 INFO  : Context for 'APU' is selected.
23:13:32 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:13:32 INFO  : 'ps7_init' command is executed.
23:13:32 INFO  : 'ps7_post_config' command is executed.
23:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:33 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:33 INFO  : 'con' command is executed.
23:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:13:33 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:14:04 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:14:08 INFO  : Disconnected from the channel tcfchan#37.
23:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:14:09 INFO  : 'jtag frequency' command is executed.
23:14:09 INFO  : Context for 'APU' is selected.
23:14:09 INFO  : System reset is completed.
23:14:12 INFO  : 'after 3000' command is executed.
23:14:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:14:16 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:14:16 INFO  : Context for 'APU' is selected.
23:14:16 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:14:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:16 INFO  : Context for 'APU' is selected.
23:14:16 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:14:16 INFO  : 'ps7_init' command is executed.
23:14:16 INFO  : 'ps7_post_config' command is executed.
23:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:17 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:17 INFO  : 'con' command is executed.
23:14:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:14:17 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:15:10 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:15:14 INFO  : Disconnected from the channel tcfchan#38.
23:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:15:15 ERROR : port closed
23:15:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:15:15 ERROR : port closed
23:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:15:19 INFO  : 'jtag frequency' command is executed.
23:15:19 INFO  : Context for 'APU' is selected.
23:15:19 INFO  : System reset is completed.
23:15:22 INFO  : 'after 3000' command is executed.
23:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:15:26 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:15:26 INFO  : Context for 'APU' is selected.
23:15:26 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:26 INFO  : Context for 'APU' is selected.
23:15:26 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:15:26 INFO  : 'ps7_init' command is executed.
23:15:26 INFO  : 'ps7_post_config' command is executed.
23:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:26 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:27 INFO  : 'con' command is executed.
23:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:15:27 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:32:03 INFO  : Result from executing command 'removePlatformRepo': 
23:32:14 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
23:32:33 ERROR : (XSDB Server)rm: lstat*.o: Invalid argument

23:32:33 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

23:32:51 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:32:51 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:32:52 INFO  : Result from executing command 'removePlatformRepo': 
23:33:08 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:33:08 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:33:08 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:33:11 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:33:11 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
23:33:11 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
23:33:11 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:33:15 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
23:33:20 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:33:27 INFO  : Disconnected from the channel tcfchan#39.
23:33:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:33:29 INFO  : 'jtag frequency' command is executed.
23:33:29 INFO  : Context for 'APU' is selected.
23:33:29 INFO  : System reset is completed.
23:33:32 INFO  : 'after 3000' command is executed.
23:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:33:35 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:33:35 INFO  : Context for 'APU' is selected.
23:33:36 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:33:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:36 INFO  : Context for 'APU' is selected.
23:33:36 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:33:36 INFO  : 'ps7_init' command is executed.
23:33:36 INFO  : 'ps7_post_config' command is executed.
23:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:36 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:37 INFO  : 'con' command is executed.
23:33:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:33:37 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:34:04 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:34:07 INFO  : Disconnected from the channel tcfchan#45.
23:34:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:34:08 ERROR : port closed
23:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:34:08 ERROR : port closed
23:34:13 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:34:16 INFO  : 'jtag frequency' command is executed.
23:34:16 INFO  : Context for 'APU' is selected.
23:34:16 INFO  : System reset is completed.
23:34:19 INFO  : 'after 3000' command is executed.
23:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:34:23 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:34:23 INFO  : Context for 'APU' is selected.
23:34:23 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:34:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:23 INFO  : Context for 'APU' is selected.
23:34:23 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:34:23 INFO  : 'ps7_init' command is executed.
23:34:23 INFO  : 'ps7_post_config' command is executed.
23:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:23 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:24 INFO  : 'con' command is executed.
23:34:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:24 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:35:00 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:35:04 INFO  : Disconnected from the channel tcfchan#46.
23:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:06 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:35:06 ERROR : port closed
23:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:35:06 ERROR : port closed
23:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:35:10 INFO  : 'jtag frequency' command is executed.
23:35:10 INFO  : Context for 'APU' is selected.
23:35:10 INFO  : System reset is completed.
23:35:13 INFO  : 'after 3000' command is executed.
23:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:35:17 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:35:17 INFO  : Context for 'APU' is selected.
23:35:17 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:17 INFO  : Context for 'APU' is selected.
23:35:17 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:35:17 INFO  : 'ps7_init' command is executed.
23:35:17 INFO  : 'ps7_post_config' command is executed.
23:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:18 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:18 INFO  : 'con' command is executed.
23:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:35:18 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:36:25 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:36:29 INFO  : Disconnected from the channel tcfchan#47.
23:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:36:30 INFO  : 'jtag frequency' command is executed.
23:36:32 INFO  : Context for 'APU' is selected.
23:36:32 INFO  : System reset is completed.
23:36:35 INFO  : 'after 3000' command is executed.
23:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:36:39 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:36:39 INFO  : Context for 'APU' is selected.
23:36:39 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:36:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:39 INFO  : Context for 'APU' is selected.
23:36:39 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:36:39 INFO  : 'ps7_init' command is executed.
23:36:39 INFO  : 'ps7_post_config' command is executed.
23:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:40 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:40 INFO  : 'con' command is executed.
23:36:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:36:40 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:48:32 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:48:40 INFO  : Disconnected from the channel tcfchan#48.
23:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:48:41 ERROR : port closed
23:48:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:48:41 ERROR : port closed
23:48:46 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:48:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:48:49 INFO  : 'jtag frequency' command is executed.
23:48:49 INFO  : Context for 'APU' is selected.
23:48:49 INFO  : System reset is completed.
23:48:52 INFO  : 'after 3000' command is executed.
23:48:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:48:55 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:48:55 INFO  : Context for 'APU' is selected.
23:48:55 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:55 INFO  : Context for 'APU' is selected.
23:48:55 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:48:55 INFO  : 'ps7_init' command is executed.
23:48:55 INFO  : 'ps7_post_config' command is executed.
23:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:56 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:56 INFO  : 'con' command is executed.
23:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:48:56 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:49:25 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:49:29 INFO  : Disconnected from the channel tcfchan#49.
23:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:49:39 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:49:43 INFO  : 'jtag frequency' command is executed.
23:49:43 INFO  : Context for 'APU' is selected.
23:49:43 INFO  : System reset is completed.
23:49:46 INFO  : 'after 3000' command is executed.
23:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:49:50 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:49:50 INFO  : Context for 'APU' is selected.
23:49:50 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:50 INFO  : Context for 'APU' is selected.
23:49:50 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:49:50 INFO  : 'ps7_init' command is executed.
23:49:50 INFO  : 'ps7_post_config' command is executed.
23:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:51 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:51 INFO  : 'con' command is executed.
23:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:49:51 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:29:58 INFO  : Result from executing command 'removePlatformRepo': 
00:30:15 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
00:30:41 ERROR : (XSDB Server)rm: lstat*.o: Invalid argument

00:30:41 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

00:31:12 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
00:31:12 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
00:31:14 INFO  : Result from executing command 'removePlatformRepo': 
00:31:30 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
00:31:30 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
00:31:31 INFO  : Checking for BSP changes to sync application flags for project 'base'...
00:31:34 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:31:34 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
00:31:34 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
00:31:34 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:31:38 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
00:31:49 INFO  : Checking for BSP changes to sync application flags for project 'base'...
00:31:54 INFO  : Disconnected from the channel tcfchan#50.
00:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:31:55 INFO  : 'jtag frequency' command is executed.
00:31:55 INFO  : Context for 'APU' is selected.
00:31:55 INFO  : System reset is completed.
00:31:58 INFO  : 'after 3000' command is executed.
00:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:32:02 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
00:32:02 INFO  : Context for 'APU' is selected.
00:32:02 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
00:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:02 INFO  : Context for 'APU' is selected.
00:32:02 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
00:32:03 INFO  : 'ps7_init' command is executed.
00:32:03 INFO  : 'ps7_post_config' command is executed.
00:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:03 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:03 INFO  : 'con' command is executed.
00:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:32:03 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:38:37 INFO  : Disconnected from the channel tcfchan#56.
01:02:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
01:02:29 INFO  : XSCT server has started successfully.
01:02:29 INFO  : plnx-install-location is set to ''
01:02:29 INFO  : Successfully done setting XSCT server connection channel  
01:02:29 INFO  : Successfully done setting workspace for the tool. 
01:02:29 INFO  : Registering command handlers for Vitis TCF services
01:02:29 INFO  : Platform repository initialization has completed.
01:02:30 INFO  : Successfully done query RDI_DATADIR 
01:02:43 INFO  : Result from executing command 'removePlatformRepo': 
01:03:07 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
01:03:23 ERROR : (XSDB Server)rm: lstat*.o: Invalid argument

01:03:23 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

01:03:40 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
01:03:40 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
01:03:42 INFO  : Result from executing command 'removePlatformRepo': 
01:03:56 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
01:03:56 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
01:03:56 INFO  : Checking for BSP changes to sync application flags for project 'base'...
01:03:59 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:03:59 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
01:03:59 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
01:03:59 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:04:02 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
01:04:10 INFO  : Checking for BSP changes to sync application flags for project 'base'...
01:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:04:15 INFO  : 'jtag frequency' command is executed.
01:04:15 INFO  : Context for 'APU' is selected.
01:04:15 INFO  : System reset is completed.
01:04:18 INFO  : 'after 3000' command is executed.
01:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:04:22 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
01:04:22 INFO  : Context for 'APU' is selected.
01:04:22 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
01:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:22 INFO  : Context for 'APU' is selected.
01:04:22 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
01:04:23 INFO  : 'ps7_init' command is executed.
01:04:23 INFO  : 'ps7_post_config' command is executed.
01:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:23 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:23 INFO  : 'con' command is executed.
01:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:04:23 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
01:06:40 INFO  : Disconnected from the channel tcfchan#6.
01:27:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
01:27:29 INFO  : XSCT server has started successfully.
01:27:29 INFO  : plnx-install-location is set to ''
01:27:29 INFO  : Successfully done setting XSCT server connection channel  
01:27:29 INFO  : Successfully done setting workspace for the tool. 
01:27:29 INFO  : Registering command handlers for Vitis TCF services
01:27:29 INFO  : Platform repository initialization has completed.
01:27:30 INFO  : Successfully done query RDI_DATADIR 
01:27:43 INFO  : Result from executing command 'removePlatformRepo': 
01:27:53 INFO  : Hardware specification for platform project 'dualcam_wrapper' is updated.
01:28:02 INFO  : Result from executing command 'removePlatformRepo': 
01:28:14 INFO  : Hardware specification for platform project 'h264_wrapper' is updated.
01:28:33 ERROR : (XSDB Server)rm: lstat*.o: Invalid argument

01:28:33 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

01:28:53 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
01:28:53 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm
01:28:53 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
01:28:56 INFO  : The hardware specification used by project 'h264' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:28:56 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream\h264_wrapper.bit' stored in project is removed.
01:28:57 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\bitstream' in project 'h264'.
01:28:57 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:29:00 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264\_ide\psinit' in project 'h264'.
01:29:06 INFO  : Result from executing command 'removePlatformRepo': 
01:29:26 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
01:29:26 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm
01:29:26 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
01:31:02 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
01:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:31:21 INFO  : 'jtag frequency' command is executed.
01:31:21 INFO  : Context for 'APU' is selected.
01:31:21 INFO  : System reset is completed.
01:31:24 INFO  : 'after 3000' command is executed.
01:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:31:28 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
01:31:28 INFO  : Context for 'APU' is selected.
01:31:28 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
01:31:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:28 INFO  : Context for 'APU' is selected.
01:31:28 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
01:31:28 INFO  : 'ps7_init' command is executed.
01:31:28 INFO  : 'ps7_post_config' command is executed.
01:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:29 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:29 INFO  : 'con' command is executed.
01:31:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:31:29 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
01:40:18 INFO  : Checking for BSP changes to sync application flags for project 'base'...
01:40:24 INFO  : Disconnected from the channel tcfchan#7.
01:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:40:26 INFO  : 'jtag frequency' command is executed.
01:40:26 INFO  : Context for 'APU' is selected.
01:40:26 INFO  : System reset is completed.
01:40:29 INFO  : 'after 3000' command is executed.
01:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:40:32 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
01:40:32 INFO  : Context for 'APU' is selected.
01:40:33 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
01:40:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:40:33 INFO  : Context for 'APU' is selected.
01:40:33 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
01:40:33 INFO  : 'ps7_init' command is executed.
01:40:33 INFO  : 'ps7_post_config' command is executed.
01:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:33 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:40:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:40:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

01:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:33 INFO  : 'con' command is executed.
01:40:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:40:33 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
01:42:10 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
01:42:14 INFO  : Disconnected from the channel tcfchan#8.
01:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:42:15 INFO  : 'jtag frequency' command is executed.
01:42:15 INFO  : Context for 'APU' is selected.
01:42:15 INFO  : System reset is completed.
01:42:18 INFO  : 'after 3000' command is executed.
01:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:42:22 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
01:42:22 INFO  : Context for 'APU' is selected.
01:42:22 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
01:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:22 INFO  : Context for 'APU' is selected.
01:42:22 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
01:42:22 INFO  : 'ps7_init' command is executed.
01:42:22 INFO  : 'ps7_post_config' command is executed.
01:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:23 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:23 INFO  : 'con' command is executed.
01:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:42:23 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
01:42:38 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
01:42:49 INFO  : Disconnected from the channel tcfchan#9.
01:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:50 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:42:50 INFO  : 'jtag frequency' command is executed.
01:42:52 INFO  : Context for 'APU' is selected.
01:42:53 INFO  : System reset is completed.
01:42:56 INFO  : 'after 3000' command is executed.
01:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:42:59 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
01:42:59 INFO  : Context for 'APU' is selected.
01:42:59 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
01:42:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:59 INFO  : Context for 'APU' is selected.
01:42:59 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
01:42:59 INFO  : 'ps7_init' command is executed.
01:42:59 INFO  : 'ps7_post_config' command is executed.
01:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:00 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:00 INFO  : 'con' command is executed.
01:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:43:00 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
01:43:26 INFO  : Checking for BSP changes to sync application flags for project 'base'...
01:43:30 INFO  : Disconnected from the channel tcfchan#10.
01:43:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:43:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:43:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:43:53 INFO  : 'jtag frequency' command is executed.
01:43:53 INFO  : Context for 'APU' is selected.
01:43:53 INFO  : System reset is completed.
01:43:56 INFO  : 'after 3000' command is executed.
01:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:43:59 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
01:43:59 INFO  : Context for 'APU' is selected.
01:43:59 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
01:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:59 INFO  : Context for 'APU' is selected.
01:43:59 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
01:44:00 INFO  : 'ps7_init' command is executed.
01:44:00 INFO  : 'ps7_post_config' command is executed.
01:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:00 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:00 INFO  : 'con' command is executed.
01:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:44:00 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
01:44:35 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
01:44:39 INFO  : Disconnected from the channel tcfchan#11.
01:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:44:40 INFO  : 'jtag frequency' command is executed.
01:44:42 INFO  : Context for 'APU' is selected.
01:44:42 INFO  : System reset is completed.
01:44:45 INFO  : 'after 3000' command is executed.
01:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:44:48 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
01:44:48 INFO  : Context for 'APU' is selected.
01:44:48 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
01:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:48 INFO  : Context for 'APU' is selected.
01:44:48 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
01:44:49 INFO  : 'ps7_init' command is executed.
01:44:49 INFO  : 'ps7_post_config' command is executed.
01:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:50 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:50 INFO  : 'con' command is executed.
01:44:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:44:50 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
01:45:15 INFO  : Checking for BSP changes to sync application flags for project 'h264'...
01:45:18 INFO  : Disconnected from the channel tcfchan#12.
01:45:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:19 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:45:19 ERROR : port closed
01:45:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:45:19 ERROR : port closed
01:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:45:23 INFO  : 'jtag frequency' command is executed.
01:45:23 INFO  : Context for 'APU' is selected.
01:45:23 INFO  : System reset is completed.
01:45:26 INFO  : 'after 3000' command is executed.
01:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:45:29 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
01:45:29 INFO  : Context for 'APU' is selected.
01:45:29 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
01:45:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:29 INFO  : Context for 'APU' is selected.
01:45:29 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
01:45:30 INFO  : 'ps7_init' command is executed.
01:45:30 INFO  : 'ps7_post_config' command is executed.
01:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:30 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:31 INFO  : 'con' command is executed.
01:45:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:45:31 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
01:46:21 INFO  : Disconnected from the channel tcfchan#13.
01:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:46:22 ERROR : port closed
01:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:46:22 ERROR : port closed
01:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:26 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:46:26 INFO  : 'jtag frequency' command is executed.
01:46:26 INFO  : Context for 'APU' is selected.
01:46:27 INFO  : System reset is completed.
01:46:30 INFO  : 'after 3000' command is executed.
01:46:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:46:33 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
01:46:33 INFO  : Context for 'APU' is selected.
01:46:33 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
01:46:33 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:33 INFO  : Context for 'APU' is selected.
01:46:33 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
01:46:33 INFO  : 'ps7_init' command is executed.
01:46:33 INFO  : 'ps7_post_config' command is executed.
01:46:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:34 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:34 INFO  : 'con' command is executed.
01:46:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:46:34 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
01:51:00 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
01:51:00 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
01:51:00 INFO  : Checking for BSP changes to sync application flags for project 'dualcam'...
01:51:38 INFO  : Result from executing command 'removePlatformRepo': 
01:51:50 INFO  : Hardware specification for platform project 'dualcam_wrapper' is updated.
01:52:06 ERROR : (XSDB Server)rm: lstat*.o: Invalid argument

01:52:06 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

01:52:25 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
01:52:25 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
01:52:25 INFO  : Checking for BSP changes to sync application flags for project 'dualcam'...
01:52:28 INFO  : The hardware specification used by project 'dualcam' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
01:52:28 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam\_ide\bitstream\dualcam_wrapper.bit' stored in project is removed.
01:52:28 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam\_ide\bitstream' in project 'dualcam'.
01:52:28 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:52:32 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam\_ide\psinit' in project 'dualcam'.
01:52:38 INFO  : Checking for BSP changes to sync application flags for project 'dualcam'...
01:52:42 INFO  : Disconnected from the channel tcfchan#14.
01:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:52:43 INFO  : 'jtag frequency' command is executed.
01:52:43 INFO  : Context for 'APU' is selected.
01:52:43 INFO  : System reset is completed.
01:52:46 INFO  : 'after 3000' command is executed.
01:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:52:50 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/_ide/bitstream/dualcam_wrapper.bit"
01:52:50 INFO  : Context for 'APU' is selected.
01:52:50 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/hw/dualcam_wrapper.xsa'.
01:52:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:50 INFO  : Context for 'APU' is selected.
01:52:50 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/_ide/psinit/ps7_init.tcl' is done.
01:52:50 INFO  : 'ps7_init' command is executed.
01:52:50 INFO  : 'ps7_post_config' command is executed.
01:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:51 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/Debug/dualcam.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:52:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:52:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/_ide/bitstream/dualcam_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/hw/dualcam_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam/Debug/dualcam.elf
configparams force-mem-access 0
----------------End of Script----------------

01:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:51 INFO  : 'con' command is executed.
01:52:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:52:51 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\dualcam_system\_ide\scripts\debugger_dualcam-default.tcl'
01:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:53:12 INFO  : 'jtag frequency' command is executed.
01:53:12 INFO  : Context for 'APU' is selected.
01:53:12 INFO  : System reset is completed.
01:53:15 INFO  : 'after 3000' command is executed.
01:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:53:18 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
01:53:18 INFO  : Context for 'APU' is selected.
01:53:18 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
01:53:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:53:18 INFO  : Context for 'APU' is selected.
01:53:18 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
01:53:19 INFO  : 'ps7_init' command is executed.
01:53:19 INFO  : 'ps7_post_config' command is executed.
01:53:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:19 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:53:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:53:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

01:53:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:19 INFO  : 'con' command is executed.
01:53:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:53:19 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\systemdebugger_base_system_standalone.tcl'
01:53:27 INFO  : Disconnected from the channel tcfchan#19.
01:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
01:53:28 INFO  : 'jtag frequency' command is executed.
01:53:28 INFO  : Context for 'APU' is selected.
01:53:28 INFO  : System reset is completed.
01:53:31 INFO  : 'after 3000' command is executed.
01:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
01:53:34 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
01:53:34 INFO  : Context for 'APU' is selected.
01:53:34 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
01:53:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:53:34 INFO  : Context for 'APU' is selected.
01:53:34 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
01:53:35 INFO  : 'ps7_init' command is executed.
01:53:35 INFO  : 'ps7_post_config' command is executed.
01:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:35 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

01:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:35 INFO  : 'con' command is executed.
01:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:53:35 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
01:53:49 WARN  : channel "tcfchan#19" closed
01:53:49 INFO  : Disconnected from the channel tcfchan#20.
22:45:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
22:45:45 INFO  : XSCT server has started successfully.
22:45:45 INFO  : plnx-install-location is set to ''
22:45:45 INFO  : Successfully done setting XSCT server connection channel  
22:45:45 INFO  : Successfully done setting workspace for the tool. 
22:45:46 INFO  : Platform repository initialization has completed.
22:45:46 INFO  : Successfully done query RDI_DATADIR 
22:45:46 INFO  : Registering command handlers for Vitis TCF services
22:45:53 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:46:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:46:04 INFO  : 'jtag frequency' command is executed.
22:46:04 INFO  : Context for 'APU' is selected.
22:46:04 INFO  : System reset is completed.
22:46:07 INFO  : 'after 3000' command is executed.
22:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:46:10 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
22:46:10 INFO  : Context for 'APU' is selected.
22:46:11 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
22:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:11 INFO  : Context for 'APU' is selected.
22:46:11 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
22:46:11 INFO  : 'ps7_init' command is executed.
22:46:11 INFO  : 'ps7_post_config' command is executed.
22:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:11 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:11 INFO  : 'con' command is executed.
22:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:11 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
22:47:08 INFO  : Disconnected from the channel tcfchan#1.
22:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:47:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:24 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:47:24 INFO  : 'jtag frequency' command is executed.
22:47:24 INFO  : Context for 'APU' is selected.
22:47:24 INFO  : System reset is completed.
22:47:27 INFO  : 'after 3000' command is executed.
22:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
22:47:30 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit"
22:47:30 INFO  : Context for 'APU' is selected.
22:47:30 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa'.
22:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:30 INFO  : Context for 'APU' is selected.
22:47:30 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl' is done.
22:47:31 INFO  : 'ps7_init' command is executed.
22:47:31 INFO  : 'ps7_post_config' command is executed.
22:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:31 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/bitstream/h264_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/hw/h264_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264/Debug/h264.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:32 INFO  : 'con' command is executed.
22:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:47:32 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\h264_system\_ide\scripts\debugger_h264-default.tcl'
22:52:17 INFO  : Checking for BSP changes to sync application flags for project 'base'...
22:52:24 INFO  : Disconnected from the channel tcfchan#2.
23:03:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
23:03:53 INFO  : XSCT server has started successfully.
23:03:53 INFO  : plnx-install-location is set to ''
23:03:53 INFO  : Successfully done setting XSCT server connection channel  
23:03:53 INFO  : Successfully done setting workspace for the tool. 
23:03:54 INFO  : Registering command handlers for Vitis TCF services
23:03:54 INFO  : Platform repository initialization has completed.
23:03:54 INFO  : Successfully done query RDI_DATADIR 
23:03:54 INFO  : Restoring global repository preferences: 
		 D:\Work\fpga\device-tree-xlnx-xilinx_v2021.1
23:04:01 INFO  : Result from executing command 'removePlatformRepo': 
23:04:08 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
23:04:12 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
23:04:30 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:04:30 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:04:30 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:04:40 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:04:48 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:04:48 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
23:04:48 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
23:04:48 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:04:52 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
23:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:04:55 INFO  : 'jtag frequency' command is executed.
23:04:55 INFO  : Context for 'APU' is selected.
23:04:56 INFO  : System reset is completed.
23:04:59 INFO  : 'after 3000' command is executed.
23:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:05:02 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:05:02 INFO  : Context for 'APU' is selected.
23:05:02 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:02 INFO  : Context for 'APU' is selected.
23:05:02 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:05:03 INFO  : 'ps7_init' command is executed.
23:05:03 INFO  : 'ps7_post_config' command is executed.
23:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:03 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:03 INFO  : 'con' command is executed.
23:05:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:03 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:05:15 INFO  : Disconnected from the channel tcfchan#4.
23:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:16 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:05:16 INFO  : 'jtag frequency' command is executed.
23:05:16 INFO  : Context for 'APU' is selected.
23:05:16 INFO  : System reset is completed.
23:05:19 INFO  : 'after 3000' command is executed.
23:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:05:23 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:05:23 INFO  : Context for 'APU' is selected.
23:05:23 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:05:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:23 INFO  : Context for 'APU' is selected.
23:05:23 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:05:23 INFO  : 'ps7_init' command is executed.
23:05:23 INFO  : 'ps7_post_config' command is executed.
23:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:24 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:24 INFO  : 'con' command is executed.
23:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:24 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:05:34 INFO  : Result from executing command 'removePlatformRepo': 
23:05:39 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
23:05:55 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
23:06:23 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:06:23 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:06:25 INFO  : Result from executing command 'removePlatformRepo': 
23:06:40 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
23:06:40 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
23:06:40 INFO  : Checking for BSP changes to sync application flags for project 'base'...
23:06:46 INFO  : Disconnected from the channel tcfchan#5.
23:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:47 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:06:47 ERROR : port closed
23:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:06:47 ERROR : port closed
23:06:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:06:53 INFO  : 'jtag frequency' command is executed.
23:06:53 INFO  : Context for 'APU' is selected.
23:06:53 INFO  : System reset is completed.
23:06:56 INFO  : 'after 3000' command is executed.
23:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:07:00 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:07:00 INFO  : Context for 'APU' is selected.
23:07:00 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:07:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:00 INFO  : Context for 'APU' is selected.
23:07:00 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:07:00 INFO  : 'ps7_init' command is executed.
23:07:00 INFO  : 'ps7_post_config' command is executed.
23:07:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:01 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:01 INFO  : 'con' command is executed.
23:07:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:07:01 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:07:32 INFO  : Disconnected from the channel tcfchan#11.
23:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:07:34 INFO  : 'jtag frequency' command is executed.
23:07:34 INFO  : Context for 'APU' is selected.
23:07:34 INFO  : System reset is completed.
23:07:37 INFO  : 'after 3000' command is executed.
23:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
23:07:41 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
23:07:41 INFO  : Context for 'APU' is selected.
23:07:41 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
23:07:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:41 INFO  : Context for 'APU' is selected.
23:07:41 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
23:07:41 INFO  : 'ps7_init' command is executed.
23:07:41 INFO  : 'ps7_post_config' command is executed.
23:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:42 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:42 INFO  : 'con' command is executed.
23:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:07:42 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
23:08:21 INFO  : Disconnected from the channel tcfchan#12.
00:22:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
00:22:24 INFO  : XSCT server has started successfully.
00:22:24 INFO  : Successfully done setting XSCT server connection channel  
00:22:24 INFO  : plnx-install-location is set to ''
00:22:24 INFO  : Successfully done setting workspace for the tool. 
00:22:25 INFO  : Platform repository initialization has completed.
00:22:26 INFO  : Registering command handlers for Vitis TCF services
00:22:26 INFO  : Successfully done query RDI_DATADIR 
00:22:26 INFO  : Restoring global repository preferences: 
		 D:\Work\fpga\device-tree-xlnx-xilinx_v2021.1
00:22:34 INFO  : Result from executing command 'removePlatformRepo': 
00:22:39 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
00:22:56 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
00:23:13 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
00:23:13 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
00:23:14 INFO  : Checking for BSP changes to sync application flags for project 'base'...
00:23:26 INFO  : Checking for BSP changes to sync application flags for project 'base'...
00:23:33 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:23:33 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
00:23:33 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
00:23:33 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:23:36 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
00:23:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:23:39 INFO  : 'jtag frequency' command is executed.
00:23:39 INFO  : Context for 'APU' is selected.
00:23:40 INFO  : System reset is completed.
00:23:43 INFO  : 'after 3000' command is executed.
00:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:23:46 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
00:23:46 INFO  : Context for 'APU' is selected.
00:23:46 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
00:23:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:46 INFO  : Context for 'APU' is selected.
00:23:46 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
00:23:47 INFO  : 'ps7_init' command is executed.
00:23:47 INFO  : 'ps7_post_config' command is executed.
00:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:47 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:47 INFO  : 'con' command is executed.
00:23:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:23:47 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:23:54 INFO  : Disconnected from the channel tcfchan#4.
00:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:23:56 ERROR : port closed
00:23:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:23:56 ERROR : port closed
00:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:24:00 INFO  : 'jtag frequency' command is executed.
00:24:00 INFO  : Context for 'APU' is selected.
00:24:01 INFO  : System reset is completed.
00:24:04 INFO  : 'after 3000' command is executed.
00:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:24:07 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
00:24:07 INFO  : Context for 'APU' is selected.
00:24:07 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
00:24:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:07 INFO  : Context for 'APU' is selected.
00:24:07 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
00:24:08 INFO  : 'ps7_init' command is executed.
00:24:08 INFO  : 'ps7_post_config' command is executed.
00:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:08 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:08 INFO  : 'con' command is executed.
00:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:24:08 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:24:14 INFO  : Disconnected from the channel tcfchan#5.
00:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:15 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:24:15 ERROR : port closed
00:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:24:15 ERROR : port closed
00:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:21 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:24:21 INFO  : 'jtag frequency' command is executed.
00:24:21 INFO  : Context for 'APU' is selected.
00:24:21 INFO  : System reset is completed.
00:24:24 INFO  : 'after 3000' command is executed.
00:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:24:28 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
00:24:28 INFO  : Context for 'APU' is selected.
00:24:28 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
00:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:28 INFO  : Context for 'APU' is selected.
00:24:28 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
00:24:29 INFO  : 'ps7_init' command is executed.
00:24:29 INFO  : 'ps7_post_config' command is executed.
00:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:29 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:29 INFO  : 'con' command is executed.
00:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:24:29 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:24:58 INFO  : Disconnected from the channel tcfchan#6.
00:24:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:25:00 INFO  : 'jtag frequency' command is executed.
00:25:00 INFO  : Context for 'APU' is selected.
00:25:00 INFO  : System reset is completed.
00:25:03 INFO  : 'after 3000' command is executed.
00:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:25:06 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
00:25:06 INFO  : Context for 'APU' is selected.
00:25:06 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
00:25:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:06 INFO  : Context for 'APU' is selected.
00:25:06 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
00:25:06 INFO  : 'ps7_init' command is executed.
00:25:06 INFO  : 'ps7_post_config' command is executed.
00:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:07 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:07 INFO  : 'con' command is executed.
00:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:25:07 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:25:24 INFO  : Disconnected from the channel tcfchan#7.
00:41:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
00:41:32 INFO  : XSCT server has started successfully.
00:41:32 INFO  : plnx-install-location is set to ''
00:41:32 INFO  : Successfully done setting XSCT server connection channel  
00:41:32 INFO  : Successfully done setting workspace for the tool. 
00:41:33 INFO  : Platform repository initialization has completed.
00:41:33 INFO  : Registering command handlers for Vitis TCF services
00:41:34 INFO  : Successfully done query RDI_DATADIR 
00:41:34 INFO  : Restoring global repository preferences: 
		 D:\Work\fpga\device-tree-xlnx-xilinx_v2021.1
00:41:44 INFO  : Result from executing command 'removePlatformRepo': 
00:41:49 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
00:41:54 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
00:42:12 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
00:42:12 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
00:42:12 INFO  : Checking for BSP changes to sync application flags for project 'base'...
00:42:15 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:42:15 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
00:42:15 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
00:42:15 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:42:19 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
00:42:40 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
00:42:40 INFO  : Result from executing command 'getPlatforms': base_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/base_wrapper.xpfm;dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
00:42:42 INFO  : Result from executing command 'removePlatformRepo': 
00:42:57 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
00:42:57 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
00:42:57 INFO  : Checking for BSP changes to sync application flags for project 'base'...
00:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:43:08 INFO  : 'jtag frequency' command is executed.
00:43:08 INFO  : Context for 'APU' is selected.
00:43:08 INFO  : System reset is completed.
00:43:11 INFO  : 'after 3000' command is executed.
00:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:43:14 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
00:43:14 INFO  : Context for 'APU' is selected.
00:43:14 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
00:43:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:14 INFO  : Context for 'APU' is selected.
00:43:14 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
00:43:15 INFO  : 'ps7_init' command is executed.
00:43:15 INFO  : 'ps7_post_config' command is executed.
00:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : 'con' command is executed.
00:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:15 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:43:24 INFO  : Disconnected from the channel tcfchan#8.
00:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:43:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:43:39 INFO  : 'jtag frequency' command is executed.
00:43:39 INFO  : Context for 'APU' is selected.
00:43:39 INFO  : System reset is completed.
00:43:42 INFO  : 'after 3000' command is executed.
00:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:43:46 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
00:43:46 INFO  : Context for 'APU' is selected.
00:43:46 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
00:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:46 INFO  : Context for 'APU' is selected.
00:43:46 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
00:43:47 INFO  : 'ps7_init' command is executed.
00:43:47 INFO  : 'ps7_post_config' command is executed.
00:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:47 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:47 INFO  : 'con' command is executed.
00:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:43:47 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:44:09 INFO  : Disconnected from the channel tcfchan#9.
00:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:44:11 INFO  : 'jtag frequency' command is executed.
00:44:11 INFO  : Context for 'APU' is selected.
00:44:11 INFO  : System reset is completed.
00:44:14 INFO  : 'after 3000' command is executed.
00:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
00:44:17 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
00:44:17 INFO  : Context for 'APU' is selected.
00:44:17 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
00:44:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:17 INFO  : Context for 'APU' is selected.
00:44:17 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
00:44:17 INFO  : 'ps7_init' command is executed.
00:44:17 INFO  : 'ps7_post_config' command is executed.
00:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:18 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:18 INFO  : 'con' command is executed.
00:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:44:18 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
00:44:27 INFO  : Disconnected from the channel tcfchan#10.
20:30:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\temp_xsdb_launch_script.tcl
20:30:35 INFO  : XSCT server has started successfully.
20:30:35 INFO  : Successfully done setting XSCT server connection channel  
20:30:35 INFO  : plnx-install-location is set to ''
20:30:35 INFO  : Successfully done setting workspace for the tool. 
20:30:35 INFO  : Platform repository initialization has completed.
20:30:35 INFO  : Registering command handlers for Vitis TCF services
20:30:36 INFO  : Successfully done query RDI_DATADIR 
20:30:36 INFO  : Restoring global repository preferences: 
		 D:\Work\fpga\device-tree-xlnx-xilinx_v2021.1
20:31:30 INFO  : Result from executing command 'removePlatformRepo': 
20:31:35 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
20:31:50 INFO  : Hardware specification for platform project 'base_wrapper' is updated.
20:32:27 INFO  : Result from executing command 'getProjects': base_wrapper;dualcam_wrapper;h264_wrapper
20:32:27 INFO  : Result from executing command 'getPlatforms': dualcam_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/dualcam_wrapper/export/dualcam_wrapper/dualcam_wrapper.xpfm;h264_wrapper|D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/h264_wrapper/export/h264_wrapper/h264_wrapper.xpfm
20:32:27 INFO  : Checking for BSP changes to sync application flags for project 'base'...
20:32:34 INFO  : The hardware specification used by project 'base' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:32:34 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream\base_wrapper.bit' stored in project is removed.
20:32:34 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\bitstream' in project 'base'.
20:32:34 INFO  : The file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:32:37 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base\_ide\psinit' in project 'base'.
20:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:32:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:32:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:33:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:33:09 INFO  : 'jtag frequency' command is executed.
20:33:09 INFO  : Context for 'APU' is selected.
20:33:09 INFO  : System reset is completed.
20:33:12 INFO  : 'after 3000' command is executed.
20:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
20:33:15 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
20:33:15 INFO  : Context for 'APU' is selected.
20:33:16 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
20:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:16 INFO  : Context for 'APU' is selected.
20:33:16 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
20:33:16 INFO  : 'ps7_init' command is executed.
20:33:16 INFO  : 'ps7_post_config' command is executed.
20:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:16 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:16 INFO  : 'con' command is executed.
20:33:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:33:16 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
20:34:00 INFO  : Disconnected from the channel tcfchan#4.
20:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:01 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:34:01 ERROR : port closed
20:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:34:01 ERROR : port closed
20:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:34:05 INFO  : 'jtag frequency' command is executed.
20:34:05 INFO  : Context for 'APU' is selected.
20:34:06 INFO  : System reset is completed.
20:34:09 INFO  : 'after 3000' command is executed.
20:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
20:34:12 INFO  : Device configured successfully with "D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit"
20:34:12 INFO  : Context for 'APU' is selected.
20:34:12 INFO  : Hardware design and registers information is loaded from 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa'.
20:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:12 INFO  : Context for 'APU' is selected.
20:34:12 INFO  : Sourcing of 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl' is done.
20:34:12 INFO  : 'ps7_init' command is executed.
20:34:12 INFO  : 'ps7_post_config' command is executed.
20:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:13 INFO  : The application 'D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/bitstream/base_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base_wrapper/export/base_wrapper/hw/base_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Work/fpga/zynq_cam_isp_demo/zynq_cam_isp_demo.vitis/base/Debug/base.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:13 INFO  : 'con' command is executed.
20:34:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:13 INFO  : Launch script is exported to file 'D:\Work\fpga\zynq_cam_isp_demo\zynq_cam_isp_demo.vitis\base_system\_ide\scripts\debugger_base-default.tcl'
20:34:20 INFO  : Disconnected from the channel tcfchan#5.
