J. R. Ahlbin, L. W. Massengill, B. L. Bhuva, B. Narasimham, M. J. Gadlage, and P. H. Eaton. 2009. Single-event transient pulse quenching in advanced CMOS logic circuits. IEEE Trans. Nucl. Sci. 56, 6, 3050--3056.
O. A. Amusan, A. F. Witulski, L. W. Massengill, B. L. Bhuva, P. R. Fleming, M. L. Alles, A. L. Sternberg, J. D. Black, and R. D. Schrimpf. 2006. Charge collection and charge sharing in a 130 nm CMOS technology. IEEE Trans. Nucl. Sci. 53, 6, 3253--3258.
H. Asadi, M. B. Tahoori, M. Fazeli, and S. G. Miremadi. 2012. Efficient algorithms to accurately compute derating factors of digital circuits. Microelectron. Reliab. 52, 6, 1215--1226.
R. C. Baumann. 2002. The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction. IEDM Tech. Digest. 329--332.
R. C. Baumann. 2005. Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans. Device Mater. Reliab. 5, 3, 305--316.
L. Biwei, L. Bin, L. Zheng, and Z. Zhenyu. 2009. The effect of re-convergence on SER estimation in combinational circuits. IEEE Trans. Nucl. Sci. 56, 6, 3122--3129.
J. D. Black, A. L. Sternberg, M. L. Alles, A. F. Witulski, B. L. Bhuva, L. W. Massengill, J. M. Benedetto, M. P. Baze, J. L. Wert, and M. G. Hubert. 2005. HBD layout isolation techniques for multiple node charge collection mitigation. IEEE Trans. Nucl. Sci. 52, 6, 2536--2541.
J. D. Black, D. R. Ball II, W. H. Robinson, D. M. Fleetwood, R. D. Schrimpf, R. A. Reed, D. A. Black, K. M. Warren, A. D. Tipton, P. E. Dodd, N. F. Haddad, M. A. Xapsos, H. S. Kim, and M. Friendlich. 2008. Characterizing SRAM single event upset in terms of single and multiple node charge collection. IEEE Trans. Nucl. Sci. 55, 6, 2943--2947.
J. D. Black, P. E. Dodd, and K. M. Warren. 2013. Physics of multiple-node charge collection and impacts on single-event characterization and soft error prediction. IEEE Trans. Nucl. Sci. 60, 3, 1836--1851.
S. Buchner, M. Baze, D. Brown, D. McMorrow, and J. Melinger. 1997. Comparison of error rates in combinational and sequential logic. IEEE Trans. Nucl. Sci. 44, 6, 2209--2216.
T. Calin, M. Nicolaidis, and R. Velazco. 1996. Upset hardened memory design for submicron CMOS technology. IEEE Trans. Nucl. Sci. 43, 6, 2874--2878.
E. H. Cannon. 2010. Soft errors from neutron and proton-induced multiple-node events. In Proceedings of the International Reliability Physics Symposium. 1019--1025.
M. C. Casey, A. R. Duncan, B. L. Bhuva, W. H. Robinson, and L. W. Massengill. 2008. Simulation study on the effect of multiple node charge collection on error cross-section in CMOS sequential logic. IEEE Trans. Nucl. Sci. 55, 6, 3136--3140.
V. Ferlet Cavrois, V. Pouget, D. McMorrow, J. R. Schwank, N. Fel, F. Essely, R. S. Flores, P. Paillet, M. Gaillardin, D. Kobayashi, J. S. Melinger, O. Duhamel, P. E. Dodd, and M. R. Shaneyfelt. 2008. Investigation of the propagation induced pulse broadening (PIPB) effect on single event transients in SOI and bulk inverter chains. IEEE Trans. Nucl. Sci. 55, 6, 2842--2853.
C. L. Chen , M. Y. Hsiao, Error-correcting codes for semiconductor memory applications: a state-of-the-art review, IBM Journal of Research and Development, v.28 n.2, p.124-134, March 1984[doi>10.1147/rd.282.0124]
S. Chen, Y. Du, B. Liu, and J. Qin. 2014. Calculating the soft error vulnerabilities of combinational circuits by re-considering the sensitive area. IEEE Trans. Nucl. Sci. 61, 1, 646--653.
K. Dick. 2010. Fault de-interleaving for reliability in high-speed circuits. Master's Thesis. Vanderbilt University, Nashville, TN.
P. E. Dodd, M. R. Shaneyfelt, J. R. Schwank, and J. A. Felix. 2010. Current and future challenges in radiation effects on CMOS electronics. IEEE Trans. Nucl. Sci. 57, 4, 1747--1763.
Mojtaba Ebrahimi , Hossein Asadi , Mehdi B. Tahoori, A layout-based approach for multiple event transient analysis, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488858]
V. Ferlet-Cavrois, L. W. Massengill, and P. Gouker. 2013. Single event transients in digital CMOS - A review. IEEE Trans. Nucl. Sci. 60, 3, 1767--1790.
B. Gill, N. Seifert, and V. Zia. 2009. Comparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node. In Proceedings of the IEEE International Reliability Physics Symposium. 199--205.
R. Harada, Y. Mitsuyama, M. Hashimoto, and T. Onoye. 2011. Neutron induced single event multiple transients with voltage scaling and body biasing. In Proceedings of the International Reliability Physics Symposium. 3C.4.1--3C.4.5.
T. A. Hawkins. 2009. CF floating point multiplier. OpenCores. http://opencores.org /project,cf_fp_mul.
J. Hayes. 1997. ISCAS85 high level models. http://www.eecs.umich.edu/âˆ¼jhayes/iscas.restore/benchmark.html.
B. T. Kiddie, W. H. Robinson, and D. B. Limbrick. 2013. Single-event multiple-transient (SEMT): Circuit characterization and analysis. In Proceedings of the IEEE Workshop on Silicon Errors in Logic -- System Effects.
Bradley T. Kiddie , William H. Robinson, Alternative Standard Cell Placement Strategies for Single-Event Multiple-Transient Mitigation, Proceedings of the 2014 IEEE Computer Society Annual Symposium on VLSI, p.589-594, July 09-11, 2014[doi>10.1109/ISVLSI.2014.37]
D. B. Limbrick, D. A. Black, K. Dick, N. M. Atkinson, N. J. Gaspard, J. D. Black, W. H. Robinson, and A. F. Witulski. 2011. Impact of logic synthesis on soft error vulnerability using a 90-nm bulk CMOS digital cell library. In Proceedings of the IEEE SoutheastCon. 430--434.
D. Lunardini, B. Narasimham, V. Ramachandran, V. Srinivasan, R. D. Schrimpf, and W. H. Robinson. 2004. A performance comparison between hardened-by-design and conventional-design standard cells. In Proceedings of the Workshop on Radiation Effects on Components and Systems (RADECS'04).
N. N. Mahatme, S. Jagannathan, T. D. Loveless, L. W. Massengill, B. L. Bhuva, S.-J. Wen, and R. Wong. 2011. Comparison of combinational and sequential error rates for a deep submicron process. IEEE Trans. Nucl. Sci. 58, 6, 2719--2725.
N. N. Mahatme, I. Chatterjee, A. Patki, D. B. Limbrick, B. L. Bhuva, R. D. Schrimpf, and W. H. Robinson. 2013. An efficient technique to select logic nodes for single event transient pulse-width reduction. Microelectron. Reliab. 53, 1, 114--117.
L. Massengill and P. Tuinenga. 2008. Single-event transient pulse propagation in digital CMOS. IEEE Trans. Nucl. Sci. 55, 6, 2861--2871.
T. C. May and M. H. Woods. 1979. Alpha-particle-induced soft errors in dynamic memories. IEEE Trans. Electro. Dev. 26, 1, 2--9.
Natasa Miskov-Zivanov , Diana Marculescu, A systematic approach to modeling and analysis of transient faults in logic circuits, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.408-413, March 16-18, 2009[doi>10.1109/ISQED.2009.4810329]
Natasa Miskov-Zivanov , Diana Marculescu, Multiple transient faults in combinational and sequential circuits: a systematic approach, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.10, p.1614-1627, October 2010[doi>10.1109/TCAD.2010.2061131]
B. Narasimham. 2008. Characterization of heavy-ion, neutron and alpha particle-induced single-event transient pulse widths in advanced CMOS technologies. Ph.D. Dissertation, Vanderbilt University, Nashville, TN.
S. N. Pagliarini, F. Kastensmidt, L. Entrena, A. Lindoso, and E. S. Millan. 2011. Analyzing the impact of single-event-induced charge sharing in complex circuits. IEEE Trans. Nucl. Sci. 58, 6, 2768--2775.
H. M. Quinn, D. A. Black, W. H. Robinson, and S. P. Buchner. 2013. Fault simulation and emulation tools to augment radiation-hardness assurance testing. IEEE Trans. Nucl. Sci. 60, 3, 2119--2142.
N. Seifert, B. Gill, S. Jahinuzzaman, J. Basile, V. Ambrose, Q. Shi, R. Allmon, and A. Bramnik. 2012. Soft error susceptibilities of 22 nm tri-gate devices. IEEE Trans. Nucl. Sci. 59, 6, 2666--2673.
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
V. Srinivasan, A. L. Sternberg, A. R. Duncan, W. H. Robinson, B. L. Bhuva, and L. W. Massengill. 2005. Single-event mitigation in combinational logic using targeted data path hardening. IEEE Trans. Nucl. Sci. 52, 6, 2516--2523.
Synopsys. 2010. Synopsys TetraMAX ATPG. http://www.synopsys.com/Tools/Implementation/ RTLSynthesis/Pages/TetraMAXATPG.aspx.
Synopsys. 2012. Synopsys University Program. http://www.synopsys.com/Community/UniversityProgram/Pages/default.aspx.
A. D. Tipton, J. A. Pellish, J. M. Hutson, R. C. Baumann, X. Deng, A. Marshall, M. A. Xapsos, H. S. Kim, M. R. Friendlich, M. J. Campola, C. M. Seidleck, K. A. LaBel, M. H. Mendenhall, R. A. Reed, R. D. Schrimpf, R. A. Weller, and J. D. Black. 2008. Device-orientation effects on multiple-bit upset in 65 nm SRAMs. IEEE Trans. Nucl. Sci. 55, 6, 2880--2885.
Swagath Venkataramani , Vinay K. Chippa , Srimat T. Chakradhar , Kaushik Roy , Anand Raghunathan, Quality programmable vector processors for approximate computing, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540710]
Fan Wang , Vishwani D. Agrawal, Single Event Upset: An Embedded Tutorial, Proceedings of the 21st International Conference on VLSI Design, p.429-434, January 04-08, 2008[doi>10.1109/VLSI.2008.28]
F. Wrobel, J.-M. Palau, M. C. Calvet, O. Bersillon, and H. Duarte. 2000. Incidence of multi-particle events on soft error rates caused by n--Si nuclear reactions. IEEE Trans. Nucl. Sci. 47, 6, 2580--2585.
Du Yankang , Chen Shuming , Liu Biwei, Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells, Microelectronics Journal, v.44 n.2, p.65-71, February, 2013[doi>10.1016/j.mejo.2012.11.011]
