<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/uvd_v7_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - uvd_v7_0.c<span style="font-size: 80%;"> (source / <a href="uvd_v7_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">654</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">42</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2016 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/firmware.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;amdgpu_uvd.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;amdgpu_cs.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;soc15.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;soc15d.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;soc15_common.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;mmsch_v1_0.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;uvd/uvd_7_0_offset.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;uvd/uvd_7_0_sh_mask.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;vce/vce_4_0_offset.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;vce/vce_4_0_default.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;vce/vce_4_0_sh_mask.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;nbif/nbif_6_1_offset.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;mmhub/mmhub_1_0_offset.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;mmhub/mmhub_1_0_sh_mask.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;ivsrcid/uvd/irqsrcs_uvd_7_0.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : #define mmUVD_PG0_CC_UVD_HARVESTING                                                                    0x00c7</a>
<a name="45"><span class="lineNum">      45 </span>            : #define mmUVD_PG0_CC_UVD_HARVESTING_BASE_IDX                                                           1</a>
<a name="46"><span class="lineNum">      46 </span>            : //UVD_PG0_CC_UVD_HARVESTING</a>
<a name="47"><span class="lineNum">      47 </span>            : #define UVD_PG0_CC_UVD_HARVESTING__UVD_DISABLE__SHIFT                                                         0x1</a>
<a name="48"><span class="lineNum">      48 </span>            : #define UVD_PG0_CC_UVD_HARVESTING__UVD_DISABLE_MASK                                                           0x00000002L</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            : #define UVD7_MAX_HW_INSTANCES_VEGA20                    2</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : static void uvd_v7_0_set_ring_funcs(struct amdgpu_device *adev);</a>
<a name="53"><span class="lineNum">      53 </span>            : static void uvd_v7_0_set_enc_ring_funcs(struct amdgpu_device *adev);</a>
<a name="54"><span class="lineNum">      54 </span>            : static void uvd_v7_0_set_irq_funcs(struct amdgpu_device *adev);</a>
<a name="55"><span class="lineNum">      55 </span>            : static int uvd_v7_0_start(struct amdgpu_device *adev);</a>
<a name="56"><span class="lineNum">      56 </span>            : static void uvd_v7_0_stop(struct amdgpu_device *adev);</a>
<a name="57"><span class="lineNum">      57 </span>            : static int uvd_v7_0_sriov_start(struct amdgpu_device *adev);</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : static int amdgpu_ih_clientid_uvds[] = {</a>
<a name="60"><span class="lineNum">      60 </span>            :         SOC15_IH_CLIENTID_UVD,</a>
<a name="61"><span class="lineNum">      61 </span>            :         SOC15_IH_CLIENTID_UVD1</a>
<a name="62"><span class="lineNum">      62 </span>            : };</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : /**</a>
<a name="65"><span class="lineNum">      65 </span>            :  * uvd_v7_0_ring_get_rptr - get read pointer</a>
<a name="66"><span class="lineNum">      66 </span>            :  *</a>
<a name="67"><span class="lineNum">      67 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="68"><span class="lineNum">      68 </span>            :  *</a>
<a name="69"><span class="lineNum">      69 </span>            :  * Returns the current hardware read pointer</a>
<a name="70"><span class="lineNum">      70 </span>            :  */</a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 : static uint64_t uvd_v7_0_ring_get_rptr(struct amdgpu_ring *ring)</span></a>
<a name="72"><span class="lineNum">      72 </span>            : {</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         return RREG32_SOC15(UVD, ring-&gt;me, mmUVD_RBC_RB_RPTR);</span></a>
<a name="76"><span class="lineNum">      76 </span>            : }</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            : /**</a>
<a name="79"><span class="lineNum">      79 </span>            :  * uvd_v7_0_enc_ring_get_rptr - get enc read pointer</a>
<a name="80"><span class="lineNum">      80 </span>            :  *</a>
<a name="81"><span class="lineNum">      81 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="82"><span class="lineNum">      82 </span>            :  *</a>
<a name="83"><span class="lineNum">      83 </span>            :  * Returns the current hardware enc read pointer</a>
<a name="84"><span class="lineNum">      84 </span>            :  */</a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 : static uint64_t uvd_v7_0_enc_ring_get_rptr(struct amdgpu_ring *ring)</span></a>
<a name="86"><span class="lineNum">      86 </span>            : {</a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         if (ring == &amp;adev-&gt;uvd.inst[ring-&gt;me].ring_enc[0])</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 return RREG32_SOC15(UVD, ring-&gt;me, mmUVD_RB_RPTR);</span></a>
<a name="91"><span class="lineNum">      91 </span>            :         else</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :                 return RREG32_SOC15(UVD, ring-&gt;me, mmUVD_RB_RPTR2);</span></a>
<a name="93"><span class="lineNum">      93 </span>            : }</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span>            : /**</a>
<a name="96"><span class="lineNum">      96 </span>            :  * uvd_v7_0_ring_get_wptr - get write pointer</a>
<a name="97"><span class="lineNum">      97 </span>            :  *</a>
<a name="98"><span class="lineNum">      98 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="99"><span class="lineNum">      99 </span>            :  *</a>
<a name="100"><span class="lineNum">     100 </span>            :  * Returns the current hardware write pointer</a>
<a name="101"><span class="lineNum">     101 </span>            :  */</a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 : static uint64_t uvd_v7_0_ring_get_wptr(struct amdgpu_ring *ring)</span></a>
<a name="103"><span class="lineNum">     103 </span>            : {</a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :         return RREG32_SOC15(UVD, ring-&gt;me, mmUVD_RBC_RB_WPTR);</span></a>
<a name="107"><span class="lineNum">     107 </span>            : }</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            : /**</a>
<a name="110"><span class="lineNum">     110 </span>            :  * uvd_v7_0_enc_ring_get_wptr - get enc write pointer</a>
<a name="111"><span class="lineNum">     111 </span>            :  *</a>
<a name="112"><span class="lineNum">     112 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="113"><span class="lineNum">     113 </span>            :  *</a>
<a name="114"><span class="lineNum">     114 </span>            :  * Returns the current hardware enc write pointer</a>
<a name="115"><span class="lineNum">     115 </span>            :  */</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 : static uint64_t uvd_v7_0_enc_ring_get_wptr(struct amdgpu_ring *ring)</span></a>
<a name="117"><span class="lineNum">     117 </span>            : {</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell)</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 return *ring-&gt;wptr_cpu_addr;</span></a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :         if (ring == &amp;adev-&gt;uvd.inst[ring-&gt;me].ring_enc[0])</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 return RREG32_SOC15(UVD, ring-&gt;me, mmUVD_RB_WPTR);</span></a>
<a name="125"><span class="lineNum">     125 </span>            :         else</a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :                 return RREG32_SOC15(UVD, ring-&gt;me, mmUVD_RB_WPTR2);</span></a>
<a name="127"><span class="lineNum">     127 </span>            : }</a>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<a name="129"><span class="lineNum">     129 </span>            : /**</a>
<a name="130"><span class="lineNum">     130 </span>            :  * uvd_v7_0_ring_set_wptr - set write pointer</a>
<a name="131"><span class="lineNum">     131 </span>            :  *</a>
<a name="132"><span class="lineNum">     132 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="133"><span class="lineNum">     133 </span>            :  *</a>
<a name="134"><span class="lineNum">     134 </span>            :  * Commits the write pointer to the hardware</a>
<a name="135"><span class="lineNum">     135 </span>            :  */</a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 : static void uvd_v7_0_ring_set_wptr(struct amdgpu_ring *ring)</span></a>
<a name="137"><span class="lineNum">     137 </span>            : {</a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :         WREG32_SOC15(UVD, ring-&gt;me, mmUVD_RBC_RB_WPTR, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 : }</span></a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            : /**</a>
<a name="144"><span class="lineNum">     144 </span>            :  * uvd_v7_0_enc_ring_set_wptr - set enc write pointer</a>
<a name="145"><span class="lineNum">     145 </span>            :  *</a>
<a name="146"><span class="lineNum">     146 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="147"><span class="lineNum">     147 </span>            :  *</a>
<a name="148"><span class="lineNum">     148 </span>            :  * Commits the enc write pointer to the hardware</a>
<a name="149"><span class="lineNum">     149 </span>            :  */</a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 : static void uvd_v7_0_enc_ring_set_wptr(struct amdgpu_ring *ring)</span></a>
<a name="151"><span class="lineNum">     151 </span>            : {</a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="155"><span class="lineNum">     155 </span>            :                 /* XXX check if swapping is necessary on BE */</a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :                 *ring-&gt;wptr_cpu_addr = lower_32_bits(ring-&gt;wptr);</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 WDOORBELL32(ring-&gt;doorbell_index, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="159"><span class="lineNum">     159 </span>            :         }</a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         if (ring == &amp;adev-&gt;uvd.inst[ring-&gt;me].ring_enc[0])</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, ring-&gt;me, mmUVD_RB_WPTR,</span></a>
<a name="163"><span class="lineNum">     163 </span>            :                         lower_32_bits(ring-&gt;wptr));</a>
<a name="164"><span class="lineNum">     164 </span>            :         else</a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, ring-&gt;me, mmUVD_RB_WPTR2,</span></a>
<a name="166"><span class="lineNum">     166 </span>            :                         lower_32_bits(ring-&gt;wptr));</a>
<a name="167"><span class="lineNum">     167 </span>            : }</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            : /**</a>
<a name="170"><span class="lineNum">     170 </span>            :  * uvd_v7_0_enc_ring_test_ring - test if UVD ENC ring is working</a>
<a name="171"><span class="lineNum">     171 </span>            :  *</a>
<a name="172"><span class="lineNum">     172 </span>            :  * @ring: the engine to test on</a>
<a name="173"><span class="lineNum">     173 </span>            :  *</a>
<a name="174"><span class="lineNum">     174 </span>            :  */</a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 : static int uvd_v7_0_enc_ring_test_ring(struct amdgpu_ring *ring)</span></a>
<a name="176"><span class="lineNum">     176 </span>            : {</a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="178"><span class="lineNum">     178 </span>            :         uint32_t rptr;</a>
<a name="179"><span class="lineNum">     179 </span>            :         unsigned i;</a>
<a name="180"><span class="lineNum">     180 </span>            :         int r;</a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="183"><span class="lineNum">     183 </span>            :                 return 0;</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_alloc(ring, 16);</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="187"><span class="lineNum">     187 </span>            :                 return r;</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         rptr = amdgpu_ring_get_rptr(ring);</span></a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, HEVC_ENC_CMD_END);</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :                 if (amdgpu_ring_get_rptr(ring) != rptr)</span></a>
<a name="196"><span class="lineNum">     196 </span>            :                         break;</a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="198"><span class="lineNum">     198 </span>            :         }</a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         if (i &gt;= adev-&gt;usec_timeout)</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 r = -ETIMEDOUT;</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :         return r;</a>
<a name="204"><span class="lineNum">     204 </span>            : }</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span>            : /**</a>
<a name="207"><span class="lineNum">     207 </span>            :  * uvd_v7_0_enc_get_create_msg - generate a UVD ENC create msg</a>
<a name="208"><span class="lineNum">     208 </span>            :  *</a>
<a name="209"><span class="lineNum">     209 </span>            :  * @ring: ring we should submit the msg to</a>
<a name="210"><span class="lineNum">     210 </span>            :  * @handle: session handle to use</a>
<a name="211"><span class="lineNum">     211 </span>            :  * @bo: amdgpu object for which we query the offset</a>
<a name="212"><span class="lineNum">     212 </span>            :  * @fence: optional fence to return</a>
<a name="213"><span class="lineNum">     213 </span>            :  *</a>
<a name="214"><span class="lineNum">     214 </span>            :  * Open up a stream for HW test</a>
<a name="215"><span class="lineNum">     215 </span>            :  */</a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 : static int uvd_v7_0_enc_get_create_msg(struct amdgpu_ring *ring, uint32_t handle,</span></a>
<a name="217"><span class="lineNum">     217 </span>            :                                        struct amdgpu_bo *bo,</a>
<a name="218"><span class="lineNum">     218 </span>            :                                        struct dma_fence **fence)</a>
<a name="219"><span class="lineNum">     219 </span>            : {</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :         const unsigned ib_size_dw = 16;</span></a>
<a name="221"><span class="lineNum">     221 </span>            :         struct amdgpu_job *job;</a>
<a name="222"><span class="lineNum">     222 </span>            :         struct amdgpu_ib *ib;</a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         struct dma_fence *f = NULL;</span></a>
<a name="224"><span class="lineNum">     224 </span>            :         uint64_t addr;</a>
<a name="225"><span class="lineNum">     225 </span>            :         int i, r;</a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :         r = amdgpu_job_alloc_with_ib(ring-&gt;adev, ib_size_dw * 4,</span></a>
<a name="228"><span class="lineNum">     228 </span>            :                                         AMDGPU_IB_POOL_DIRECT, &amp;job);</a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="230"><span class="lineNum">     230 </span>            :                 return r;</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :         ib = &amp;job-&gt;ibs[0];</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :         addr = amdgpu_bo_gpu_offset(bo);</span></a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span>            :         ib-&gt;length_dw = 0;</a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000018;</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000001; /* session info */</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = handle;</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000000;</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(addr);</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = addr;</span></a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000014;</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000002; /* task info */</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x0000001c;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000000;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000000;</span></a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000008;</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x08000001; /* op initialize */</span></a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         for (i = ib-&gt;length_dw; i &lt; ib_size_dw; ++i)</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[i] = 0x0;</span></a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :         r = amdgpu_job_submit_direct(job, ring, &amp;f);</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="257"><span class="lineNum">     257 </span>            :                 goto err;</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 :         if (fence)</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 *fence = dma_fence_get(f);</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :         dma_fence_put(f);</span></a>
<a name="262"><span class="lineNum">     262 </span>            :         return 0;</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            : err:</a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         amdgpu_job_free(job);</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="267"><span class="lineNum">     267 </span>            : }</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span>            : /**</a>
<a name="270"><span class="lineNum">     270 </span>            :  * uvd_v7_0_enc_get_destroy_msg - generate a UVD ENC destroy msg</a>
<a name="271"><span class="lineNum">     271 </span>            :  *</a>
<a name="272"><span class="lineNum">     272 </span>            :  * @ring: ring we should submit the msg to</a>
<a name="273"><span class="lineNum">     273 </span>            :  * @handle: session handle to use</a>
<a name="274"><span class="lineNum">     274 </span>            :  * @bo: amdgpu object for which we query the offset</a>
<a name="275"><span class="lineNum">     275 </span>            :  * @fence: optional fence to return</a>
<a name="276"><span class="lineNum">     276 </span>            :  *</a>
<a name="277"><span class="lineNum">     277 </span>            :  * Close up a stream for HW test or if userspace failed to do so</a>
<a name="278"><span class="lineNum">     278 </span>            :  */</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 : static int uvd_v7_0_enc_get_destroy_msg(struct amdgpu_ring *ring, uint32_t handle,</span></a>
<a name="280"><span class="lineNum">     280 </span>            :                                         struct amdgpu_bo *bo,</a>
<a name="281"><span class="lineNum">     281 </span>            :                                         struct dma_fence **fence)</a>
<a name="282"><span class="lineNum">     282 </span>            : {</a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :         const unsigned ib_size_dw = 16;</span></a>
<a name="284"><span class="lineNum">     284 </span>            :         struct amdgpu_job *job;</a>
<a name="285"><span class="lineNum">     285 </span>            :         struct amdgpu_ib *ib;</a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         struct dma_fence *f = NULL;</span></a>
<a name="287"><span class="lineNum">     287 </span>            :         uint64_t addr;</a>
<a name="288"><span class="lineNum">     288 </span>            :         int i, r;</a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :         r = amdgpu_job_alloc_with_ib(ring-&gt;adev, ib_size_dw * 4,</span></a>
<a name="291"><span class="lineNum">     291 </span>            :                                         AMDGPU_IB_POOL_DIRECT, &amp;job);</a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="293"><span class="lineNum">     293 </span>            :                 return r;</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :         ib = &amp;job-&gt;ibs[0];</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         addr = amdgpu_bo_gpu_offset(bo);</span></a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span>            :         ib-&gt;length_dw = 0;</a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000018;</span></a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000001;</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = handle;</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000000;</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(addr);</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = addr;</span></a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000014;</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000002;</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x0000001c;</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000000;</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000000;</span></a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x00000008;</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0x08000002; /* op close session */</span></a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         for (i = ib-&gt;length_dw; i &lt; ib_size_dw; ++i)</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[i] = 0x0;</span></a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :         r = amdgpu_job_submit_direct(job, ring, &amp;f);</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="320"><span class="lineNum">     320 </span>            :                 goto err;</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         if (fence)</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 *fence = dma_fence_get(f);</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         dma_fence_put(f);</span></a>
<a name="325"><span class="lineNum">     325 </span>            :         return 0;</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            : err:</a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         amdgpu_job_free(job);</span></a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="330"><span class="lineNum">     330 </span>            : }</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            : /**</a>
<a name="333"><span class="lineNum">     333 </span>            :  * uvd_v7_0_enc_ring_test_ib - test if UVD ENC IBs are working</a>
<a name="334"><span class="lineNum">     334 </span>            :  *</a>
<a name="335"><span class="lineNum">     335 </span>            :  * @ring: the engine to test on</a>
<a name="336"><span class="lineNum">     336 </span>            :  * @timeout: timeout value in jiffies, or MAX_SCHEDULE_TIMEOUT</a>
<a name="337"><span class="lineNum">     337 </span>            :  *</a>
<a name="338"><span class="lineNum">     338 </span>            :  */</a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 : static int uvd_v7_0_enc_ring_test_ib(struct amdgpu_ring *ring, long timeout)</span></a>
<a name="340"><span class="lineNum">     340 </span>            : {</a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         struct dma_fence *fence = NULL;</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :         struct amdgpu_bo *bo = ring-&gt;adev-&gt;uvd.ib_bo;</span></a>
<a name="343"><span class="lineNum">     343 </span>            :         long r;</a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :         r = uvd_v7_0_enc_get_create_msg(ring, 1, bo, NULL);</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="347"><span class="lineNum">     347 </span>            :                 goto error;</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :         r = uvd_v7_0_enc_get_destroy_msg(ring, 1, bo, &amp;fence);</span></a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="351"><span class="lineNum">     351 </span>            :                 goto error;</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :         r = dma_fence_wait_timeout(fence, false, timeout);</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :         if (r == 0)</span></a>
<a name="355"><span class="lineNum">     355 </span>            :                 r = -ETIMEDOUT;</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :         else if (r &gt; 0)</span></a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 r = 0;</span></a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span>            : error:</a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :         dma_fence_put(fence);</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="362"><span class="lineNum">     362 </span>            : }</a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 : static int uvd_v7_0_early_init(void *handle)</span></a>
<a name="365"><span class="lineNum">     365 </span>            : {</a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :         if (adev-&gt;asic_type == CHIP_VEGA20) {</span></a>
<a name="369"><span class="lineNum">     369 </span>            :                 u32 harvest;</a>
<a name="370"><span class="lineNum">     370 </span>            :                 int i;</a>
<a name="371"><span class="lineNum">     371 </span>            : </a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.num_uvd_inst = UVD7_MAX_HW_INSTANCES_VEGA20;</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;uvd.num_uvd_inst; i++) {</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                         harvest = RREG32_SOC15(UVD, i, mmUVD_PG0_CC_UVD_HARVESTING);</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                         if (harvest &amp; UVD_PG0_CC_UVD_HARVESTING__UVD_DISABLE_MASK) {</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :                                 adev-&gt;uvd.harvest_config |= 1 &lt;&lt; i;</span></a>
<a name="377"><span class="lineNum">     377 </span>            :                         }</a>
<a name="378"><span class="lineNum">     378 </span>            :                 }</a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config == (AMDGPU_UVD_HARVEST_UVD0 |</span></a>
<a name="380"><span class="lineNum">     380 </span>            :                                                  AMDGPU_UVD_HARVEST_UVD1))</a>
<a name="381"><span class="lineNum">     381 </span>            :                         /* both instances are harvested, disable the block */</a>
<a name="382"><span class="lineNum">     382 </span>            :                         return -ENOENT;</a>
<a name="383"><span class="lineNum">     383 </span>            :         } else {</a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.num_uvd_inst = 1;</span></a>
<a name="385"><span class="lineNum">     385 </span>            :         }</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.num_enc_rings = 1;</span></a>
<a name="389"><span class="lineNum">     389 </span>            :         else</a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.num_enc_rings = 2;</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         uvd_v7_0_set_ring_funcs(adev);</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         uvd_v7_0_set_enc_ring_funcs(adev);</span></a>
<a name="393"><span class="lineNum">     393 </span>            :         uvd_v7_0_set_irq_funcs(adev);</a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span>            :         return 0;</a>
<a name="396"><span class="lineNum">     396 </span>            : }</a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 : static int uvd_v7_0_sw_init(void *handle)</span></a>
<a name="399"><span class="lineNum">     399 </span>            : {</a>
<a name="400"><span class="lineNum">     400 </span>            :         struct amdgpu_ring *ring;</a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            :         int i, j, r;</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; adev-&gt;uvd.num_uvd_inst; j++) {</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; j))</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="408"><span class="lineNum">     408 </span>            :                 /* UVD TRAP */</a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_uvds[j], UVD_7_0__SRCID__UVD_SYSTEM_MESSAGE_INTERRUPT, &amp;adev-&gt;uvd.inst[j].irq);</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="411"><span class="lineNum">     411 </span>            :                         return r;</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span>            :                 /* UVD ENC TRAP */</a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;uvd.num_enc_rings; ++i) {</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :                         r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_uvds[j], i + UVD_7_0__SRCID__UVD_ENC_GEN_PURP, &amp;adev-&gt;uvd.inst[j].irq);</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="417"><span class="lineNum">     417 </span>            :                                 return r;</a>
<a name="418"><span class="lineNum">     418 </span>            :                 }</a>
<a name="419"><span class="lineNum">     419 </span>            :         }</a>
<a name="420"><span class="lineNum">     420 </span>            : </a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :         r = amdgpu_uvd_sw_init(adev);</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="423"><span class="lineNum">     423 </span>            :                 return r;</a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         if (adev-&gt;firmware.load_type == AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="426"><span class="lineNum">     426 </span>            :                 const struct common_firmware_header *hdr;</a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 hdr = (const struct common_firmware_header *)adev-&gt;uvd.fw-&gt;data;</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD].ucode_id = AMDGPU_UCODE_ID_UVD;</span></a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 :                 adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD].fw = adev-&gt;uvd.fw;</span></a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 adev-&gt;firmware.fw_size +=</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 :                         ALIGN(le32_to_cpu(hdr-&gt;ucode_size_bytes), PAGE_SIZE);</span></a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.num_uvd_inst == UVD7_MAX_HW_INSTANCES_VEGA20) {</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :                         adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD1].ucode_id = AMDGPU_UCODE_ID_UVD1;</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :                         adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD1].fw = adev-&gt;uvd.fw;</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :                         adev-&gt;firmware.fw_size +=</span></a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :                                 ALIGN(le32_to_cpu(hdr-&gt;ucode_size_bytes), PAGE_SIZE);</span></a>
<a name="438"><span class="lineNum">     438 </span>            :                 }</a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;PSP loading UVD firmware\n&quot;);</span></a>
<a name="440"><span class="lineNum">     440 </span>            :         }</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; adev-&gt;uvd.num_uvd_inst; j++) {</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; j))</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 if (!amdgpu_sriov_vf(adev)) {</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;uvd.inst[j].ring;</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :                         sprintf(ring-&gt;name, &quot;uvd_%d&quot;, ring-&gt;me);</span></a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :                         r = amdgpu_ring_init(adev, ring, 512,</span></a>
<a name="449"><span class="lineNum">     449 </span>            :                                              &amp;adev-&gt;uvd.inst[j].irq, 0,</a>
<a name="450"><span class="lineNum">     450 </span>            :                                              AMDGPU_RING_PRIO_DEFAULT, NULL);</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="452"><span class="lineNum">     452 </span>            :                                 return r;</a>
<a name="453"><span class="lineNum">     453 </span>            :                 }</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;uvd.num_enc_rings; ++i) {</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;uvd.inst[j].ring_enc[i];</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :                         sprintf(ring-&gt;name, &quot;uvd_enc_%d.%d&quot;, ring-&gt;me, i);</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :                         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :                                 ring-&gt;use_doorbell = true;</span></a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span>            :                                 /* currently only use the first enconding ring for</a>
<a name="462"><span class="lineNum">     462 </span>            :                                  * sriov, so set unused location for other unused rings.</a>
<a name="463"><span class="lineNum">     463 </span>            :                                  */</a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :                                 if (i == 0)</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :                                         ring-&gt;doorbell_index = adev-&gt;doorbell_index.uvd_vce.uvd_ring0_1 * 2;</span></a>
<a name="466"><span class="lineNum">     466 </span>            :                                 else</a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :                                         ring-&gt;doorbell_index = adev-&gt;doorbell_index.uvd_vce.uvd_ring2_3 * 2 + 1;</span></a>
<a name="468"><span class="lineNum">     468 </span>            :                         }</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :                         r = amdgpu_ring_init(adev, ring, 512,</span></a>
<a name="470"><span class="lineNum">     470 </span>            :                                              &amp;adev-&gt;uvd.inst[j].irq, 0,</a>
<a name="471"><span class="lineNum">     471 </span>            :                                              AMDGPU_RING_PRIO_DEFAULT, NULL);</a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="473"><span class="lineNum">     473 </span>            :                                 return r;</a>
<a name="474"><span class="lineNum">     474 </span>            :                 }</a>
<a name="475"><span class="lineNum">     475 </span>            :         }</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :         r = amdgpu_uvd_resume(adev);</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="479"><span class="lineNum">     479 </span>            :                 return r;</a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :         r = amdgpu_uvd_entity_init(adev);</span></a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="483"><span class="lineNum">     483 </span>            :                 return r;</a>
<a name="484"><span class="lineNum">     484 </span>            : </a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :         r = amdgpu_virt_alloc_mm_table(adev);</span></a>
<a name="486"><span class="lineNum">     486 </span>            :         if (r)</a>
<a name="487"><span class="lineNum">     487 </span>            :                 return r;</a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span>            :         return r;</a>
<a name="490"><span class="lineNum">     490 </span>            : }</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 : static int uvd_v7_0_sw_fini(void *handle)</span></a>
<a name="493"><span class="lineNum">     493 </span>            : {</a>
<a name="494"><span class="lineNum">     494 </span>            :         int i, j, r;</a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :         amdgpu_virt_free_mm_table(adev);</span></a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 :         r = amdgpu_uvd_suspend(adev);</span></a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="501"><span class="lineNum">     501 </span>            :                 return r;</a>
<a name="502"><span class="lineNum">     502 </span>            : </a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; adev-&gt;uvd.num_uvd_inst; ++j) {</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; j))</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;uvd.num_enc_rings; ++i)</span></a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :                         amdgpu_ring_fini(&amp;adev-&gt;uvd.inst[j].ring_enc[i]);</span></a>
<a name="508"><span class="lineNum">     508 </span>            :         }</a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :         return amdgpu_uvd_sw_fini(adev);</span></a>
<a name="510"><span class="lineNum">     510 </span>            : }</a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span>            : /**</a>
<a name="513"><span class="lineNum">     513 </span>            :  * uvd_v7_0_hw_init - start and test UVD block</a>
<a name="514"><span class="lineNum">     514 </span>            :  *</a>
<a name="515"><span class="lineNum">     515 </span>            :  * @handle: handle used to pass amdgpu_device pointer</a>
<a name="516"><span class="lineNum">     516 </span>            :  *</a>
<a name="517"><span class="lineNum">     517 </span>            :  * Initialize the hardware, boot up the VCPU and do some testing</a>
<a name="518"><span class="lineNum">     518 </span>            :  */</a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 : static int uvd_v7_0_hw_init(void *handle)</span></a>
<a name="520"><span class="lineNum">     520 </span>            : {</a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="522"><span class="lineNum">     522 </span>            :         struct amdgpu_ring *ring;</a>
<a name="523"><span class="lineNum">     523 </span>            :         uint32_t tmp;</a>
<a name="524"><span class="lineNum">     524 </span>            :         int i, j, r;</a>
<a name="525"><span class="lineNum">     525 </span>            : </a>
<a name="526"><span class="lineNum">     526 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :                 r = uvd_v7_0_sriov_start(adev);</span></a>
<a name="528"><span class="lineNum">     528 </span>            :         else</a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 r = uvd_v7_0_start(adev);</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="531"><span class="lineNum">     531 </span>            :                 goto done;</a>
<a name="532"><span class="lineNum">     532 </span>            : </a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; adev-&gt;uvd.num_uvd_inst; ++j) {</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; j))</span></a>
<a name="535"><span class="lineNum">     535 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;uvd.inst[j].ring;</span></a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 if (!amdgpu_sriov_vf(adev)) {</span></a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :                         r = amdgpu_ring_test_helper(ring);</span></a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="541"><span class="lineNum">     541 </span>            :                                 goto done;</a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :                         r = amdgpu_ring_alloc(ring, 10);</span></a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :                         if (r) {</span></a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;amdgpu: (%d)ring failed to lock UVD ring (%d).\n&quot;, j, r);</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :                                 goto done;</span></a>
<a name="547"><span class="lineNum">     547 </span>            :                         }</a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :                         tmp = PACKET0(SOC15_REG_OFFSET(UVD, j,</span></a>
<a name="550"><span class="lineNum">     550 </span>            :                                 mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL), 0);</a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, tmp);</span></a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, 0xFFFFF);</span></a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :                         tmp = PACKET0(SOC15_REG_OFFSET(UVD, j,</span></a>
<a name="555"><span class="lineNum">     555 </span>            :                                 mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL), 0);</a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, tmp);</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, 0xFFFFF);</span></a>
<a name="558"><span class="lineNum">     558 </span>            : </a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :                         tmp = PACKET0(SOC15_REG_OFFSET(UVD, j,</span></a>
<a name="560"><span class="lineNum">     560 </span>            :                                 mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL), 0);</a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, tmp);</span></a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, 0xFFFFF);</span></a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span>            :                         /* Clear timeout status bits */</a>
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, j,</span></a>
<a name="566"><span class="lineNum">     566 </span>            :                                 mmUVD_SEMA_TIMEOUT_STATUS), 0));</a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, 0x8);</span></a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, j,</span></a>
<a name="570"><span class="lineNum">     570 </span>            :                                 mmUVD_SEMA_CNTL), 0));</a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, 3);</span></a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :                         amdgpu_ring_commit(ring);</span></a>
<a name="574"><span class="lineNum">     574 </span>            :                 }</a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;uvd.num_enc_rings; ++i) {</span></a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;uvd.inst[j].ring_enc[i];</span></a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 :                         r = amdgpu_ring_test_helper(ring);</span></a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="580"><span class="lineNum">     580 </span>            :                                 goto done;</a>
<a name="581"><span class="lineNum">     581 </span>            :                 }</a>
<a name="582"><span class="lineNum">     582 </span>            :         }</a>
<a name="583"><span class="lineNum">     583 </span>            : done:</a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :         if (!r)</span></a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;UVD and UVD ENC initialized successfully.\n&quot;);</span></a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="588"><span class="lineNum">     588 </span>            : }</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span>            : /**</a>
<a name="591"><span class="lineNum">     591 </span>            :  * uvd_v7_0_hw_fini - stop the hardware block</a>
<a name="592"><span class="lineNum">     592 </span>            :  *</a>
<a name="593"><span class="lineNum">     593 </span>            :  * @handle: handle used to pass amdgpu_device pointer</a>
<a name="594"><span class="lineNum">     594 </span>            :  *</a>
<a name="595"><span class="lineNum">     595 </span>            :  * Stop the UVD block, mark ring as not ready any more</a>
<a name="596"><span class="lineNum">     596 </span>            :  */</a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 : static int uvd_v7_0_hw_fini(void *handle)</span></a>
<a name="598"><span class="lineNum">     598 </span>            : {</a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         cancel_delayed_work_sync(&amp;adev-&gt;uvd.idle_work);</span></a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :         if (!amdgpu_sriov_vf(adev))</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 uvd_v7_0_stop(adev);</span></a>
<a name="605"><span class="lineNum">     605 </span>            :         else {</a>
<a name="606"><span class="lineNum">     606 </span>            :                 /* full access mode, so don't touch any UVD register */</a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;For SRIOV client, shouldn't do anything.\n&quot;);</span></a>
<a name="608"><span class="lineNum">     608 </span>            :         }</a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="611"><span class="lineNum">     611 </span>            : }</a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 : static int uvd_v7_0_suspend(void *handle)</span></a>
<a name="614"><span class="lineNum">     614 </span>            : {</a>
<a name="615"><span class="lineNum">     615 </span>            :         int r;</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="617"><span class="lineNum">     617 </span>            : </a>
<a name="618"><span class="lineNum">     618 </span>            :         /*</a>
<a name="619"><span class="lineNum">     619 </span>            :          * Proper cleanups before halting the HW engine:</a>
<a name="620"><span class="lineNum">     620 </span>            :          *   - cancel the delayed idle work</a>
<a name="621"><span class="lineNum">     621 </span>            :          *   - enable powergating</a>
<a name="622"><span class="lineNum">     622 </span>            :          *   - enable clockgating</a>
<a name="623"><span class="lineNum">     623 </span>            :          *   - disable dpm</a>
<a name="624"><span class="lineNum">     624 </span>            :          *</a>
<a name="625"><span class="lineNum">     625 </span>            :          * TODO: to align with the VCN implementation, move the</a>
<a name="626"><span class="lineNum">     626 </span>            :          * jobs for clockgating/powergating/dpm setting to</a>
<a name="627"><span class="lineNum">     627 </span>            :          * -&gt;set_powergating_state().</a>
<a name="628"><span class="lineNum">     628 </span>            :          */</a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :         cancel_delayed_work_sync(&amp;adev-&gt;uvd.idle_work);</span></a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.dpm_enabled) {</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_enable_uvd(adev, false);</span></a>
<a name="633"><span class="lineNum">     633 </span>            :         } else {</a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :                 amdgpu_asic_set_uvd_clocks(adev, 0, 0);</span></a>
<a name="635"><span class="lineNum">     635 </span>            :                 /* shutdown the UVD block */</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_set_powergating_state(adev, AMD_IP_BLOCK_TYPE_UVD,</span></a>
<a name="637"><span class="lineNum">     637 </span>            :                                                        AMD_PG_STATE_GATE);</a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 amdgpu_device_ip_set_clockgating_state(adev, AMD_IP_BLOCK_TYPE_UVD,</span></a>
<a name="639"><span class="lineNum">     639 </span>            :                                                        AMD_CG_STATE_GATE);</a>
<a name="640"><span class="lineNum">     640 </span>            :         }</a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :         r = uvd_v7_0_hw_fini(adev);</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="644"><span class="lineNum">     644 </span>            :                 return r;</a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :         return amdgpu_uvd_suspend(adev);</span></a>
<a name="647"><span class="lineNum">     647 </span>            : }</a>
<a name="648"><span class="lineNum">     648 </span>            : </a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 : static int uvd_v7_0_resume(void *handle)</span></a>
<a name="650"><span class="lineNum">     650 </span>            : {</a>
<a name="651"><span class="lineNum">     651 </span>            :         int r;</a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :         r = amdgpu_uvd_resume(adev);</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="656"><span class="lineNum">     656 </span>            :                 return r;</a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :         return uvd_v7_0_hw_init(adev);</span></a>
<a name="659"><span class="lineNum">     659 </span>            : }</a>
<a name="660"><span class="lineNum">     660 </span>            : </a>
<a name="661"><span class="lineNum">     661 </span>            : /**</a>
<a name="662"><span class="lineNum">     662 </span>            :  * uvd_v7_0_mc_resume - memory controller programming</a>
<a name="663"><span class="lineNum">     663 </span>            :  *</a>
<a name="664"><span class="lineNum">     664 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="665"><span class="lineNum">     665 </span>            :  *</a>
<a name="666"><span class="lineNum">     666 </span>            :  * Let the UVD memory controller know it's offsets</a>
<a name="667"><span class="lineNum">     667 </span>            :  */</a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 : static void uvd_v7_0_mc_resume(struct amdgpu_device *adev)</span></a>
<a name="669"><span class="lineNum">     669 </span>            : {</a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         uint32_t size = AMDGPU_UVD_FIRMWARE_SIZE(adev);</span></a>
<a name="671"><span class="lineNum">     671 </span>            :         uint32_t offset;</a>
<a name="672"><span class="lineNum">     672 </span>            :         int i;</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;uvd.num_uvd_inst; ++i) {</span></a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; i))</span></a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 if (adev-&gt;firmware.load_type == AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,</span></a>
<a name="679"><span class="lineNum">     679 </span>            :                                 i == 0 ?</a>
<a name="680"><span class="lineNum">     680 </span>            :                                 adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_lo:</a>
<a name="681"><span class="lineNum">     681 </span>            :                                 adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD1].tmr_mc_addr_lo);</a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,</span></a>
<a name="683"><span class="lineNum">     683 </span>            :                                 i == 0 ?</a>
<a name="684"><span class="lineNum">     684 </span>            :                                 adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_hi:</a>
<a name="685"><span class="lineNum">     685 </span>            :                                 adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD1].tmr_mc_addr_hi);</a>
<a name="686"><span class="lineNum">     686 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET0, 0);</span></a>
<a name="687"><span class="lineNum">     687 </span>            :                         offset = 0;</a>
<a name="688"><span class="lineNum">     688 </span>            :                 } else {</a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,</span></a>
<a name="690"><span class="lineNum">     690 </span>            :                                 lower_32_bits(adev-&gt;uvd.inst[i].gpu_addr));</a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,</span></a>
<a name="692"><span class="lineNum">     692 </span>            :                                 upper_32_bits(adev-&gt;uvd.inst[i].gpu_addr));</a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :                         offset = size;</span></a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET0,</span></a>
<a name="695"><span class="lineNum">     695 </span>            :                                         AMDGPU_UVD_FIRMWARE_OFFSET &gt;&gt; 3);</a>
<a name="696"><span class="lineNum">     696 </span>            :                 }</a>
<a name="697"><span class="lineNum">     697 </span>            : </a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE0, size);</span></a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW,</span></a>
<a name="701"><span class="lineNum">     701 </span>            :                                 lower_32_bits(adev-&gt;uvd.inst[i].gpu_addr + offset));</a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH,</span></a>
<a name="703"><span class="lineNum">     703 </span>            :                                 upper_32_bits(adev-&gt;uvd.inst[i].gpu_addr + offset));</a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET1, (1 &lt;&lt; 21));</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_UVD_HEAP_SIZE);</span></a>
<a name="706"><span class="lineNum">     706 </span>            : </a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW,</span></a>
<a name="708"><span class="lineNum">     708 </span>            :                                 lower_32_bits(adev-&gt;uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));</a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH,</span></a>
<a name="710"><span class="lineNum">     710 </span>            :                                 upper_32_bits(adev-&gt;uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));</a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET2, (2 &lt;&lt; 21));</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE2,</span></a>
<a name="713"><span class="lineNum">     713 </span>            :                                 AMDGPU_UVD_STACK_SIZE + (AMDGPU_UVD_SESSION_SIZE * 40));</a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_UDEC_ADDR_CONFIG,</span></a>
<a name="716"><span class="lineNum">     716 </span>            :                                 adev-&gt;gfx.config.gb_addr_config);</a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_UDEC_DB_ADDR_CONFIG,</span></a>
<a name="718"><span class="lineNum">     718 </span>            :                                 adev-&gt;gfx.config.gb_addr_config);</a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_UDEC_DBW_ADDR_CONFIG,</span></a>
<a name="720"><span class="lineNum">     720 </span>            :                                 adev-&gt;gfx.config.gb_addr_config);</a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_GP_SCRATCH4, adev-&gt;uvd.max_handles);</span></a>
<a name="723"><span class="lineNum">     723 </span>            :         }</a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 : }</span></a>
<a name="725"><span class="lineNum">     725 </span>            : </a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 : static int uvd_v7_0_mmsch_start(struct amdgpu_device *adev,</span></a>
<a name="727"><span class="lineNum">     727 </span>            :                                 struct amdgpu_mm_table *table)</a>
<a name="728"><span class="lineNum">     728 </span>            : {</a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :         uint32_t data = 0, loop;</span></a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :         uint64_t addr = table-&gt;gpu_addr;</span></a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :         struct mmsch_v1_0_init_header *header = (struct mmsch_v1_0_init_header *)table-&gt;cpu_addr;</span></a>
<a name="732"><span class="lineNum">     732 </span>            :         uint32_t size;</a>
<a name="733"><span class="lineNum">     733 </span>            :         int i;</a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :         size = header-&gt;header_size + header-&gt;vce_table_size + header-&gt;uvd_table_size;</span></a>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<a name="737"><span class="lineNum">     737 </span>            :         /* 1, write to vce_mmsch_vf_ctx_addr_lo/hi register with GPU mc addr of memory descriptor location */</a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :         WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_CTX_ADDR_LO, lower_32_bits(addr));</span></a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_CTX_ADDR_HI, upper_32_bits(addr));</span></a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span>            :         /* 2, update vmid of descriptor */</a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_VMID);</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :         data &amp;= ~VCE_MMSCH_VF_VMID__VF_CTX_VMID_MASK;</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :         data |= (0 &lt;&lt; VCE_MMSCH_VF_VMID__VF_CTX_VMID__SHIFT); /* use domain0 for MM scheduler */</span></a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :         WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_VMID, data);</span></a>
<a name="746"><span class="lineNum">     746 </span>            : </a>
<a name="747"><span class="lineNum">     747 </span>            :         /* 3, notify mmsch about the size of this descriptor */</a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :         WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_CTX_SIZE, size);</span></a>
<a name="749"><span class="lineNum">     749 </span>            : </a>
<a name="750"><span class="lineNum">     750 </span>            :         /* 4, set resp to zero */</a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :         WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_RESP, 0);</span></a>
<a name="752"><span class="lineNum">     752 </span>            : </a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;uvd.num_uvd_inst; ++i) {</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; i))</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :                 WDOORBELL32(adev-&gt;uvd.inst[i].ring_enc[0].doorbell_index, 0);</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 *adev-&gt;uvd.inst[i].ring_enc[0].wptr_cpu_addr = 0;</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.inst[i].ring_enc[0].wptr = 0;</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.inst[i].ring_enc[0].wptr_old = 0;</span></a>
<a name="760"><span class="lineNum">     760 </span>            :         }</a>
<a name="761"><span class="lineNum">     761 </span>            :         /* 5, kick off the initialization and wait until VCE_MMSCH_VF_MAILBOX_RESP becomes non-zero */</a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :         WREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_HOST, 0x10000001);</span></a>
<a name="763"><span class="lineNum">     763 </span>            : </a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_RESP);</span></a>
<a name="765"><span class="lineNum">     765 </span>            :         loop = 1000;</a>
<a name="766"><span class="lineNum">     766 </span><span class="lineNoCov">          0 :         while ((data &amp; 0x10000002) != 0x10000002) {</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 udelay(10);</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(VCE, 0, mmVCE_MMSCH_VF_MAILBOX_RESP);</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :                 loop--;</span></a>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 :                 if (!loop)</span></a>
<a name="771"><span class="lineNum">     771 </span>            :                         break;</a>
<a name="772"><span class="lineNum">     772 </span>            :         }</a>
<a name="773"><span class="lineNum">     773 </span>            : </a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         if (!loop) {</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;failed to init MMSCH, mmVCE_MMSCH_VF_MAILBOX_RESP = %x\n&quot;, data);</span></a>
<a name="776"><span class="lineNum">     776 </span>            :                 return -EBUSY;</a>
<a name="777"><span class="lineNum">     777 </span>            :         }</a>
<a name="778"><span class="lineNum">     778 </span>            : </a>
<a name="779"><span class="lineNum">     779 </span>            :         return 0;</a>
<a name="780"><span class="lineNum">     780 </span>            : }</a>
<a name="781"><span class="lineNum">     781 </span>            : </a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 : static int uvd_v7_0_sriov_start(struct amdgpu_device *adev)</span></a>
<a name="783"><span class="lineNum">     783 </span>            : {</a>
<a name="784"><span class="lineNum">     784 </span>            :         struct amdgpu_ring *ring;</a>
<a name="785"><span class="lineNum">     785 </span>            :         uint32_t offset, size, tmp;</a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :         uint32_t table_size = 0;</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         struct mmsch_v1_0_cmd_direct_write direct_wt = { {0} };</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         struct mmsch_v1_0_cmd_direct_read_modify_write direct_rd_mod_wt = { {0} };</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :         struct mmsch_v1_0_cmd_direct_polling direct_poll = { {0} };</span></a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :         struct mmsch_v1_0_cmd_end end = { {0} };</span></a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         uint32_t *init_table = adev-&gt;virt.mm_table.cpu_addr;</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :         struct mmsch_v1_0_init_header *header = (struct mmsch_v1_0_init_header *)init_table;</span></a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :         uint8_t i = 0;</span></a>
<a name="794"><span class="lineNum">     794 </span>            : </a>
<a name="795"><span class="lineNum">     795 </span>            :         direct_wt.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_WRITE;</a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 :         direct_rd_mod_wt.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE;</span></a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 :         direct_poll.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_POLLING;</span></a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :         end.cmd_header.command_type = MMSCH_COMMAND__END;</span></a>
<a name="799"><span class="lineNum">     799 </span>            : </a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :         if (header-&gt;uvd_table_offset == 0 &amp;&amp; header-&gt;uvd_table_size == 0) {</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :                 header-&gt;version = MMSCH_VERSION;</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :                 header-&gt;header_size = sizeof(struct mmsch_v1_0_init_header) &gt;&gt; 2;</span></a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :                 if (header-&gt;vce_table_offset == 0 &amp;&amp; header-&gt;vce_table_size == 0)</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :                         header-&gt;uvd_table_offset = header-&gt;header_size;</span></a>
<a name="806"><span class="lineNum">     806 </span>            :                 else</a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :                         header-&gt;uvd_table_offset = header-&gt;vce_table_size + header-&gt;vce_table_offset;</span></a>
<a name="808"><span class="lineNum">     808 </span>            : </a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 init_table += header-&gt;uvd_table_offset;</span></a>
<a name="810"><span class="lineNum">     810 </span>            : </a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;uvd.num_uvd_inst; ++i) {</span></a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :                         if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; i))</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;uvd.inst[i].ring;</span></a>
<a name="815"><span class="lineNum">     815 </span><span class="lineNoCov">          0 :                         ring-&gt;wptr = 0;</span></a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :                         size = AMDGPU_GPU_PAGE_ALIGN(adev-&gt;uvd.fw-&gt;size + 4);</span></a>
<a name="817"><span class="lineNum">     817 </span>            : </a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_STATUS),</span></a>
<a name="819"><span class="lineNum">     819 </span>            :                                                            0xFFFFFFFF, 0x00000004);</a>
<a name="820"><span class="lineNum">     820 </span>            :                         /* mc resume*/</a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :                         if (adev-&gt;firmware.load_type == AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :                                 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i,</span></a>
<a name="823"><span class="lineNum">     823 </span>            :                                                         mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),</a>
<a name="824"><span class="lineNum">     824 </span>            :                                                         adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_lo);</a>
<a name="825"><span class="lineNum">     825 </span><span class="lineNoCov">          0 :                                 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i,</span></a>
<a name="826"><span class="lineNum">     826 </span>            :                                                         mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),</a>
<a name="827"><span class="lineNum">     827 </span>            :                                                         adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_UVD].tmr_mc_addr_hi);</a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :                                 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0), 0);</span></a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :                                 offset = 0;</span></a>
<a name="830"><span class="lineNum">     830 </span>            :                         } else {</a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :                                 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),</span></a>
<a name="832"><span class="lineNum">     832 </span>            :                                                             lower_32_bits(adev-&gt;uvd.inst[i].gpu_addr));</a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :                                 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),</span></a>
<a name="834"><span class="lineNum">     834 </span>            :                                                             upper_32_bits(adev-&gt;uvd.inst[i].gpu_addr));</a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :                                 offset = size;</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :                                 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, 0, mmUVD_VCPU_CACHE_OFFSET0),</span></a>
<a name="837"><span class="lineNum">     837 </span>            :                                                         AMDGPU_UVD_FIRMWARE_OFFSET &gt;&gt; 3);</a>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<a name="839"><span class="lineNum">     839 </span>            :                         }</a>
<a name="840"><span class="lineNum">     840 </span>            : </a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE0), size);</span></a>
<a name="842"><span class="lineNum">     842 </span>            : </a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW),</span></a>
<a name="844"><span class="lineNum">     844 </span>            :                                                     lower_32_bits(adev-&gt;uvd.inst[i].gpu_addr + offset));</a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH),</span></a>
<a name="846"><span class="lineNum">     846 </span>            :                                                     upper_32_bits(adev-&gt;uvd.inst[i].gpu_addr + offset));</a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_OFFSET1), (1 &lt;&lt; 21));</span></a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_UVD_HEAP_SIZE);</span></a>
<a name="849"><span class="lineNum">     849 </span>            : </a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW),</span></a>
<a name="851"><span class="lineNum">     851 </span>            :                                                     lower_32_bits(adev-&gt;uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));</a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH),</span></a>
<a name="853"><span class="lineNum">     853 </span>            :                                                     upper_32_bits(adev-&gt;uvd.inst[i].gpu_addr + offset + AMDGPU_UVD_HEAP_SIZE));</a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_OFFSET2), (2 &lt;&lt; 21));</span></a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE2),</span></a>
<a name="856"><span class="lineNum">     856 </span>            :                                                     AMDGPU_UVD_STACK_SIZE + (AMDGPU_UVD_SESSION_SIZE * 40));</a>
<a name="857"><span class="lineNum">     857 </span>            : </a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_GP_SCRATCH4), adev-&gt;uvd.max_handles);</span></a>
<a name="859"><span class="lineNum">     859 </span>            :                         /* mc resume end*/</a>
<a name="860"><span class="lineNum">     860 </span>            : </a>
<a name="861"><span class="lineNum">     861 </span>            :                         /* disable clock gating */</a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_CGC_CTRL),</span></a>
<a name="863"><span class="lineNum">     863 </span>            :                                                            ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK, 0);</a>
<a name="864"><span class="lineNum">     864 </span>            : </a>
<a name="865"><span class="lineNum">     865 </span>            :                         /* disable interupt */</a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_MASTINT_EN),</span></a>
<a name="867"><span class="lineNum">     867 </span>            :                                                            ~UVD_MASTINT_EN__VCPU_EN_MASK, 0);</a>
<a name="868"><span class="lineNum">     868 </span>            : </a>
<a name="869"><span class="lineNum">     869 </span>            :                         /* stall UMC and register bus before resetting VCPU */</a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),</span></a>
<a name="871"><span class="lineNum">     871 </span>            :                                                            ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,</a>
<a name="872"><span class="lineNum">     872 </span>            :                                                            UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);</a>
<a name="873"><span class="lineNum">     873 </span>            : </a>
<a name="874"><span class="lineNum">     874 </span>            :                         /* put LMI, VCPU, RBC etc... into reset */</a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_SOFT_RESET),</span></a>
<a name="876"><span class="lineNum">     876 </span>            :                                                     (uint32_t)(UVD_SOFT_RESET__LMI_SOFT_RESET_MASK |</a>
<a name="877"><span class="lineNum">     877 </span>            :                                                                UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK |</a>
<a name="878"><span class="lineNum">     878 </span>            :                                                                UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK |</a>
<a name="879"><span class="lineNum">     879 </span>            :                                                                UVD_SOFT_RESET__RBC_SOFT_RESET_MASK |</a>
<a name="880"><span class="lineNum">     880 </span>            :                                                                UVD_SOFT_RESET__CSM_SOFT_RESET_MASK |</a>
<a name="881"><span class="lineNum">     881 </span>            :                                                                UVD_SOFT_RESET__CXW_SOFT_RESET_MASK |</a>
<a name="882"><span class="lineNum">     882 </span>            :                                                                UVD_SOFT_RESET__TAP_SOFT_RESET_MASK |</a>
<a name="883"><span class="lineNum">     883 </span>            :                                                                UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK));</a>
<a name="884"><span class="lineNum">     884 </span>            : </a>
<a name="885"><span class="lineNum">     885 </span>            :                         /* initialize UVD memory controller */</a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL),</span></a>
<a name="887"><span class="lineNum">     887 </span>            :                                                     (uint32_t)((0x40 &lt;&lt; UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |</a>
<a name="888"><span class="lineNum">     888 </span>            :                                                                UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |</a>
<a name="889"><span class="lineNum">     889 </span>            :                                                                UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |</a>
<a name="890"><span class="lineNum">     890 </span>            :                                                                UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |</a>
<a name="891"><span class="lineNum">     891 </span>            :                                                                UVD_LMI_CTRL__REQ_MODE_MASK |</a>
<a name="892"><span class="lineNum">     892 </span>            :                                                                0x00100000L));</a>
<a name="893"><span class="lineNum">     893 </span>            : </a>
<a name="894"><span class="lineNum">     894 </span>            :                         /* take all subblocks out of reset, except VCPU */</a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_SOFT_RESET),</span></a>
<a name="896"><span class="lineNum">     896 </span>            :                                                     UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);</a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span>            :                         /* enable VCPU clock */</a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CNTL),</span></a>
<a name="900"><span class="lineNum">     900 </span>            :                                                     UVD_VCPU_CNTL__CLK_EN_MASK);</a>
<a name="901"><span class="lineNum">     901 </span>            : </a>
<a name="902"><span class="lineNum">     902 </span>            :                         /* enable master interrupt */</a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_MASTINT_EN),</span></a>
<a name="904"><span class="lineNum">     904 </span>            :                                                            ~(UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK),</a>
<a name="905"><span class="lineNum">     905 </span>            :                                                            (UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK));</a>
<a name="906"><span class="lineNum">     906 </span>            : </a>
<a name="907"><span class="lineNum">     907 </span>            :                         /* clear the bit 4 of UVD_STATUS */</a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_STATUS),</span></a>
<a name="909"><span class="lineNum">     909 </span>            :                                                            ~(2 &lt;&lt; UVD_STATUS__VCPU_REPORT__SHIFT), 0);</a>
<a name="910"><span class="lineNum">     910 </span>            : </a>
<a name="911"><span class="lineNum">     911 </span>            :                         /* force RBC into idle state */</a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 :                         size = order_base_2(ring-&gt;ring_size);</span></a>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, size);</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RBC_RB_CNTL), tmp);</span></a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;uvd.inst[i].ring_enc[0];</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :                         ring-&gt;wptr = 0;</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_LO), ring-&gt;gpu_addr);</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_BASE_HI), upper_32_bits(ring-&gt;gpu_addr));</span></a>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_RB_SIZE), ring-&gt;ring_size / 4);</span></a>
<a name="922"><span class="lineNum">     922 </span>            : </a>
<a name="923"><span class="lineNum">     923 </span>            :                         /* boot up the VCPU */</a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_SOFT_RESET), 0);</span></a>
<a name="925"><span class="lineNum">     925 </span>            : </a>
<a name="926"><span class="lineNum">     926 </span>            :                         /* enable UMC */</a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),</span></a>
<a name="928"><span class="lineNum">     928 </span>            :                                                                                            ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK, 0);</a>
<a name="929"><span class="lineNum">     929 </span>            : </a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :                         MMSCH_V1_0_INSERT_DIRECT_POLL(SOC15_REG_OFFSET(UVD, i, mmUVD_STATUS), 0x02, 0x02);</span></a>
<a name="931"><span class="lineNum">     931 </span>            :                 }</a>
<a name="932"><span class="lineNum">     932 </span>            :                 /* add end packet */</a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 :                 memcpy((void *)init_table, &amp;end, sizeof(struct mmsch_v1_0_cmd_end));</span></a>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 :                 table_size += sizeof(struct mmsch_v1_0_cmd_end) / 4;</span></a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :                 header-&gt;uvd_table_size = table_size;</span></a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span>            :         }</a>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :         return uvd_v7_0_mmsch_start(adev, &amp;adev-&gt;virt.mm_table);</span></a>
<a name="939"><span class="lineNum">     939 </span>            : }</a>
<a name="940"><span class="lineNum">     940 </span>            : </a>
<a name="941"><span class="lineNum">     941 </span>            : /**</a>
<a name="942"><span class="lineNum">     942 </span>            :  * uvd_v7_0_start - start UVD block</a>
<a name="943"><span class="lineNum">     943 </span>            :  *</a>
<a name="944"><span class="lineNum">     944 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="945"><span class="lineNum">     945 </span>            :  *</a>
<a name="946"><span class="lineNum">     946 </span>            :  * Setup and start the UVD block</a>
<a name="947"><span class="lineNum">     947 </span>            :  */</a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 : static int uvd_v7_0_start(struct amdgpu_device *adev)</span></a>
<a name="949"><span class="lineNum">     949 </span>            : {</a>
<a name="950"><span class="lineNum">     950 </span>            :         struct amdgpu_ring *ring;</a>
<a name="951"><span class="lineNum">     951 </span>            :         uint32_t rb_bufsz, tmp;</a>
<a name="952"><span class="lineNum">     952 </span>            :         uint32_t lmi_swap_cntl;</a>
<a name="953"><span class="lineNum">     953 </span>            :         uint32_t mp_swap_cntl;</a>
<a name="954"><span class="lineNum">     954 </span>            :         int i, j, k, r;</a>
<a name="955"><span class="lineNum">     955 </span>            : </a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :         for (k = 0; k &lt; adev-&gt;uvd.num_uvd_inst; ++k) {</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; k))</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="959"><span class="lineNum">     959 </span>            :                 /* disable DPG */</a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_POWER_STATUS), 0,</span></a>
<a name="961"><span class="lineNum">     961 </span>            :                                 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK);</a>
<a name="962"><span class="lineNum">     962 </span>            :         }</a>
<a name="963"><span class="lineNum">     963 </span>            : </a>
<a name="964"><span class="lineNum">     964 </span>            :         /* disable byte swapping */</a>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 :         lmi_swap_cntl = 0;</span></a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :         mp_swap_cntl = 0;</span></a>
<a name="967"><span class="lineNum">     967 </span>            : </a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :         uvd_v7_0_mc_resume(adev);</span></a>
<a name="969"><span class="lineNum">     969 </span>            : </a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :         for (k = 0; k &lt; adev-&gt;uvd.num_uvd_inst; ++k) {</span></a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; k))</span></a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;uvd.inst[k].ring;</span></a>
<a name="974"><span class="lineNum">     974 </span>            :                 /* disable clock gating */</a>
<a name="975"><span class="lineNum">     975 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_CGC_CTRL), 0,</span></a>
<a name="976"><span class="lineNum">     976 </span>            :                                 ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK);</a>
<a name="977"><span class="lineNum">     977 </span>            : </a>
<a name="978"><span class="lineNum">     978 </span>            :                 /* disable interupt */</a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_MASTINT_EN), 0,</span></a>
<a name="980"><span class="lineNum">     980 </span>            :                                 ~UVD_MASTINT_EN__VCPU_EN_MASK);</a>
<a name="981"><span class="lineNum">     981 </span>            : </a>
<a name="982"><span class="lineNum">     982 </span>            :                 /* stall UMC and register bus before resetting VCPU */</a>
<a name="983"><span class="lineNum">     983 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_LMI_CTRL2),</span></a>
<a name="984"><span class="lineNum">     984 </span>            :                                 UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,</a>
<a name="985"><span class="lineNum">     985 </span>            :                                 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);</a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :                 mdelay(1);</span></a>
<a name="987"><span class="lineNum">     987 </span>            : </a>
<a name="988"><span class="lineNum">     988 </span>            :                 /* put LMI, VCPU, RBC etc... into reset */</a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_SOFT_RESET,</span></a>
<a name="990"><span class="lineNum">     990 </span>            :                         UVD_SOFT_RESET__LMI_SOFT_RESET_MASK |</a>
<a name="991"><span class="lineNum">     991 </span>            :                         UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK |</a>
<a name="992"><span class="lineNum">     992 </span>            :                         UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK |</a>
<a name="993"><span class="lineNum">     993 </span>            :                         UVD_SOFT_RESET__RBC_SOFT_RESET_MASK |</a>
<a name="994"><span class="lineNum">     994 </span>            :                         UVD_SOFT_RESET__CSM_SOFT_RESET_MASK |</a>
<a name="995"><span class="lineNum">     995 </span>            :                         UVD_SOFT_RESET__CXW_SOFT_RESET_MASK |</a>
<a name="996"><span class="lineNum">     996 </span>            :                         UVD_SOFT_RESET__TAP_SOFT_RESET_MASK |</a>
<a name="997"><span class="lineNum">     997 </span>            :                         UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK);</a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :                 mdelay(5);</span></a>
<a name="999"><span class="lineNum">     999 </span>            : </a>
<a name="1000"><span class="lineNum">    1000 </span>            :                 /* initialize UVD memory controller */</a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_LMI_CTRL,</span></a>
<a name="1002"><span class="lineNum">    1002 </span>            :                         (0x40 &lt;&lt; UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |</a>
<a name="1003"><span class="lineNum">    1003 </span>            :                         UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |</a>
<a name="1004"><span class="lineNum">    1004 </span>            :                         UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |</a>
<a name="1005"><span class="lineNum">    1005 </span>            :                         UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |</a>
<a name="1006"><span class="lineNum">    1006 </span>            :                         UVD_LMI_CTRL__REQ_MODE_MASK |</a>
<a name="1007"><span class="lineNum">    1007 </span>            :                         0x00100000L);</a>
<a name="1008"><span class="lineNum">    1008 </span>            : </a>
<a name="1009"><span class="lineNum">    1009 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1010"><span class="lineNum">    1010 </span>            :                 /* swap (8 in 32) RB and IB */</a>
<a name="1011"><span class="lineNum">    1011 </span>            :                 lmi_swap_cntl = 0xa;</a>
<a name="1012"><span class="lineNum">    1012 </span>            :                 mp_swap_cntl = 0;</a>
<a name="1013"><span class="lineNum">    1013 </span>            : #endif</a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_LMI_SWAP_CNTL, lmi_swap_cntl);</span></a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_MP_SWAP_CNTL, mp_swap_cntl);</span></a>
<a name="1016"><span class="lineNum">    1016 </span>            : </a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXA0, 0x40c2040);</span></a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXA1, 0x0);</span></a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXB0, 0x40c2040);</span></a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXB1, 0x0);</span></a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_ALU, 0);</span></a>
<a name="1022"><span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUX, 0x88);</span></a>
<a name="1023"><span class="lineNum">    1023 </span>            : </a>
<a name="1024"><span class="lineNum">    1024 </span>            :                 /* take all subblocks out of reset, except VCPU */</a>
<a name="1025"><span class="lineNum">    1025 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_SOFT_RESET,</span></a>
<a name="1026"><span class="lineNum">    1026 </span>            :                                 UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);</a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                 mdelay(5);</span></a>
<a name="1028"><span class="lineNum">    1028 </span>            : </a>
<a name="1029"><span class="lineNum">    1029 </span>            :                 /* enable VCPU clock */</a>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_VCPU_CNTL,</span></a>
<a name="1031"><span class="lineNum">    1031 </span>            :                                 UVD_VCPU_CNTL__CLK_EN_MASK);</a>
<a name="1032"><span class="lineNum">    1032 </span>            : </a>
<a name="1033"><span class="lineNum">    1033 </span>            :                 /* enable UMC */</a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_LMI_CTRL2), 0,</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            :                                 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);</a>
<a name="1036"><span class="lineNum">    1036 </span>            : </a>
<a name="1037"><span class="lineNum">    1037 </span>            :                 /* boot up the VCPU */</a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_SOFT_RESET, 0);</span></a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 mdelay(10);</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            : </a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 10; ++i) {</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            :                         uint32_t status;</a>
<a name="1043"><span class="lineNum">    1043 </span>            : </a>
<a name="1044"><span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; 100; ++j) {</span></a>
<a name="1045"><span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                                 status = RREG32_SOC15(UVD, k, mmUVD_STATUS);</span></a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                                 if (status &amp; 2)</span></a>
<a name="1047"><span class="lineNum">    1047 </span>            :                                         break;</a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                                 mdelay(10);</span></a>
<a name="1049"><span class="lineNum">    1049 </span>            :                         }</a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                         r = 0;</span></a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineNoCov">          0 :                         if (status &amp; 2)</span></a>
<a name="1052"><span class="lineNum">    1052 </span>            :                                 break;</a>
<a name="1053"><span class="lineNum">    1053 </span>            : </a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;UVD(%d) not responding, trying to reset the VCPU!!!\n&quot;, k);</span></a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                         WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_SOFT_RESET),</span></a>
<a name="1056"><span class="lineNum">    1056 </span>            :                                         UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK,</a>
<a name="1057"><span class="lineNum">    1057 </span>            :                                         ~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);</a>
<a name="1058"><span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                         mdelay(10);</span></a>
<a name="1059"><span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                         WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_SOFT_RESET), 0,</span></a>
<a name="1060"><span class="lineNum">    1060 </span>            :                                         ~UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);</a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                         mdelay(10);</span></a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                         r = -1;</span></a>
<a name="1063"><span class="lineNum">    1063 </span>            :                 }</a>
<a name="1064"><span class="lineNum">    1064 </span>            : </a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;UVD(%d) not responding, giving up!!!\n&quot;, k);</span></a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="1068"><span class="lineNum">    1068 </span>            :                 }</a>
<a name="1069"><span class="lineNum">    1069 </span>            :                 /* enable master interrupt */</a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_MASTINT_EN),</span></a>
<a name="1071"><span class="lineNum">    1071 </span>            :                         (UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK),</a>
<a name="1072"><span class="lineNum">    1072 </span>            :                         ~(UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK));</a>
<a name="1073"><span class="lineNum">    1073 </span>            : </a>
<a name="1074"><span class="lineNum">    1074 </span>            :                 /* clear the bit 4 of UVD_STATUS */</a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_STATUS), 0,</span></a>
<a name="1076"><span class="lineNum">    1076 </span>            :                                 ~(2 &lt;&lt; UVD_STATUS__VCPU_REPORT__SHIFT));</a>
<a name="1077"><span class="lineNum">    1077 </span>            : </a>
<a name="1078"><span class="lineNum">    1078 </span>            :                 /* force RBC into idle state */</a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                 rb_bufsz = order_base_2(ring-&gt;ring_size);</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, rb_bufsz);</span></a>
<a name="1081"><span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_BLKSZ, 1);</span></a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_WPTR_POLL_EN, 0);</span></a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_UPDATE, 1);</span></a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_RPTR_WR_EN, 1);</span></a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_CNTL, tmp);</span></a>
<a name="1087"><span class="lineNum">    1087 </span>            : </a>
<a name="1088"><span class="lineNum">    1088 </span>            :                 /* set the write pointer delay */</a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_WPTR_CNTL, 0);</span></a>
<a name="1090"><span class="lineNum">    1090 </span>            : </a>
<a name="1091"><span class="lineNum">    1091 </span>            :                 /* set the wb address */</a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR_ADDR,</span></a>
<a name="1093"><span class="lineNum">    1093 </span>            :                                 (upper_32_bits(ring-&gt;gpu_addr) &gt;&gt; 2));</a>
<a name="1094"><span class="lineNum">    1094 </span>            : </a>
<a name="1095"><span class="lineNum">    1095 </span>            :                 /* program the RB_BASE for ring buffer */</a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_LMI_RBC_RB_64BIT_BAR_LOW,</span></a>
<a name="1097"><span class="lineNum">    1097 </span>            :                                 lower_32_bits(ring-&gt;gpu_addr));</a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH,</span></a>
<a name="1099"><span class="lineNum">    1099 </span>            :                                 upper_32_bits(ring-&gt;gpu_addr));</a>
<a name="1100"><span class="lineNum">    1100 </span>            : </a>
<a name="1101"><span class="lineNum">    1101 </span>            :                 /* Initialize the ring buffer's read and write pointers */</a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR, 0);</span></a>
<a name="1103"><span class="lineNum">    1103 </span>            : </a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                 ring-&gt;wptr = RREG32_SOC15(UVD, k, mmUVD_RBC_RB_RPTR);</span></a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RBC_RB_WPTR,</span></a>
<a name="1106"><span class="lineNum">    1106 </span>            :                                 lower_32_bits(ring-&gt;wptr));</a>
<a name="1107"><span class="lineNum">    1107 </span>            : </a>
<a name="1108"><span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, k, mmUVD_RBC_RB_CNTL), 0,</span></a>
<a name="1109"><span class="lineNum">    1109 </span>            :                                 ~UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK);</a>
<a name="1110"><span class="lineNum">    1110 </span>            : </a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;uvd.inst[k].ring_enc[0];</span></a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_RPTR, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_WPTR, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_LO, ring-&gt;gpu_addr);</span></a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_HI, upper_32_bits(ring-&gt;gpu_addr));</span></a>
<a name="1116"><span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_SIZE, ring-&gt;ring_size / 4);</span></a>
<a name="1117"><span class="lineNum">    1117 </span>            : </a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;uvd.inst[k].ring_enc[1];</span></a>
<a name="1119"><span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_RPTR2, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_WPTR2, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="1121"><span class="lineNum">    1121 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_LO2, ring-&gt;gpu_addr);</span></a>
<a name="1122"><span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_BASE_HI2, upper_32_bits(ring-&gt;gpu_addr));</span></a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, k, mmUVD_RB_SIZE2, ring-&gt;ring_size / 4);</span></a>
<a name="1124"><span class="lineNum">    1124 </span>            :         }</a>
<a name="1125"><span class="lineNum">    1125 </span>            :         return 0;</a>
<a name="1126"><span class="lineNum">    1126 </span>            : }</a>
<a name="1127"><span class="lineNum">    1127 </span>            : </a>
<a name="1128"><span class="lineNum">    1128 </span>            : /**</a>
<a name="1129"><span class="lineNum">    1129 </span>            :  * uvd_v7_0_stop - stop UVD block</a>
<a name="1130"><span class="lineNum">    1130 </span>            :  *</a>
<a name="1131"><span class="lineNum">    1131 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1132"><span class="lineNum">    1132 </span>            :  *</a>
<a name="1133"><span class="lineNum">    1133 </span>            :  * stop the UVD block</a>
<a name="1134"><span class="lineNum">    1134 </span>            :  */</a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 : static void uvd_v7_0_stop(struct amdgpu_device *adev)</span></a>
<a name="1136"><span class="lineNum">    1136 </span>            : {</a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         uint8_t i = 0;</span></a>
<a name="1138"><span class="lineNum">    1138 </span>            : </a>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;uvd.num_uvd_inst; ++i) {</span></a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; i))</span></a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1142"><span class="lineNum">    1142 </span>            :                 /* force RBC into idle state */</a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_RBC_RB_CNTL, 0x11010101);</span></a>
<a name="1144"><span class="lineNum">    1144 </span>            : </a>
<a name="1145"><span class="lineNum">    1145 </span>            :                 /* Stall UMC and register bus before resetting VCPU */</a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2),</span></a>
<a name="1147"><span class="lineNum">    1147 </span>            :                                 UVD_LMI_CTRL2__STALL_ARB_UMC_MASK,</a>
<a name="1148"><span class="lineNum">    1148 </span>            :                                 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);</a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                 mdelay(1);</span></a>
<a name="1150"><span class="lineNum">    1150 </span>            : </a>
<a name="1151"><span class="lineNum">    1151 </span>            :                 /* put VCPU into reset */</a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_SOFT_RESET,</span></a>
<a name="1153"><span class="lineNum">    1153 </span>            :                                 UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK);</a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                 mdelay(5);</span></a>
<a name="1155"><span class="lineNum">    1155 </span>            : </a>
<a name="1156"><span class="lineNum">    1156 </span>            :                 /* disable VCPU clock */</a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(UVD, i, mmUVD_VCPU_CNTL, 0x0);</span></a>
<a name="1158"><span class="lineNum">    1158 </span>            : </a>
<a name="1159"><span class="lineNum">    1159 </span>            :                 /* Unstall UMC and register bus */</a>
<a name="1160"><span class="lineNum">    1160 </span><span class="lineNoCov">          0 :                 WREG32_P(SOC15_REG_OFFSET(UVD, i, mmUVD_LMI_CTRL2), 0,</span></a>
<a name="1161"><span class="lineNum">    1161 </span>            :                                 ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);</a>
<a name="1162"><span class="lineNum">    1162 </span>            :         }</a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1164"><span class="lineNum">    1164 </span>            : </a>
<a name="1165"><span class="lineNum">    1165 </span>            : /**</a>
<a name="1166"><span class="lineNum">    1166 </span>            :  * uvd_v7_0_ring_emit_fence - emit an fence &amp; trap command</a>
<a name="1167"><span class="lineNum">    1167 </span>            :  *</a>
<a name="1168"><span class="lineNum">    1168 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="1169"><span class="lineNum">    1169 </span>            :  * @addr: address</a>
<a name="1170"><span class="lineNum">    1170 </span>            :  * @seq: sequence number</a>
<a name="1171"><span class="lineNum">    1171 </span>            :  * @flags: fence related flags</a>
<a name="1172"><span class="lineNum">    1172 </span>            :  *</a>
<a name="1173"><span class="lineNum">    1173 </span>            :  * Write a fence and a trap command to the ring.</a>
<a name="1174"><span class="lineNum">    1174 </span>            :  */</a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 : static void uvd_v7_0_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,</span></a>
<a name="1176"><span class="lineNum">    1176 </span>            :                                      unsigned flags)</a>
<a name="1177"><span class="lineNum">    1177 </span>            : {</a>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="1179"><span class="lineNum">    1179 </span>            : </a>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         WARN_ON(flags &amp; AMDGPU_FENCE_FLAG_64BIT);</span></a>
<a name="1181"><span class="lineNum">    1181 </span>            : </a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_CONTEXT_ID), 0));</span></a>
<a name="1184"><span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, seq);</span></a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_DATA0), 0));</span></a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, addr &amp; 0xffffffff);</span></a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_DATA1), 0));</span></a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(addr) &amp; 0xff);</span></a>
<a name="1191"><span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1192"><span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_CMD), 0));</span></a>
<a name="1193"><span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="1194"><span class="lineNum">    1194 </span>            : </a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_DATA0), 0));</span></a>
<a name="1197"><span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1199"><span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_DATA1), 0));</span></a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_CMD), 0));</span></a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 2);</span></a>
<a name="1204"><span class="lineNum">    1204 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1205"><span class="lineNum">    1205 </span>            : </a>
<a name="1206"><span class="lineNum">    1206 </span>            : /**</a>
<a name="1207"><span class="lineNum">    1207 </span>            :  * uvd_v7_0_enc_ring_emit_fence - emit an enc fence &amp; trap command</a>
<a name="1208"><span class="lineNum">    1208 </span>            :  *</a>
<a name="1209"><span class="lineNum">    1209 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="1210"><span class="lineNum">    1210 </span>            :  * @addr: address</a>
<a name="1211"><span class="lineNum">    1211 </span>            :  * @seq: sequence number</a>
<a name="1212"><span class="lineNum">    1212 </span>            :  * @flags: fence related flags</a>
<a name="1213"><span class="lineNum">    1213 </span>            :  *</a>
<a name="1214"><span class="lineNum">    1214 </span>            :  * Write enc a fence and a trap command to the ring.</a>
<a name="1215"><span class="lineNum">    1215 </span>            :  */</a>
<a name="1216"><span class="lineNum">    1216 </span><span class="lineNoCov">          0 : static void uvd_v7_0_enc_ring_emit_fence(struct amdgpu_ring *ring, u64 addr,</span></a>
<a name="1217"><span class="lineNum">    1217 </span>            :                         u64 seq, unsigned flags)</a>
<a name="1218"><span class="lineNum">    1218 </span>            : {</a>
<a name="1219"><span class="lineNum">    1219 </span>            : </a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         WARN_ON(flags &amp; AMDGPU_FENCE_FLAG_64BIT);</span></a>
<a name="1221"><span class="lineNum">    1221 </span>            : </a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, HEVC_ENC_CMD_FENCE);</span></a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, addr);</span></a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(addr));</span></a>
<a name="1225"><span class="lineNum">    1225 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, seq);</span></a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, HEVC_ENC_CMD_TRAP);</span></a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1228"><span class="lineNum">    1228 </span>            : </a>
<a name="1229"><span class="lineNum">    1229 </span>            : /**</a>
<a name="1230"><span class="lineNum">    1230 </span>            :  * uvd_v7_0_ring_emit_hdp_flush - skip HDP flushing</a>
<a name="1231"><span class="lineNum">    1231 </span>            :  *</a>
<a name="1232"><span class="lineNum">    1232 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="1233"><span class="lineNum">    1233 </span>            :  */</a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 : static void uvd_v7_0_ring_emit_hdp_flush(struct amdgpu_ring *ring)</span></a>
<a name="1235"><span class="lineNum">    1235 </span>            : {</a>
<a name="1236"><span class="lineNum">    1236 </span>            :         /* The firmware doesn't seem to like touching registers at this point. */</a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1238"><span class="lineNum">    1238 </span>            : </a>
<a name="1239"><span class="lineNum">    1239 </span>            : /**</a>
<a name="1240"><span class="lineNum">    1240 </span>            :  * uvd_v7_0_ring_test_ring - register write test</a>
<a name="1241"><span class="lineNum">    1241 </span>            :  *</a>
<a name="1242"><span class="lineNum">    1242 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="1243"><span class="lineNum">    1243 </span>            :  *</a>
<a name="1244"><span class="lineNum">    1244 </span>            :  * Test if we can successfully write to the context register</a>
<a name="1245"><span class="lineNum">    1245 </span>            :  */</a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 : static int uvd_v7_0_ring_test_ring(struct amdgpu_ring *ring)</span></a>
<a name="1247"><span class="lineNum">    1247 </span>            : {</a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         uint32_t tmp = 0;</span></a>
<a name="1250"><span class="lineNum">    1250 </span>            :         unsigned i;</a>
<a name="1251"><span class="lineNum">    1251 </span>            :         int r;</a>
<a name="1252"><span class="lineNum">    1252 </span>            : </a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 :         WREG32_SOC15(UVD, ring-&gt;me, mmUVD_CONTEXT_ID, 0xCAFEDEAD);</span></a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_alloc(ring, 3);</span></a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1256"><span class="lineNum">    1256 </span>            :                 return r;</a>
<a name="1257"><span class="lineNum">    1257 </span>            : </a>
<a name="1258"><span class="lineNum">    1258 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_CONTEXT_ID), 0));</span></a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0xDEADBEEF);</span></a>
<a name="1261"><span class="lineNum">    1261 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(UVD, ring-&gt;me, mmUVD_CONTEXT_ID);</span></a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF)</span></a>
<a name="1265"><span class="lineNum">    1265 </span>            :                         break;</a>
<a name="1266"><span class="lineNum">    1266 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="1267"><span class="lineNum">    1267 </span>            :         }</a>
<a name="1268"><span class="lineNum">    1268 </span>            : </a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         if (i &gt;= adev-&gt;usec_timeout)</span></a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                 r = -ETIMEDOUT;</span></a>
<a name="1271"><span class="lineNum">    1271 </span>            : </a>
<a name="1272"><span class="lineNum">    1272 </span>            :         return r;</a>
<a name="1273"><span class="lineNum">    1273 </span>            : }</a>
<a name="1274"><span class="lineNum">    1274 </span>            : </a>
<a name="1275"><span class="lineNum">    1275 </span>            : /**</a>
<a name="1276"><span class="lineNum">    1276 </span>            :  * uvd_v7_0_ring_patch_cs_in_place - Patch the IB for command submission.</a>
<a name="1277"><span class="lineNum">    1277 </span>            :  *</a>
<a name="1278"><span class="lineNum">    1278 </span>            :  * @p: the CS parser with the IBs</a>
<a name="1279"><span class="lineNum">    1279 </span>            :  * @job: which job this ib is in</a>
<a name="1280"><span class="lineNum">    1280 </span>            :  * @ib: which IB to patch</a>
<a name="1281"><span class="lineNum">    1281 </span>            :  *</a>
<a name="1282"><span class="lineNum">    1282 </span>            :  */</a>
<a name="1283"><span class="lineNum">    1283 </span><span class="lineNoCov">          0 : static int uvd_v7_0_ring_patch_cs_in_place(struct amdgpu_cs_parser *p,</span></a>
<a name="1284"><span class="lineNum">    1284 </span>            :                                            struct amdgpu_job *job,</a>
<a name="1285"><span class="lineNum">    1285 </span>            :                                            struct amdgpu_ib *ib)</a>
<a name="1286"><span class="lineNum">    1286 </span>            : {</a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = to_amdgpu_ring(job-&gt;base.sched);</span></a>
<a name="1288"><span class="lineNum">    1288 </span>            :         unsigned i;</a>
<a name="1289"><span class="lineNum">    1289 </span>            : </a>
<a name="1290"><span class="lineNum">    1290 </span>            :         /* No patching necessary for the first instance */</a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         if (!ring-&gt;me)</span></a>
<a name="1292"><span class="lineNum">    1292 </span>            :                 return 0;</a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ib-&gt;length_dw; i += 2) {</span></a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 uint32_t reg = amdgpu_ib_get_value(ib, i);</span></a>
<a name="1296"><span class="lineNum">    1296 </span>            : </a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                 reg -= p-&gt;adev-&gt;reg_offset[UVD_HWIP][0][1];</span></a>
<a name="1298"><span class="lineNum">    1298 </span><span class="lineNoCov">          0 :                 reg += p-&gt;adev-&gt;reg_offset[UVD_HWIP][1][1];</span></a>
<a name="1299"><span class="lineNum">    1299 </span>            : </a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                 amdgpu_ib_set_value(ib, i, reg);</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            :         }</a>
<a name="1302"><span class="lineNum">    1302 </span>            :         return 0;</a>
<a name="1303"><span class="lineNum">    1303 </span>            : }</a>
<a name="1304"><span class="lineNum">    1304 </span>            : </a>
<a name="1305"><span class="lineNum">    1305 </span>            : /**</a>
<a name="1306"><span class="lineNum">    1306 </span>            :  * uvd_v7_0_ring_emit_ib - execute indirect buffer</a>
<a name="1307"><span class="lineNum">    1307 </span>            :  *</a>
<a name="1308"><span class="lineNum">    1308 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="1309"><span class="lineNum">    1309 </span>            :  * @job: job to retrieve vmid from</a>
<a name="1310"><span class="lineNum">    1310 </span>            :  * @ib: indirect buffer to execute</a>
<a name="1311"><span class="lineNum">    1311 </span>            :  * @flags: unused</a>
<a name="1312"><span class="lineNum">    1312 </span>            :  *</a>
<a name="1313"><span class="lineNum">    1313 </span>            :  * Write ring commands to execute the indirect buffer</a>
<a name="1314"><span class="lineNum">    1314 </span>            :  */</a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineNoCov">          0 : static void uvd_v7_0_ring_emit_ib(struct amdgpu_ring *ring,</span></a>
<a name="1316"><span class="lineNum">    1316 </span>            :                                   struct amdgpu_job *job,</a>
<a name="1317"><span class="lineNum">    1317 </span>            :                                   struct amdgpu_ib *ib,</a>
<a name="1318"><span class="lineNum">    1318 </span>            :                                   uint32_t flags)</a>
<a name="1319"><span class="lineNum">    1319 </span>            : {</a>
<a name="1320"><span class="lineNum">    1320 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="1321"><span class="lineNum">    1321 </span><span class="lineNoCov">          0 :         unsigned vmid = AMDGPU_JOB_GET_VMID(job);</span></a>
<a name="1322"><span class="lineNum">    1322 </span>            : </a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_LMI_RBC_IB_VMID), 0));</span></a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, vmid);</span></a>
<a name="1326"><span class="lineNum">    1326 </span>            : </a>
<a name="1327"><span class="lineNum">    1327 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_LMI_RBC_IB_64BIT_BAR_LOW), 0));</span></a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(ib-&gt;gpu_addr));</span></a>
<a name="1330"><span class="lineNum">    1330 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH), 0));</span></a>
<a name="1332"><span class="lineNum">    1332 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr));</span></a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_RBC_IB_SIZE), 0));</span></a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, ib-&gt;length_dw);</span></a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1337"><span class="lineNum">    1337 </span>            : </a>
<a name="1338"><span class="lineNum">    1338 </span>            : /**</a>
<a name="1339"><span class="lineNum">    1339 </span>            :  * uvd_v7_0_enc_ring_emit_ib - enc execute indirect buffer</a>
<a name="1340"><span class="lineNum">    1340 </span>            :  *</a>
<a name="1341"><span class="lineNum">    1341 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="1342"><span class="lineNum">    1342 </span>            :  * @job: job to retrive vmid from</a>
<a name="1343"><span class="lineNum">    1343 </span>            :  * @ib: indirect buffer to execute</a>
<a name="1344"><span class="lineNum">    1344 </span>            :  * @flags: unused</a>
<a name="1345"><span class="lineNum">    1345 </span>            :  *</a>
<a name="1346"><span class="lineNum">    1346 </span>            :  * Write enc ring commands to execute the indirect buffer</a>
<a name="1347"><span class="lineNum">    1347 </span>            :  */</a>
<a name="1348"><span class="lineNum">    1348 </span><span class="lineNoCov">          0 : static void uvd_v7_0_enc_ring_emit_ib(struct amdgpu_ring *ring,</span></a>
<a name="1349"><span class="lineNum">    1349 </span>            :                                         struct amdgpu_job *job,</a>
<a name="1350"><span class="lineNum">    1350 </span>            :                                         struct amdgpu_ib *ib,</a>
<a name="1351"><span class="lineNum">    1351 </span>            :                                         uint32_t flags)</a>
<a name="1352"><span class="lineNum">    1352 </span>            : {</a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineNoCov">          0 :         unsigned vmid = AMDGPU_JOB_GET_VMID(job);</span></a>
<a name="1354"><span class="lineNum">    1354 </span>            : </a>
<a name="1355"><span class="lineNum">    1355 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, HEVC_ENC_CMD_IB_VM);</span></a>
<a name="1356"><span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, vmid);</span></a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(ib-&gt;gpu_addr));</span></a>
<a name="1358"><span class="lineNum">    1358 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr));</span></a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, ib-&gt;length_dw);</span></a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1361"><span class="lineNum">    1361 </span>            : </a>
<a name="1362"><span class="lineNum">    1362 </span><span class="lineNoCov">          0 : static void uvd_v7_0_ring_emit_wreg(struct amdgpu_ring *ring,</span></a>
<a name="1363"><span class="lineNum">    1363 </span>            :                                     uint32_t reg, uint32_t val)</a>
<a name="1364"><span class="lineNum">    1364 </span>            : {</a>
<a name="1365"><span class="lineNum">    1365 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="1366"><span class="lineNum">    1366 </span>            : </a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1368"><span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_DATA0), 0));</span></a>
<a name="1369"><span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, reg &lt;&lt; 2);</span></a>
<a name="1370"><span class="lineNum">    1370 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1371"><span class="lineNum">    1371 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_DATA1), 0));</span></a>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, val);</span></a>
<a name="1373"><span class="lineNum">    1373 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1374"><span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_CMD), 0));</span></a>
<a name="1375"><span class="lineNum">    1375 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 8);</span></a>
<a name="1376"><span class="lineNum">    1376 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1377"><span class="lineNum">    1377 </span>            : </a>
<a name="1378"><span class="lineNum">    1378 </span><span class="lineNoCov">          0 : static void uvd_v7_0_ring_emit_reg_wait(struct amdgpu_ring *ring, uint32_t reg,</span></a>
<a name="1379"><span class="lineNum">    1379 </span>            :                                         uint32_t val, uint32_t mask)</a>
<a name="1380"><span class="lineNum">    1380 </span>            : {</a>
<a name="1381"><span class="lineNum">    1381 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="1382"><span class="lineNum">    1382 </span>            : </a>
<a name="1383"><span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1384"><span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_DATA0), 0));</span></a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, reg &lt;&lt; 2);</span></a>
<a name="1386"><span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_DATA1), 0));</span></a>
<a name="1388"><span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, val);</span></a>
<a name="1389"><span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1390"><span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GP_SCRATCH8), 0));</span></a>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, mask);</span></a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                 PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_GPCOM_VCPU_CMD), 0));</span></a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 12);</span></a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1396"><span class="lineNum">    1396 </span>            : </a>
<a name="1397"><span class="lineNum">    1397 </span><span class="lineNoCov">          0 : static void uvd_v7_0_ring_emit_vm_flush(struct amdgpu_ring *ring,</span></a>
<a name="1398"><span class="lineNum">    1398 </span>            :                                         unsigned vmid, uint64_t pd_addr)</a>
<a name="1399"><span class="lineNum">    1399 </span>            : {</a>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;ring-&gt;adev-&gt;vmhub[ring-&gt;funcs-&gt;vmhub];</span></a>
<a name="1401"><span class="lineNum">    1401 </span>            :         uint32_t data0, data1, mask;</a>
<a name="1402"><span class="lineNum">    1402 </span>            : </a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);</span></a>
<a name="1404"><span class="lineNum">    1404 </span>            : </a>
<a name="1405"><span class="lineNum">    1405 </span>            :         /* wait for reg writes */</a>
<a name="1406"><span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         data0 = hub-&gt;ctx0_ptb_addr_lo32 + vmid * hub-&gt;ctx_addr_distance;</span></a>
<a name="1407"><span class="lineNum">    1407 </span><span class="lineNoCov">          0 :         data1 = lower_32_bits(pd_addr);</span></a>
<a name="1408"><span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         mask = 0xffffffff;</span></a>
<a name="1409"><span class="lineNum">    1409 </span><span class="lineNoCov">          0 :         uvd_v7_0_ring_emit_reg_wait(ring, data0, data1, mask);</span></a>
<a name="1410"><span class="lineNum">    1410 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1411"><span class="lineNum">    1411 </span>            : </a>
<a name="1412"><span class="lineNum">    1412 </span><span class="lineNoCov">          0 : static void uvd_v7_0_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count)</span></a>
<a name="1413"><span class="lineNum">    1413 </span>            : {</a>
<a name="1414"><span class="lineNum">    1414 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="1415"><span class="lineNum">    1415 </span>            :         int i;</a>
<a name="1416"><span class="lineNum">    1416 </span>            : </a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineNoCov">          0 :         WARN_ON(ring-&gt;wptr % 2 || count % 2);</span></a>
<a name="1418"><span class="lineNum">    1418 </span>            : </a>
<a name="1419"><span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; count / 2; i++) {</span></a>
<a name="1420"><span class="lineNum">    1420 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, PACKET0(SOC15_REG_OFFSET(UVD, ring-&gt;me, mmUVD_NO_OP), 0));</span></a>
<a name="1421"><span class="lineNum">    1421 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, 0);</span></a>
<a name="1422"><span class="lineNum">    1422 </span>            :         }</a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1424"><span class="lineNum">    1424 </span>            : </a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineNoCov">          0 : static void uvd_v7_0_enc_ring_insert_end(struct amdgpu_ring *ring)</span></a>
<a name="1426"><span class="lineNum">    1426 </span>            : {</a>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, HEVC_ENC_CMD_END);</span></a>
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1429"><span class="lineNum">    1429 </span>            : </a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineNoCov">          0 : static void uvd_v7_0_enc_ring_emit_reg_wait(struct amdgpu_ring *ring,</span></a>
<a name="1431"><span class="lineNum">    1431 </span>            :                                             uint32_t reg, uint32_t val,</a>
<a name="1432"><span class="lineNum">    1432 </span>            :                                             uint32_t mask)</a>
<a name="1433"><span class="lineNum">    1433 </span>            : {</a>
<a name="1434"><span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, HEVC_ENC_CMD_REG_WAIT);</span></a>
<a name="1435"><span class="lineNum">    1435 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, reg &lt;&lt; 2);</span></a>
<a name="1436"><span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, mask);</span></a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, val);</span></a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1439"><span class="lineNum">    1439 </span>            : </a>
<a name="1440"><span class="lineNum">    1440 </span><span class="lineNoCov">          0 : static void uvd_v7_0_enc_ring_emit_vm_flush(struct amdgpu_ring *ring,</span></a>
<a name="1441"><span class="lineNum">    1441 </span>            :                                             unsigned int vmid, uint64_t pd_addr)</a>
<a name="1442"><span class="lineNum">    1442 </span>            : {</a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;ring-&gt;adev-&gt;vmhub[ring-&gt;funcs-&gt;vmhub];</span></a>
<a name="1444"><span class="lineNum">    1444 </span>            : </a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :         pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);</span></a>
<a name="1446"><span class="lineNum">    1446 </span>            : </a>
<a name="1447"><span class="lineNum">    1447 </span>            :         /* wait for reg writes */</a>
<a name="1448"><span class="lineNum">    1448 </span><span class="lineNoCov">          0 :         uvd_v7_0_enc_ring_emit_reg_wait(ring, hub-&gt;ctx0_ptb_addr_lo32 +</span></a>
<a name="1449"><span class="lineNum">    1449 </span><span class="lineNoCov">          0 :                                         vmid * hub-&gt;ctx_addr_distance,</span></a>
<a name="1450"><span class="lineNum">    1450 </span>            :                                         lower_32_bits(pd_addr), 0xffffffff);</a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1452"><span class="lineNum">    1452 </span>            : </a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 : static void uvd_v7_0_enc_ring_emit_wreg(struct amdgpu_ring *ring,</span></a>
<a name="1454"><span class="lineNum">    1454 </span>            :                                         uint32_t reg, uint32_t val)</a>
<a name="1455"><span class="lineNum">    1455 </span>            : {</a>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, HEVC_ENC_CMD_REG_WRITE);</span></a>
<a name="1457"><span class="lineNum">    1457 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, reg &lt;&lt; 2);</span></a>
<a name="1458"><span class="lineNum">    1458 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, val);</span></a>
<a name="1459"><span class="lineNum">    1459 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1460"><span class="lineNum">    1460 </span>            : </a>
<a name="1461"><span class="lineNum">    1461 </span>            : #if 0</a>
<a name="1462"><span class="lineNum">    1462 </span>            : static bool uvd_v7_0_is_idle(void *handle)</a>
<a name="1463"><span class="lineNum">    1463 </span>            : {</a>
<a name="1464"><span class="lineNum">    1464 </span>            :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</a>
<a name="1465"><span class="lineNum">    1465 </span>            : </a>
<a name="1466"><span class="lineNum">    1466 </span>            :         return !(RREG32(mmSRBM_STATUS) &amp; SRBM_STATUS__UVD_BUSY_MASK);</a>
<a name="1467"><span class="lineNum">    1467 </span>            : }</a>
<a name="1468"><span class="lineNum">    1468 </span>            : </a>
<a name="1469"><span class="lineNum">    1469 </span>            : static int uvd_v7_0_wait_for_idle(void *handle)</a>
<a name="1470"><span class="lineNum">    1470 </span>            : {</a>
<a name="1471"><span class="lineNum">    1471 </span>            :         unsigned i;</a>
<a name="1472"><span class="lineNum">    1472 </span>            :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</a>
<a name="1473"><span class="lineNum">    1473 </span>            : </a>
<a name="1474"><span class="lineNum">    1474 </span>            :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</a>
<a name="1475"><span class="lineNum">    1475 </span>            :                 if (uvd_v7_0_is_idle(handle))</a>
<a name="1476"><span class="lineNum">    1476 </span>            :                         return 0;</a>
<a name="1477"><span class="lineNum">    1477 </span>            :         }</a>
<a name="1478"><span class="lineNum">    1478 </span>            :         return -ETIMEDOUT;</a>
<a name="1479"><span class="lineNum">    1479 </span>            : }</a>
<a name="1480"><span class="lineNum">    1480 </span>            : </a>
<a name="1481"><span class="lineNum">    1481 </span>            : #define AMDGPU_UVD_STATUS_BUSY_MASK    0xfd</a>
<a name="1482"><span class="lineNum">    1482 </span>            : static bool uvd_v7_0_check_soft_reset(void *handle)</a>
<a name="1483"><span class="lineNum">    1483 </span>            : {</a>
<a name="1484"><span class="lineNum">    1484 </span>            :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</a>
<a name="1485"><span class="lineNum">    1485 </span>            :         u32 srbm_soft_reset = 0;</a>
<a name="1486"><span class="lineNum">    1486 </span>            :         u32 tmp = RREG32(mmSRBM_STATUS);</a>
<a name="1487"><span class="lineNum">    1487 </span>            : </a>
<a name="1488"><span class="lineNum">    1488 </span>            :         if (REG_GET_FIELD(tmp, SRBM_STATUS, UVD_RQ_PENDING) ||</a>
<a name="1489"><span class="lineNum">    1489 </span>            :             REG_GET_FIELD(tmp, SRBM_STATUS, UVD_BUSY) ||</a>
<a name="1490"><span class="lineNum">    1490 </span>            :             (RREG32_SOC15(UVD, ring-&gt;me, mmUVD_STATUS) &amp;</a>
<a name="1491"><span class="lineNum">    1491 </span>            :                     AMDGPU_UVD_STATUS_BUSY_MASK))</a>
<a name="1492"><span class="lineNum">    1492 </span>            :                 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,</a>
<a name="1493"><span class="lineNum">    1493 </span>            :                                 SRBM_SOFT_RESET, SOFT_RESET_UVD, 1);</a>
<a name="1494"><span class="lineNum">    1494 </span>            : </a>
<a name="1495"><span class="lineNum">    1495 </span>            :         if (srbm_soft_reset) {</a>
<a name="1496"><span class="lineNum">    1496 </span>            :                 adev-&gt;uvd.inst[ring-&gt;me].srbm_soft_reset = srbm_soft_reset;</a>
<a name="1497"><span class="lineNum">    1497 </span>            :                 return true;</a>
<a name="1498"><span class="lineNum">    1498 </span>            :         } else {</a>
<a name="1499"><span class="lineNum">    1499 </span>            :                 adev-&gt;uvd.inst[ring-&gt;me].srbm_soft_reset = 0;</a>
<a name="1500"><span class="lineNum">    1500 </span>            :                 return false;</a>
<a name="1501"><span class="lineNum">    1501 </span>            :         }</a>
<a name="1502"><span class="lineNum">    1502 </span>            : }</a>
<a name="1503"><span class="lineNum">    1503 </span>            : </a>
<a name="1504"><span class="lineNum">    1504 </span>            : static int uvd_v7_0_pre_soft_reset(void *handle)</a>
<a name="1505"><span class="lineNum">    1505 </span>            : {</a>
<a name="1506"><span class="lineNum">    1506 </span>            :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</a>
<a name="1507"><span class="lineNum">    1507 </span>            : </a>
<a name="1508"><span class="lineNum">    1508 </span>            :         if (!adev-&gt;uvd.inst[ring-&gt;me].srbm_soft_reset)</a>
<a name="1509"><span class="lineNum">    1509 </span>            :                 return 0;</a>
<a name="1510"><span class="lineNum">    1510 </span>            : </a>
<a name="1511"><span class="lineNum">    1511 </span>            :         uvd_v7_0_stop(adev);</a>
<a name="1512"><span class="lineNum">    1512 </span>            :         return 0;</a>
<a name="1513"><span class="lineNum">    1513 </span>            : }</a>
<a name="1514"><span class="lineNum">    1514 </span>            : </a>
<a name="1515"><span class="lineNum">    1515 </span>            : static int uvd_v7_0_soft_reset(void *handle)</a>
<a name="1516"><span class="lineNum">    1516 </span>            : {</a>
<a name="1517"><span class="lineNum">    1517 </span>            :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</a>
<a name="1518"><span class="lineNum">    1518 </span>            :         u32 srbm_soft_reset;</a>
<a name="1519"><span class="lineNum">    1519 </span>            : </a>
<a name="1520"><span class="lineNum">    1520 </span>            :         if (!adev-&gt;uvd.inst[ring-&gt;me].srbm_soft_reset)</a>
<a name="1521"><span class="lineNum">    1521 </span>            :                 return 0;</a>
<a name="1522"><span class="lineNum">    1522 </span>            :         srbm_soft_reset = adev-&gt;uvd.inst[ring-&gt;me].srbm_soft_reset;</a>
<a name="1523"><span class="lineNum">    1523 </span>            : </a>
<a name="1524"><span class="lineNum">    1524 </span>            :         if (srbm_soft_reset) {</a>
<a name="1525"><span class="lineNum">    1525 </span>            :                 u32 tmp;</a>
<a name="1526"><span class="lineNum">    1526 </span>            : </a>
<a name="1527"><span class="lineNum">    1527 </span>            :                 tmp = RREG32(mmSRBM_SOFT_RESET);</a>
<a name="1528"><span class="lineNum">    1528 </span>            :                 tmp |= srbm_soft_reset;</a>
<a name="1529"><span class="lineNum">    1529 </span>            :                 dev_info(adev-&gt;dev, &quot;SRBM_SOFT_RESET=0x%08X\n&quot;, tmp);</a>
<a name="1530"><span class="lineNum">    1530 </span>            :                 WREG32(mmSRBM_SOFT_RESET, tmp);</a>
<a name="1531"><span class="lineNum">    1531 </span>            :                 tmp = RREG32(mmSRBM_SOFT_RESET);</a>
<a name="1532"><span class="lineNum">    1532 </span>            : </a>
<a name="1533"><span class="lineNum">    1533 </span>            :                 udelay(50);</a>
<a name="1534"><span class="lineNum">    1534 </span>            : </a>
<a name="1535"><span class="lineNum">    1535 </span>            :                 tmp &amp;= ~srbm_soft_reset;</a>
<a name="1536"><span class="lineNum">    1536 </span>            :                 WREG32(mmSRBM_SOFT_RESET, tmp);</a>
<a name="1537"><span class="lineNum">    1537 </span>            :                 tmp = RREG32(mmSRBM_SOFT_RESET);</a>
<a name="1538"><span class="lineNum">    1538 </span>            : </a>
<a name="1539"><span class="lineNum">    1539 </span>            :                 /* Wait a little for things to settle down */</a>
<a name="1540"><span class="lineNum">    1540 </span>            :                 udelay(50);</a>
<a name="1541"><span class="lineNum">    1541 </span>            :         }</a>
<a name="1542"><span class="lineNum">    1542 </span>            : </a>
<a name="1543"><span class="lineNum">    1543 </span>            :         return 0;</a>
<a name="1544"><span class="lineNum">    1544 </span>            : }</a>
<a name="1545"><span class="lineNum">    1545 </span>            : </a>
<a name="1546"><span class="lineNum">    1546 </span>            : static int uvd_v7_0_post_soft_reset(void *handle)</a>
<a name="1547"><span class="lineNum">    1547 </span>            : {</a>
<a name="1548"><span class="lineNum">    1548 </span>            :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</a>
<a name="1549"><span class="lineNum">    1549 </span>            : </a>
<a name="1550"><span class="lineNum">    1550 </span>            :         if (!adev-&gt;uvd.inst[ring-&gt;me].srbm_soft_reset)</a>
<a name="1551"><span class="lineNum">    1551 </span>            :                 return 0;</a>
<a name="1552"><span class="lineNum">    1552 </span>            : </a>
<a name="1553"><span class="lineNum">    1553 </span>            :         mdelay(5);</a>
<a name="1554"><span class="lineNum">    1554 </span>            : </a>
<a name="1555"><span class="lineNum">    1555 </span>            :         return uvd_v7_0_start(adev);</a>
<a name="1556"><span class="lineNum">    1556 </span>            : }</a>
<a name="1557"><span class="lineNum">    1557 </span>            : #endif</a>
<a name="1558"><span class="lineNum">    1558 </span>            : </a>
<a name="1559"><span class="lineNum">    1559 </span><span class="lineNoCov">          0 : static int uvd_v7_0_set_interrupt_state(struct amdgpu_device *adev,</span></a>
<a name="1560"><span class="lineNum">    1560 </span>            :                                         struct amdgpu_irq_src *source,</a>
<a name="1561"><span class="lineNum">    1561 </span>            :                                         unsigned type,</a>
<a name="1562"><span class="lineNum">    1562 </span>            :                                         enum amdgpu_interrupt_state state)</a>
<a name="1563"><span class="lineNum">    1563 </span>            : {</a>
<a name="1564"><span class="lineNum">    1564 </span>            :         // TODO</a>
<a name="1565"><span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1566"><span class="lineNum">    1566 </span>            : }</a>
<a name="1567"><span class="lineNum">    1567 </span>            : </a>
<a name="1568"><span class="lineNum">    1568 </span><span class="lineNoCov">          0 : static int uvd_v7_0_process_interrupt(struct amdgpu_device *adev,</span></a>
<a name="1569"><span class="lineNum">    1569 </span>            :                                       struct amdgpu_irq_src *source,</a>
<a name="1570"><span class="lineNum">    1570 </span>            :                                       struct amdgpu_iv_entry *entry)</a>
<a name="1571"><span class="lineNum">    1571 </span>            : {</a>
<a name="1572"><span class="lineNum">    1572 </span>            :         uint32_t ip_instance;</a>
<a name="1573"><span class="lineNum">    1573 </span>            : </a>
<a name="1574"><span class="lineNum">    1574 </span><span class="lineNoCov">          0 :         switch (entry-&gt;client_id) {</span></a>
<a name="1575"><span class="lineNum">    1575 </span>            :         case SOC15_IH_CLIENTID_UVD:</a>
<a name="1576"><span class="lineNum">    1576 </span>            :                 ip_instance = 0;</a>
<a name="1577"><span class="lineNum">    1577 </span>            :                 break;</a>
<a name="1578"><span class="lineNum">    1578 </span>            :         case SOC15_IH_CLIENTID_UVD1:</a>
<a name="1579"><span class="lineNum">    1579 </span><span class="lineNoCov">          0 :                 ip_instance = 1;</span></a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1581"><span class="lineNum">    1581 </span>            :         default:</a>
<a name="1582"><span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unhandled client id: %d\n&quot;, entry-&gt;client_id);</span></a>
<a name="1583"><span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="1584"><span class="lineNum">    1584 </span>            :         }</a>
<a name="1585"><span class="lineNum">    1585 </span>            : </a>
<a name="1586"><span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;IH: UVD TRAP\n&quot;);</span></a>
<a name="1587"><span class="lineNum">    1587 </span>            : </a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         switch (entry-&gt;src_id) {</span></a>
<a name="1589"><span class="lineNum">    1589 </span>            :         case 124:</a>
<a name="1590"><span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                 amdgpu_fence_process(&amp;adev-&gt;uvd.inst[ip_instance].ring);</span></a>
<a name="1591"><span class="lineNum">    1591 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1592"><span class="lineNum">    1592 </span>            :         case 119:</a>
<a name="1593"><span class="lineNum">    1593 </span><span class="lineNoCov">          0 :                 amdgpu_fence_process(&amp;adev-&gt;uvd.inst[ip_instance].ring_enc[0]);</span></a>
<a name="1594"><span class="lineNum">    1594 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1595"><span class="lineNum">    1595 </span>            :         case 120:</a>
<a name="1596"><span class="lineNum">    1596 </span><span class="lineNoCov">          0 :                 if (!amdgpu_sriov_vf(adev))</span></a>
<a name="1597"><span class="lineNum">    1597 </span><span class="lineNoCov">          0 :                         amdgpu_fence_process(&amp;adev-&gt;uvd.inst[ip_instance].ring_enc[1]);</span></a>
<a name="1598"><span class="lineNum">    1598 </span>            :                 break;</a>
<a name="1599"><span class="lineNum">    1599 </span>            :         default:</a>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unhandled interrupt: %d %d\n&quot;,</span></a>
<a name="1601"><span class="lineNum">    1601 </span>            :                           entry-&gt;src_id, entry-&gt;src_data[0]);</a>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1603"><span class="lineNum">    1603 </span>            :         }</a>
<a name="1604"><span class="lineNum">    1604 </span>            : </a>
<a name="1605"><span class="lineNum">    1605 </span>            :         return 0;</a>
<a name="1606"><span class="lineNum">    1606 </span>            : }</a>
<a name="1607"><span class="lineNum">    1607 </span>            : </a>
<a name="1608"><span class="lineNum">    1608 </span>            : #if 0</a>
<a name="1609"><span class="lineNum">    1609 </span>            : static void uvd_v7_0_set_sw_clock_gating(struct amdgpu_device *adev)</a>
<a name="1610"><span class="lineNum">    1610 </span>            : {</a>
<a name="1611"><span class="lineNum">    1611 </span>            :         uint32_t data, data1, data2, suvd_flags;</a>
<a name="1612"><span class="lineNum">    1612 </span>            : </a>
<a name="1613"><span class="lineNum">    1613 </span>            :         data = RREG32_SOC15(UVD, ring-&gt;me, mmUVD_CGC_CTRL);</a>
<a name="1614"><span class="lineNum">    1614 </span>            :         data1 = RREG32_SOC15(UVD, ring-&gt;me, mmUVD_SUVD_CGC_GATE);</a>
<a name="1615"><span class="lineNum">    1615 </span>            :         data2 = RREG32_SOC15(UVD, ring-&gt;me, mmUVD_SUVD_CGC_CTRL);</a>
<a name="1616"><span class="lineNum">    1616 </span>            : </a>
<a name="1617"><span class="lineNum">    1617 </span>            :         data &amp;= ~(UVD_CGC_CTRL__CLK_OFF_DELAY_MASK |</a>
<a name="1618"><span class="lineNum">    1618 </span>            :                   UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK);</a>
<a name="1619"><span class="lineNum">    1619 </span>            : </a>
<a name="1620"><span class="lineNum">    1620 </span>            :         suvd_flags = UVD_SUVD_CGC_GATE__SRE_MASK |</a>
<a name="1621"><span class="lineNum">    1621 </span>            :                      UVD_SUVD_CGC_GATE__SIT_MASK |</a>
<a name="1622"><span class="lineNum">    1622 </span>            :                      UVD_SUVD_CGC_GATE__SMP_MASK |</a>
<a name="1623"><span class="lineNum">    1623 </span>            :                      UVD_SUVD_CGC_GATE__SCM_MASK |</a>
<a name="1624"><span class="lineNum">    1624 </span>            :                      UVD_SUVD_CGC_GATE__SDB_MASK;</a>
<a name="1625"><span class="lineNum">    1625 </span>            : </a>
<a name="1626"><span class="lineNum">    1626 </span>            :         data |= UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK |</a>
<a name="1627"><span class="lineNum">    1627 </span>            :                 (1 &lt;&lt; REG_FIELD_SHIFT(UVD_CGC_CTRL, CLK_GATE_DLY_TIMER)) |</a>
<a name="1628"><span class="lineNum">    1628 </span>            :                 (4 &lt;&lt; REG_FIELD_SHIFT(UVD_CGC_CTRL, CLK_OFF_DELAY));</a>
<a name="1629"><span class="lineNum">    1629 </span>            : </a>
<a name="1630"><span class="lineNum">    1630 </span>            :         data &amp;= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |</a>
<a name="1631"><span class="lineNum">    1631 </span>            :                         UVD_CGC_CTRL__UDEC_CM_MODE_MASK |</a>
<a name="1632"><span class="lineNum">    1632 </span>            :                         UVD_CGC_CTRL__UDEC_IT_MODE_MASK |</a>
<a name="1633"><span class="lineNum">    1633 </span>            :                         UVD_CGC_CTRL__UDEC_DB_MODE_MASK |</a>
<a name="1634"><span class="lineNum">    1634 </span>            :                         UVD_CGC_CTRL__UDEC_MP_MODE_MASK |</a>
<a name="1635"><span class="lineNum">    1635 </span>            :                         UVD_CGC_CTRL__SYS_MODE_MASK |</a>
<a name="1636"><span class="lineNum">    1636 </span>            :                         UVD_CGC_CTRL__UDEC_MODE_MASK |</a>
<a name="1637"><span class="lineNum">    1637 </span>            :                         UVD_CGC_CTRL__MPEG2_MODE_MASK |</a>
<a name="1638"><span class="lineNum">    1638 </span>            :                         UVD_CGC_CTRL__REGS_MODE_MASK |</a>
<a name="1639"><span class="lineNum">    1639 </span>            :                         UVD_CGC_CTRL__RBC_MODE_MASK |</a>
<a name="1640"><span class="lineNum">    1640 </span>            :                         UVD_CGC_CTRL__LMI_MC_MODE_MASK |</a>
<a name="1641"><span class="lineNum">    1641 </span>            :                         UVD_CGC_CTRL__LMI_UMC_MODE_MASK |</a>
<a name="1642"><span class="lineNum">    1642 </span>            :                         UVD_CGC_CTRL__IDCT_MODE_MASK |</a>
<a name="1643"><span class="lineNum">    1643 </span>            :                         UVD_CGC_CTRL__MPRD_MODE_MASK |</a>
<a name="1644"><span class="lineNum">    1644 </span>            :                         UVD_CGC_CTRL__MPC_MODE_MASK |</a>
<a name="1645"><span class="lineNum">    1645 </span>            :                         UVD_CGC_CTRL__LBSI_MODE_MASK |</a>
<a name="1646"><span class="lineNum">    1646 </span>            :                         UVD_CGC_CTRL__LRBBM_MODE_MASK |</a>
<a name="1647"><span class="lineNum">    1647 </span>            :                         UVD_CGC_CTRL__WCB_MODE_MASK |</a>
<a name="1648"><span class="lineNum">    1648 </span>            :                         UVD_CGC_CTRL__VCPU_MODE_MASK |</a>
<a name="1649"><span class="lineNum">    1649 </span>            :                         UVD_CGC_CTRL__JPEG_MODE_MASK |</a>
<a name="1650"><span class="lineNum">    1650 </span>            :                         UVD_CGC_CTRL__JPEG2_MODE_MASK |</a>
<a name="1651"><span class="lineNum">    1651 </span>            :                         UVD_CGC_CTRL__SCPU_MODE_MASK);</a>
<a name="1652"><span class="lineNum">    1652 </span>            :         data2 &amp;= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK |</a>
<a name="1653"><span class="lineNum">    1653 </span>            :                         UVD_SUVD_CGC_CTRL__SIT_MODE_MASK |</a>
<a name="1654"><span class="lineNum">    1654 </span>            :                         UVD_SUVD_CGC_CTRL__SMP_MODE_MASK |</a>
<a name="1655"><span class="lineNum">    1655 </span>            :                         UVD_SUVD_CGC_CTRL__SCM_MODE_MASK |</a>
<a name="1656"><span class="lineNum">    1656 </span>            :                         UVD_SUVD_CGC_CTRL__SDB_MODE_MASK);</a>
<a name="1657"><span class="lineNum">    1657 </span>            :         data1 |= suvd_flags;</a>
<a name="1658"><span class="lineNum">    1658 </span>            : </a>
<a name="1659"><span class="lineNum">    1659 </span>            :         WREG32_SOC15(UVD, ring-&gt;me, mmUVD_CGC_CTRL, data);</a>
<a name="1660"><span class="lineNum">    1660 </span>            :         WREG32_SOC15(UVD, ring-&gt;me, mmUVD_CGC_GATE, 0);</a>
<a name="1661"><span class="lineNum">    1661 </span>            :         WREG32_SOC15(UVD, ring-&gt;me, mmUVD_SUVD_CGC_GATE, data1);</a>
<a name="1662"><span class="lineNum">    1662 </span>            :         WREG32_SOC15(UVD, ring-&gt;me, mmUVD_SUVD_CGC_CTRL, data2);</a>
<a name="1663"><span class="lineNum">    1663 </span>            : }</a>
<a name="1664"><span class="lineNum">    1664 </span>            : </a>
<a name="1665"><span class="lineNum">    1665 </span>            : static void uvd_v7_0_set_hw_clock_gating(struct amdgpu_device *adev)</a>
<a name="1666"><span class="lineNum">    1666 </span>            : {</a>
<a name="1667"><span class="lineNum">    1667 </span>            :         uint32_t data, data1, cgc_flags, suvd_flags;</a>
<a name="1668"><span class="lineNum">    1668 </span>            : </a>
<a name="1669"><span class="lineNum">    1669 </span>            :         data = RREG32_SOC15(UVD, ring-&gt;me, mmUVD_CGC_GATE);</a>
<a name="1670"><span class="lineNum">    1670 </span>            :         data1 = RREG32_SOC15(UVD, ring-&gt;me, mmUVD_SUVD_CGC_GATE);</a>
<a name="1671"><span class="lineNum">    1671 </span>            : </a>
<a name="1672"><span class="lineNum">    1672 </span>            :         cgc_flags = UVD_CGC_GATE__SYS_MASK |</a>
<a name="1673"><span class="lineNum">    1673 </span>            :                 UVD_CGC_GATE__UDEC_MASK |</a>
<a name="1674"><span class="lineNum">    1674 </span>            :                 UVD_CGC_GATE__MPEG2_MASK |</a>
<a name="1675"><span class="lineNum">    1675 </span>            :                 UVD_CGC_GATE__RBC_MASK |</a>
<a name="1676"><span class="lineNum">    1676 </span>            :                 UVD_CGC_GATE__LMI_MC_MASK |</a>
<a name="1677"><span class="lineNum">    1677 </span>            :                 UVD_CGC_GATE__IDCT_MASK |</a>
<a name="1678"><span class="lineNum">    1678 </span>            :                 UVD_CGC_GATE__MPRD_MASK |</a>
<a name="1679"><span class="lineNum">    1679 </span>            :                 UVD_CGC_GATE__MPC_MASK |</a>
<a name="1680"><span class="lineNum">    1680 </span>            :                 UVD_CGC_GATE__LBSI_MASK |</a>
<a name="1681"><span class="lineNum">    1681 </span>            :                 UVD_CGC_GATE__LRBBM_MASK |</a>
<a name="1682"><span class="lineNum">    1682 </span>            :                 UVD_CGC_GATE__UDEC_RE_MASK |</a>
<a name="1683"><span class="lineNum">    1683 </span>            :                 UVD_CGC_GATE__UDEC_CM_MASK |</a>
<a name="1684"><span class="lineNum">    1684 </span>            :                 UVD_CGC_GATE__UDEC_IT_MASK |</a>
<a name="1685"><span class="lineNum">    1685 </span>            :                 UVD_CGC_GATE__UDEC_DB_MASK |</a>
<a name="1686"><span class="lineNum">    1686 </span>            :                 UVD_CGC_GATE__UDEC_MP_MASK |</a>
<a name="1687"><span class="lineNum">    1687 </span>            :                 UVD_CGC_GATE__WCB_MASK |</a>
<a name="1688"><span class="lineNum">    1688 </span>            :                 UVD_CGC_GATE__VCPU_MASK |</a>
<a name="1689"><span class="lineNum">    1689 </span>            :                 UVD_CGC_GATE__SCPU_MASK |</a>
<a name="1690"><span class="lineNum">    1690 </span>            :                 UVD_CGC_GATE__JPEG_MASK |</a>
<a name="1691"><span class="lineNum">    1691 </span>            :                 UVD_CGC_GATE__JPEG2_MASK;</a>
<a name="1692"><span class="lineNum">    1692 </span>            : </a>
<a name="1693"><span class="lineNum">    1693 </span>            :         suvd_flags = UVD_SUVD_CGC_GATE__SRE_MASK |</a>
<a name="1694"><span class="lineNum">    1694 </span>            :                                 UVD_SUVD_CGC_GATE__SIT_MASK |</a>
<a name="1695"><span class="lineNum">    1695 </span>            :                                 UVD_SUVD_CGC_GATE__SMP_MASK |</a>
<a name="1696"><span class="lineNum">    1696 </span>            :                                 UVD_SUVD_CGC_GATE__SCM_MASK |</a>
<a name="1697"><span class="lineNum">    1697 </span>            :                                 UVD_SUVD_CGC_GATE__SDB_MASK;</a>
<a name="1698"><span class="lineNum">    1698 </span>            : </a>
<a name="1699"><span class="lineNum">    1699 </span>            :         data |= cgc_flags;</a>
<a name="1700"><span class="lineNum">    1700 </span>            :         data1 |= suvd_flags;</a>
<a name="1701"><span class="lineNum">    1701 </span>            : </a>
<a name="1702"><span class="lineNum">    1702 </span>            :         WREG32_SOC15(UVD, ring-&gt;me, mmUVD_CGC_GATE, data);</a>
<a name="1703"><span class="lineNum">    1703 </span>            :         WREG32_SOC15(UVD, ring-&gt;me, mmUVD_SUVD_CGC_GATE, data1);</a>
<a name="1704"><span class="lineNum">    1704 </span>            : }</a>
<a name="1705"><span class="lineNum">    1705 </span>            : </a>
<a name="1706"><span class="lineNum">    1706 </span>            : static void uvd_v7_0_set_bypass_mode(struct amdgpu_device *adev, bool enable)</a>
<a name="1707"><span class="lineNum">    1707 </span>            : {</a>
<a name="1708"><span class="lineNum">    1708 </span>            :         u32 tmp = RREG32_SMC(ixGCK_DFS_BYPASS_CNTL);</a>
<a name="1709"><span class="lineNum">    1709 </span>            : </a>
<a name="1710"><span class="lineNum">    1710 </span>            :         if (enable)</a>
<a name="1711"><span class="lineNum">    1711 </span>            :                 tmp |= (GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK |</a>
<a name="1712"><span class="lineNum">    1712 </span>            :                         GCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK);</a>
<a name="1713"><span class="lineNum">    1713 </span>            :         else</a>
<a name="1714"><span class="lineNum">    1714 </span>            :                 tmp &amp;= ~(GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK |</a>
<a name="1715"><span class="lineNum">    1715 </span>            :                          GCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK);</a>
<a name="1716"><span class="lineNum">    1716 </span>            : </a>
<a name="1717"><span class="lineNum">    1717 </span>            :         WREG32_SMC(ixGCK_DFS_BYPASS_CNTL, tmp);</a>
<a name="1718"><span class="lineNum">    1718 </span>            : }</a>
<a name="1719"><span class="lineNum">    1719 </span>            : </a>
<a name="1720"><span class="lineNum">    1720 </span>            : </a>
<a name="1721"><span class="lineNum">    1721 </span>            : static int uvd_v7_0_set_clockgating_state(void *handle,</a>
<a name="1722"><span class="lineNum">    1722 </span>            :                                           enum amd_clockgating_state state)</a>
<a name="1723"><span class="lineNum">    1723 </span>            : {</a>
<a name="1724"><span class="lineNum">    1724 </span>            :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</a>
<a name="1725"><span class="lineNum">    1725 </span>            :         bool enable = (state == AMD_CG_STATE_GATE);</a>
<a name="1726"><span class="lineNum">    1726 </span>            : </a>
<a name="1727"><span class="lineNum">    1727 </span>            :         uvd_v7_0_set_bypass_mode(adev, enable);</a>
<a name="1728"><span class="lineNum">    1728 </span>            : </a>
<a name="1729"><span class="lineNum">    1729 </span>            :         if (!(adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_UVD_MGCG))</a>
<a name="1730"><span class="lineNum">    1730 </span>            :                 return 0;</a>
<a name="1731"><span class="lineNum">    1731 </span>            : </a>
<a name="1732"><span class="lineNum">    1732 </span>            :         if (enable) {</a>
<a name="1733"><span class="lineNum">    1733 </span>            :                 /* disable HW gating and enable Sw gating */</a>
<a name="1734"><span class="lineNum">    1734 </span>            :                 uvd_v7_0_set_sw_clock_gating(adev);</a>
<a name="1735"><span class="lineNum">    1735 </span>            :         } else {</a>
<a name="1736"><span class="lineNum">    1736 </span>            :                 /* wait for STATUS to clear */</a>
<a name="1737"><span class="lineNum">    1737 </span>            :                 if (uvd_v7_0_wait_for_idle(handle))</a>
<a name="1738"><span class="lineNum">    1738 </span>            :                         return -EBUSY;</a>
<a name="1739"><span class="lineNum">    1739 </span>            : </a>
<a name="1740"><span class="lineNum">    1740 </span>            :                 /* enable HW gates because UVD is idle */</a>
<a name="1741"><span class="lineNum">    1741 </span>            :                 /* uvd_v7_0_set_hw_clock_gating(adev); */</a>
<a name="1742"><span class="lineNum">    1742 </span>            :         }</a>
<a name="1743"><span class="lineNum">    1743 </span>            : </a>
<a name="1744"><span class="lineNum">    1744 </span>            :         return 0;</a>
<a name="1745"><span class="lineNum">    1745 </span>            : }</a>
<a name="1746"><span class="lineNum">    1746 </span>            : </a>
<a name="1747"><span class="lineNum">    1747 </span>            : static int uvd_v7_0_set_powergating_state(void *handle,</a>
<a name="1748"><span class="lineNum">    1748 </span>            :                                           enum amd_powergating_state state)</a>
<a name="1749"><span class="lineNum">    1749 </span>            : {</a>
<a name="1750"><span class="lineNum">    1750 </span>            :         /* This doesn't actually powergate the UVD block.</a>
<a name="1751"><span class="lineNum">    1751 </span>            :          * That's done in the dpm code via the SMC.  This</a>
<a name="1752"><span class="lineNum">    1752 </span>            :          * just re-inits the block as necessary.  The actual</a>
<a name="1753"><span class="lineNum">    1753 </span>            :          * gating still happens in the dpm code.  We should</a>
<a name="1754"><span class="lineNum">    1754 </span>            :          * revisit this when there is a cleaner line between</a>
<a name="1755"><span class="lineNum">    1755 </span>            :          * the smc and the hw blocks</a>
<a name="1756"><span class="lineNum">    1756 </span>            :          */</a>
<a name="1757"><span class="lineNum">    1757 </span>            :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</a>
<a name="1758"><span class="lineNum">    1758 </span>            : </a>
<a name="1759"><span class="lineNum">    1759 </span>            :         if (!(adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_UVD))</a>
<a name="1760"><span class="lineNum">    1760 </span>            :                 return 0;</a>
<a name="1761"><span class="lineNum">    1761 </span>            : </a>
<a name="1762"><span class="lineNum">    1762 </span>            :         WREG32_SOC15(UVD, ring-&gt;me, mmUVD_POWER_STATUS, UVD_POWER_STATUS__UVD_PG_EN_MASK);</a>
<a name="1763"><span class="lineNum">    1763 </span>            : </a>
<a name="1764"><span class="lineNum">    1764 </span>            :         if (state == AMD_PG_STATE_GATE) {</a>
<a name="1765"><span class="lineNum">    1765 </span>            :                 uvd_v7_0_stop(adev);</a>
<a name="1766"><span class="lineNum">    1766 </span>            :                 return 0;</a>
<a name="1767"><span class="lineNum">    1767 </span>            :         } else {</a>
<a name="1768"><span class="lineNum">    1768 </span>            :                 return uvd_v7_0_start(adev);</a>
<a name="1769"><span class="lineNum">    1769 </span>            :         }</a>
<a name="1770"><span class="lineNum">    1770 </span>            : }</a>
<a name="1771"><span class="lineNum">    1771 </span>            : #endif</a>
<a name="1772"><span class="lineNum">    1772 </span>            : </a>
<a name="1773"><span class="lineNum">    1773 </span><span class="lineNoCov">          0 : static int uvd_v7_0_set_clockgating_state(void *handle,</span></a>
<a name="1774"><span class="lineNum">    1774 </span>            :                                           enum amd_clockgating_state state)</a>
<a name="1775"><span class="lineNum">    1775 </span>            : {</a>
<a name="1776"><span class="lineNum">    1776 </span>            :         /* needed for driver unload*/</a>
<a name="1777"><span class="lineNum">    1777 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1778"><span class="lineNum">    1778 </span>            : }</a>
<a name="1779"><span class="lineNum">    1779 </span>            : </a>
<a name="1780"><span class="lineNum">    1780 </span>            : const struct amd_ip_funcs uvd_v7_0_ip_funcs = {</a>
<a name="1781"><span class="lineNum">    1781 </span>            :         .name = &quot;uvd_v7_0&quot;,</a>
<a name="1782"><span class="lineNum">    1782 </span>            :         .early_init = uvd_v7_0_early_init,</a>
<a name="1783"><span class="lineNum">    1783 </span>            :         .late_init = NULL,</a>
<a name="1784"><span class="lineNum">    1784 </span>            :         .sw_init = uvd_v7_0_sw_init,</a>
<a name="1785"><span class="lineNum">    1785 </span>            :         .sw_fini = uvd_v7_0_sw_fini,</a>
<a name="1786"><span class="lineNum">    1786 </span>            :         .hw_init = uvd_v7_0_hw_init,</a>
<a name="1787"><span class="lineNum">    1787 </span>            :         .hw_fini = uvd_v7_0_hw_fini,</a>
<a name="1788"><span class="lineNum">    1788 </span>            :         .suspend = uvd_v7_0_suspend,</a>
<a name="1789"><span class="lineNum">    1789 </span>            :         .resume = uvd_v7_0_resume,</a>
<a name="1790"><span class="lineNum">    1790 </span>            :         .is_idle = NULL /* uvd_v7_0_is_idle */,</a>
<a name="1791"><span class="lineNum">    1791 </span>            :         .wait_for_idle = NULL /* uvd_v7_0_wait_for_idle */,</a>
<a name="1792"><span class="lineNum">    1792 </span>            :         .check_soft_reset = NULL /* uvd_v7_0_check_soft_reset */,</a>
<a name="1793"><span class="lineNum">    1793 </span>            :         .pre_soft_reset = NULL /* uvd_v7_0_pre_soft_reset */,</a>
<a name="1794"><span class="lineNum">    1794 </span>            :         .soft_reset = NULL /* uvd_v7_0_soft_reset */,</a>
<a name="1795"><span class="lineNum">    1795 </span>            :         .post_soft_reset = NULL /* uvd_v7_0_post_soft_reset */,</a>
<a name="1796"><span class="lineNum">    1796 </span>            :         .set_clockgating_state = uvd_v7_0_set_clockgating_state,</a>
<a name="1797"><span class="lineNum">    1797 </span>            :         .set_powergating_state = NULL /* uvd_v7_0_set_powergating_state */,</a>
<a name="1798"><span class="lineNum">    1798 </span>            : };</a>
<a name="1799"><span class="lineNum">    1799 </span>            : </a>
<a name="1800"><span class="lineNum">    1800 </span>            : static const struct amdgpu_ring_funcs uvd_v7_0_ring_vm_funcs = {</a>
<a name="1801"><span class="lineNum">    1801 </span>            :         .type = AMDGPU_RING_TYPE_UVD,</a>
<a name="1802"><span class="lineNum">    1802 </span>            :         .align_mask = 0xf,</a>
<a name="1803"><span class="lineNum">    1803 </span>            :         .support_64bit_ptrs = false,</a>
<a name="1804"><span class="lineNum">    1804 </span>            :         .no_user_fence = true,</a>
<a name="1805"><span class="lineNum">    1805 </span>            :         .vmhub = AMDGPU_MMHUB_0,</a>
<a name="1806"><span class="lineNum">    1806 </span>            :         .get_rptr = uvd_v7_0_ring_get_rptr,</a>
<a name="1807"><span class="lineNum">    1807 </span>            :         .get_wptr = uvd_v7_0_ring_get_wptr,</a>
<a name="1808"><span class="lineNum">    1808 </span>            :         .set_wptr = uvd_v7_0_ring_set_wptr,</a>
<a name="1809"><span class="lineNum">    1809 </span>            :         .patch_cs_in_place = uvd_v7_0_ring_patch_cs_in_place,</a>
<a name="1810"><span class="lineNum">    1810 </span>            :         .emit_frame_size =</a>
<a name="1811"><span class="lineNum">    1811 </span>            :                 6 + /* hdp invalidate */</a>
<a name="1812"><span class="lineNum">    1812 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +</a>
<a name="1813"><span class="lineNum">    1813 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +</a>
<a name="1814"><span class="lineNum">    1814 </span>            :                 8 + /* uvd_v7_0_ring_emit_vm_flush */</a>
<a name="1815"><span class="lineNum">    1815 </span>            :                 14 + 14, /* uvd_v7_0_ring_emit_fence x2 vm fence */</a>
<a name="1816"><span class="lineNum">    1816 </span>            :         .emit_ib_size = 8, /* uvd_v7_0_ring_emit_ib */</a>
<a name="1817"><span class="lineNum">    1817 </span>            :         .emit_ib = uvd_v7_0_ring_emit_ib,</a>
<a name="1818"><span class="lineNum">    1818 </span>            :         .emit_fence = uvd_v7_0_ring_emit_fence,</a>
<a name="1819"><span class="lineNum">    1819 </span>            :         .emit_vm_flush = uvd_v7_0_ring_emit_vm_flush,</a>
<a name="1820"><span class="lineNum">    1820 </span>            :         .emit_hdp_flush = uvd_v7_0_ring_emit_hdp_flush,</a>
<a name="1821"><span class="lineNum">    1821 </span>            :         .test_ring = uvd_v7_0_ring_test_ring,</a>
<a name="1822"><span class="lineNum">    1822 </span>            :         .test_ib = amdgpu_uvd_ring_test_ib,</a>
<a name="1823"><span class="lineNum">    1823 </span>            :         .insert_nop = uvd_v7_0_ring_insert_nop,</a>
<a name="1824"><span class="lineNum">    1824 </span>            :         .pad_ib = amdgpu_ring_generic_pad_ib,</a>
<a name="1825"><span class="lineNum">    1825 </span>            :         .begin_use = amdgpu_uvd_ring_begin_use,</a>
<a name="1826"><span class="lineNum">    1826 </span>            :         .end_use = amdgpu_uvd_ring_end_use,</a>
<a name="1827"><span class="lineNum">    1827 </span>            :         .emit_wreg = uvd_v7_0_ring_emit_wreg,</a>
<a name="1828"><span class="lineNum">    1828 </span>            :         .emit_reg_wait = uvd_v7_0_ring_emit_reg_wait,</a>
<a name="1829"><span class="lineNum">    1829 </span>            :         .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,</a>
<a name="1830"><span class="lineNum">    1830 </span>            : };</a>
<a name="1831"><span class="lineNum">    1831 </span>            : </a>
<a name="1832"><span class="lineNum">    1832 </span>            : static const struct amdgpu_ring_funcs uvd_v7_0_enc_ring_vm_funcs = {</a>
<a name="1833"><span class="lineNum">    1833 </span>            :         .type = AMDGPU_RING_TYPE_UVD_ENC,</a>
<a name="1834"><span class="lineNum">    1834 </span>            :         .align_mask = 0x3f,</a>
<a name="1835"><span class="lineNum">    1835 </span>            :         .nop = HEVC_ENC_CMD_NO_OP,</a>
<a name="1836"><span class="lineNum">    1836 </span>            :         .support_64bit_ptrs = false,</a>
<a name="1837"><span class="lineNum">    1837 </span>            :         .no_user_fence = true,</a>
<a name="1838"><span class="lineNum">    1838 </span>            :         .vmhub = AMDGPU_MMHUB_0,</a>
<a name="1839"><span class="lineNum">    1839 </span>            :         .get_rptr = uvd_v7_0_enc_ring_get_rptr,</a>
<a name="1840"><span class="lineNum">    1840 </span>            :         .get_wptr = uvd_v7_0_enc_ring_get_wptr,</a>
<a name="1841"><span class="lineNum">    1841 </span>            :         .set_wptr = uvd_v7_0_enc_ring_set_wptr,</a>
<a name="1842"><span class="lineNum">    1842 </span>            :         .emit_frame_size =</a>
<a name="1843"><span class="lineNum">    1843 </span>            :                 3 + 3 + /* hdp flush / invalidate */</a>
<a name="1844"><span class="lineNum">    1844 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +</a>
<a name="1845"><span class="lineNum">    1845 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 4 +</a>
<a name="1846"><span class="lineNum">    1846 </span>            :                 4 + /* uvd_v7_0_enc_ring_emit_vm_flush */</a>
<a name="1847"><span class="lineNum">    1847 </span>            :                 5 + 5 + /* uvd_v7_0_enc_ring_emit_fence x2 vm fence */</a>
<a name="1848"><span class="lineNum">    1848 </span>            :                 1, /* uvd_v7_0_enc_ring_insert_end */</a>
<a name="1849"><span class="lineNum">    1849 </span>            :         .emit_ib_size = 5, /* uvd_v7_0_enc_ring_emit_ib */</a>
<a name="1850"><span class="lineNum">    1850 </span>            :         .emit_ib = uvd_v7_0_enc_ring_emit_ib,</a>
<a name="1851"><span class="lineNum">    1851 </span>            :         .emit_fence = uvd_v7_0_enc_ring_emit_fence,</a>
<a name="1852"><span class="lineNum">    1852 </span>            :         .emit_vm_flush = uvd_v7_0_enc_ring_emit_vm_flush,</a>
<a name="1853"><span class="lineNum">    1853 </span>            :         .test_ring = uvd_v7_0_enc_ring_test_ring,</a>
<a name="1854"><span class="lineNum">    1854 </span>            :         .test_ib = uvd_v7_0_enc_ring_test_ib,</a>
<a name="1855"><span class="lineNum">    1855 </span>            :         .insert_nop = amdgpu_ring_insert_nop,</a>
<a name="1856"><span class="lineNum">    1856 </span>            :         .insert_end = uvd_v7_0_enc_ring_insert_end,</a>
<a name="1857"><span class="lineNum">    1857 </span>            :         .pad_ib = amdgpu_ring_generic_pad_ib,</a>
<a name="1858"><span class="lineNum">    1858 </span>            :         .begin_use = amdgpu_uvd_ring_begin_use,</a>
<a name="1859"><span class="lineNum">    1859 </span>            :         .end_use = amdgpu_uvd_ring_end_use,</a>
<a name="1860"><span class="lineNum">    1860 </span>            :         .emit_wreg = uvd_v7_0_enc_ring_emit_wreg,</a>
<a name="1861"><span class="lineNum">    1861 </span>            :         .emit_reg_wait = uvd_v7_0_enc_ring_emit_reg_wait,</a>
<a name="1862"><span class="lineNum">    1862 </span>            :         .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,</a>
<a name="1863"><span class="lineNum">    1863 </span>            : };</a>
<a name="1864"><span class="lineNum">    1864 </span>            : </a>
<a name="1865"><span class="lineNum">    1865 </span><span class="lineNoCov">          0 : static void uvd_v7_0_set_ring_funcs(struct amdgpu_device *adev)</span></a>
<a name="1866"><span class="lineNum">    1866 </span>            : {</a>
<a name="1867"><span class="lineNum">    1867 </span>            :         int i;</a>
<a name="1868"><span class="lineNum">    1868 </span>            : </a>
<a name="1869"><span class="lineNum">    1869 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;uvd.num_uvd_inst; i++) {</span></a>
<a name="1870"><span class="lineNum">    1870 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; i))</span></a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1872"><span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.inst[i].ring.funcs = &amp;uvd_v7_0_ring_vm_funcs;</span></a>
<a name="1873"><span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.inst[i].ring.me = i;</span></a>
<a name="1874"><span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;UVD(%d) is enabled in VM mode\n&quot;, i);</span></a>
<a name="1875"><span class="lineNum">    1875 </span>            :         }</a>
<a name="1876"><span class="lineNum">    1876 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1877"><span class="lineNum">    1877 </span>            : </a>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineNoCov">          0 : static void uvd_v7_0_set_enc_ring_funcs(struct amdgpu_device *adev)</span></a>
<a name="1879"><span class="lineNum">    1879 </span>            : {</a>
<a name="1880"><span class="lineNum">    1880 </span>            :         int i, j;</a>
<a name="1881"><span class="lineNum">    1881 </span>            : </a>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; adev-&gt;uvd.num_uvd_inst; j++) {</span></a>
<a name="1883"><span class="lineNum">    1883 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; j))</span></a>
<a name="1884"><span class="lineNum">    1884 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;uvd.num_enc_rings; ++i) {</span></a>
<a name="1886"><span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                         adev-&gt;uvd.inst[j].ring_enc[i].funcs = &amp;uvd_v7_0_enc_ring_vm_funcs;</span></a>
<a name="1887"><span class="lineNum">    1887 </span><span class="lineNoCov">          0 :                         adev-&gt;uvd.inst[j].ring_enc[i].me = j;</span></a>
<a name="1888"><span class="lineNum">    1888 </span>            :                 }</a>
<a name="1889"><span class="lineNum">    1889 </span>            : </a>
<a name="1890"><span class="lineNum">    1890 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;UVD(%d) ENC is enabled in VM mode\n&quot;, j);</span></a>
<a name="1891"><span class="lineNum">    1891 </span>            :         }</a>
<a name="1892"><span class="lineNum">    1892 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1893"><span class="lineNum">    1893 </span>            : </a>
<a name="1894"><span class="lineNum">    1894 </span>            : static const struct amdgpu_irq_src_funcs uvd_v7_0_irq_funcs = {</a>
<a name="1895"><span class="lineNum">    1895 </span>            :         .set = uvd_v7_0_set_interrupt_state,</a>
<a name="1896"><span class="lineNum">    1896 </span>            :         .process = uvd_v7_0_process_interrupt,</a>
<a name="1897"><span class="lineNum">    1897 </span>            : };</a>
<a name="1898"><span class="lineNum">    1898 </span>            : </a>
<a name="1899"><span class="lineNum">    1899 </span>            : static void uvd_v7_0_set_irq_funcs(struct amdgpu_device *adev)</a>
<a name="1900"><span class="lineNum">    1900 </span>            : {</a>
<a name="1901"><span class="lineNum">    1901 </span>            :         int i;</a>
<a name="1902"><span class="lineNum">    1902 </span>            : </a>
<a name="1903"><span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;uvd.num_uvd_inst; i++) {</span></a>
<a name="1904"><span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                 if (adev-&gt;uvd.harvest_config &amp; (1 &lt;&lt; i))</span></a>
<a name="1905"><span class="lineNum">    1905 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1906"><span class="lineNum">    1906 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.inst[i].irq.num_types = adev-&gt;uvd.num_enc_rings + 1;</span></a>
<a name="1907"><span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                 adev-&gt;uvd.inst[i].irq.funcs = &amp;uvd_v7_0_irq_funcs;</span></a>
<a name="1908"><span class="lineNum">    1908 </span>            :         }</a>
<a name="1909"><span class="lineNum">    1909 </span>            : }</a>
<a name="1910"><span class="lineNum">    1910 </span>            : </a>
<a name="1911"><span class="lineNum">    1911 </span>            : const struct amdgpu_ip_block_version uvd_v7_0_ip_block =</a>
<a name="1912"><span class="lineNum">    1912 </span>            : {</a>
<a name="1913"><span class="lineNum">    1913 </span>            :                 .type = AMD_IP_BLOCK_TYPE_UVD,</a>
<a name="1914"><span class="lineNum">    1914 </span>            :                 .major = 7,</a>
<a name="1915"><span class="lineNum">    1915 </span>            :                 .minor = 0,</a>
<a name="1916"><span class="lineNum">    1916 </span>            :                 .rev = 0,</a>
<a name="1917"><span class="lineNum">    1917 </span>            :                 .funcs = &amp;uvd_v7_0_ip_funcs,</a>
<a name="1918"><span class="lineNum">    1918 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
