Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  9 20:11:05 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dvi_pass_top_timing_summary_routed.rpt -pb dvi_pass_top_timing_summary_routed.pb -rpx dvi_pass_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dvi_pass_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (568)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1151)
5. checking no_input_delay (10)
6. checking no_output_delay (5)
7. checking multiple_clock (157)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (568)
--------------------------
 There are 568 register/latch pins with no clock driven by root clock pin: tmds_rx_clk_p_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1151)
---------------------------------------------------
 There are 1145 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (157)
--------------------------------
 There are 157 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.944        0.000                      0                  342        0.057        0.000                      0                  342        0.264        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_125M_200M_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_125M_200M_1  {0.000 4.000}        8.000           125.000         
sysclk_i                        {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_125M_200M    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_125M_200M    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_125M_200M_1        0.944        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_125M_200M_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk_i                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_clk_wiz_125M_200M          0.944        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_125M_200M                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M_1        0.944        0.000                      0                  339        0.057        0.000                      0                  339  
clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M          0.944        0.000                      0                  339        0.057        0.000                      0                  339  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M          2.484        0.000                      0                    3        0.472        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M          2.484        0.000                      0                    3        0.407        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M_1        2.484        0.000                      0                    3        0.407        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M_1        2.485        0.000                      0                    3        0.472        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.952ns (25.555%)  route 2.773ns (74.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.535     1.344    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.603    
                         clock uncertainty           -0.065     2.538    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     2.333    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.952ns (25.555%)  route 2.773ns (74.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.535     1.344    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.603    
                         clock uncertainty           -0.065     2.538    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     2.333    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  0.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.622    -0.557    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDPE (Prop_fdpe_C_Q)         0.141    -0.416 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.361    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.889    -0.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.557    
    SLICE_X107Y74        FDPE (Hold_fdpe_C_D)         0.075    -0.482    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.075    -0.480    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.412 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X111Y77        FDPE (Hold_fdpe_C_D)         0.075    -0.478    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDPE (Prop_fdpe_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.343    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.321    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X106Y66        FDPE (Hold_fdpe_C_D)         0.075    -0.474    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.909    -0.310    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.542    
    SLICE_X112Y99        FDPE (Hold_fdpe_C_D)         0.060    -0.482    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.060    -0.493    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.085%)  route 0.130ns (47.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.130    -0.279    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X109Y83        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.321    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y83        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.195    -0.515    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.075    -0.440    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.349    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y74        FDPE (Hold_fdpe_C_D)         0.120    -0.436    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.108    -0.300    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.900    -0.319    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.218    -0.536    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091    -0.445    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.632    -0.547    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.297    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y85        LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[0]
    SLICE_X111Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.903    -0.316    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                         clock pessimism             -0.219    -0.534    
    SLICE_X111Y85        FDRE (Hold_fdre_C_D)         0.091    -0.443    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_125M_200M_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y63    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y63    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y63    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y84    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_125M_200M_1
  To Clock:  clkfbout_clk_wiz_125M_200M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_125M_200M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clkwiz_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_i
  To Clock:  sysclk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.952ns (25.555%)  route 2.773ns (74.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.535     1.344    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.603    
                         clock uncertainty           -0.065     2.538    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     2.333    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.952ns (25.555%)  route 2.773ns (74.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.535     1.344    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.603    
                         clock uncertainty           -0.065     2.538    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     2.333    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  0.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.622    -0.557    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDPE (Prop_fdpe_C_Q)         0.141    -0.416 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.361    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.889    -0.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.557    
    SLICE_X107Y74        FDPE (Hold_fdpe_C_D)         0.075    -0.482    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.075    -0.480    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.412 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X111Y77        FDPE (Hold_fdpe_C_D)         0.075    -0.478    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDPE (Prop_fdpe_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.343    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.321    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X106Y66        FDPE (Hold_fdpe_C_D)         0.075    -0.474    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.909    -0.310    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.542    
    SLICE_X112Y99        FDPE (Hold_fdpe_C_D)         0.060    -0.482    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.060    -0.493    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.085%)  route 0.130ns (47.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.130    -0.279    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X109Y83        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.321    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y83        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.195    -0.515    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.075    -0.440    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.349    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y74        FDPE (Hold_fdpe_C_D)         0.120    -0.436    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.108    -0.300    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.900    -0.319    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.218    -0.536    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091    -0.445    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.632    -0.547    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.297    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y85        LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[0]
    SLICE_X111Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.903    -0.316    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                         clock pessimism             -0.219    -0.534    
    SLICE_X111Y85        FDRE (Hold_fdre_C_D)         0.091    -0.443    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_125M_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y63    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y63    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y63    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y71    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y84    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y74    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_125M_200M
  To Clock:  clkfbout_clk_wiz_125M_200M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_125M_200M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clkwiz_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.952ns (25.555%)  route 2.773ns (74.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.535     1.344    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.603    
                         clock uncertainty           -0.065     2.538    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     2.333    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.952ns (25.555%)  route 2.773ns (74.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.535     1.344    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.603    
                         clock uncertainty           -0.065     2.538    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     2.333    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  0.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.622    -0.557    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDPE (Prop_fdpe_C_Q)         0.141    -0.416 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.361    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.889    -0.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.557    
                         clock uncertainty            0.065    -0.492    
    SLICE_X107Y74        FDPE (Hold_fdpe_C_D)         0.075    -0.417    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.075    -0.415    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.412 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X111Y77        FDPE (Hold_fdpe_C_D)         0.075    -0.413    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDPE (Prop_fdpe_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.343    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.321    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.065    -0.484    
    SLICE_X106Y66        FDPE (Hold_fdpe_C_D)         0.075    -0.409    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.909    -0.310    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X112Y99        FDPE (Hold_fdpe_C_D)         0.060    -0.417    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.060    -0.428    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.085%)  route 0.130ns (47.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.130    -0.279    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X109Y83        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.321    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y83        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.195    -0.515    
                         clock uncertainty            0.065    -0.450    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.075    -0.375    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.349    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y74        FDPE (Hold_fdpe_C_D)         0.120    -0.371    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.108    -0.300    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.900    -0.319    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.218    -0.536    
                         clock uncertainty            0.065    -0.471    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091    -0.380    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.632    -0.547    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.297    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y85        LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[0]
    SLICE_X111Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.903    -0.316    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                         clock pessimism             -0.219    -0.534    
                         clock uncertainty            0.065    -0.469    
    SLICE_X111Y85        FDRE (Hold_fdre_C_D)         0.091    -0.378    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.271%)  route 2.815ns (74.729%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.577     1.386    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.382     2.600    
                         clock uncertainty           -0.065     2.535    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     2.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.952ns (25.338%)  route 2.805ns (74.662%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 2.981 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.567     1.376    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.668     2.981    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.382     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     2.329    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.329    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.952ns (25.555%)  route 2.773ns (74.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.535     1.344    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.603    
                         clock uncertainty           -0.065     2.538    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     2.333    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.952ns (25.555%)  route 2.773ns (74.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -2.381    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y74        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.819    -1.106    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y72        LUT4 (Prop_lut4_I0_O)        0.124    -0.982 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.426    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.432 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433     0.001    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I5_O)        0.124     0.125 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.560     0.685    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X107Y73        LUT6 (Prop_lut6_I0_O)        0.124     0.809 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.535     1.344    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y69        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.603    
                         clock uncertainty           -0.065     2.538    
    SLICE_X106Y69        FDRE (Setup_fdre_C_CE)      -0.205     2.333    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                  0.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.622    -0.557    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDPE (Prop_fdpe_C_Q)         0.141    -0.416 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.361    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.889    -0.330    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y74        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.557    
                         clock uncertainty            0.065    -0.492    
    SLICE_X107Y74        FDPE (Hold_fdpe_C_D)         0.075    -0.417    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y76        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.075    -0.415    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.412 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X111Y77        FDPE (Hold_fdpe_C_D)         0.075    -0.413    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDPE (Prop_fdpe_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.343    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.321    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y66        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.065    -0.484    
    SLICE_X106Y66        FDPE (Hold_fdpe_C_D)         0.075    -0.409    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.909    -0.310    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X112Y99        FDPE (Hold_fdpe_C_D)         0.060    -0.417    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.060    -0.428    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.085%)  route 0.130ns (47.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.130    -0.279    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X109Y83        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.321    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y83        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.195    -0.515    
                         clock uncertainty            0.065    -0.450    
    SLICE_X109Y83        FDRE (Hold_fdre_C_D)         0.075    -0.375    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148    -0.408 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.349    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y74        LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y74        FDPE (Hold_fdpe_C_D)         0.120    -0.371    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.108    -0.300    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.255    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.900    -0.319    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X110Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.218    -0.536    
                         clock uncertainty            0.065    -0.471    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091    -0.380    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.632    -0.547    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=3, routed)           0.109    -0.297    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[0]
    SLICE_X111Y85        LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[0]
    SLICE_X111Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.903    -0.316    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X111Y85        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
                         clock pessimism             -0.219    -0.534    
                         clock uncertainty            0.065    -0.469    
    SLICE_X111Y85        FDRE (Hold_fdre_C_D)         0.091    -0.378    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.478ns (26.040%)  route 1.358ns (73.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.358    -0.523    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.559    
                         clock uncertainty           -0.065     2.494    
    SLICE_X112Y74        FDPE (Recov_fdpe_C_PRE)     -0.532     1.962    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.962    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.478ns (26.040%)  route 1.358ns (73.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.358    -0.523    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.559    
                         clock uncertainty           -0.065     2.494    
    SLICE_X112Y74        FDPE (Recov_fdpe_C_PRE)     -0.490     2.004    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.004    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.822%)  route 0.633ns (60.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.848    -2.376    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.419    -1.957 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.633    -1.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X111Y75        FDCE (Recov_fdce_C_CLR)     -0.580     1.954    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  3.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.074%)  route 0.208ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.208    -0.217    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
    SLICE_X111Y75        FDCE (Remov_fdce_C_CLR)     -0.146    -0.689    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.148ns (20.339%)  route 0.580ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.580     0.185    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X112Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.645    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.148ns (20.339%)  route 0.580ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.580     0.185    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X112Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.645    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.831    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.478ns (26.040%)  route 1.358ns (73.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.358    -0.523    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.559    
                         clock uncertainty           -0.065     2.494    
    SLICE_X112Y74        FDPE (Recov_fdpe_C_PRE)     -0.532     1.962    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.962    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.478ns (26.040%)  route 1.358ns (73.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.358    -0.523    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.559    
                         clock uncertainty           -0.065     2.494    
    SLICE_X112Y74        FDPE (Recov_fdpe_C_PRE)     -0.490     2.004    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.004    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.822%)  route 0.633ns (60.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.848    -2.376    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.419    -1.957 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.633    -1.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X111Y75        FDCE (Recov_fdce_C_CLR)     -0.580     1.954    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  3.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.074%)  route 0.208ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.208    -0.217    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
                         clock uncertainty            0.065    -0.478    
    SLICE_X111Y75        FDCE (Remov_fdce_C_CLR)     -0.146    -0.624    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.148ns (20.339%)  route 0.580ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.580     0.185    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.456    
    SLICE_X112Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.580    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.148ns (20.339%)  route 0.580ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.580     0.185    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.456    
    SLICE_X112Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.580    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.766    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        2.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.478ns (26.040%)  route 1.358ns (73.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.358    -0.523    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.559    
                         clock uncertainty           -0.065     2.494    
    SLICE_X112Y74        FDPE (Recov_fdpe_C_PRE)     -0.532     1.962    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.962    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.478ns (26.040%)  route 1.358ns (73.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.358    -0.523    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.559    
                         clock uncertainty           -0.065     2.494    
    SLICE_X112Y74        FDPE (Recov_fdpe_C_PRE)     -0.490     2.004    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.004    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.822%)  route 0.633ns (60.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.848    -2.376    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.419    -1.957 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.633    -1.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X111Y75        FDCE (Recov_fdce_C_CLR)     -0.580     1.954    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  3.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.074%)  route 0.208ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.208    -0.217    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
                         clock uncertainty            0.065    -0.478    
    SLICE_X111Y75        FDCE (Remov_fdce_C_CLR)     -0.146    -0.624    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.148ns (20.339%)  route 0.580ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.580     0.185    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.456    
    SLICE_X112Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.580    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.148ns (20.339%)  route 0.580ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.580     0.185    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.521    
                         clock uncertainty            0.065    -0.456    
    SLICE_X112Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.580    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.766    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        2.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.478ns (26.040%)  route 1.358ns (73.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.358    -0.523    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.423     2.559    
                         clock uncertainty           -0.065     2.494    
    SLICE_X112Y74        FDPE (Recov_fdpe_C_PRE)     -0.532     1.962    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.962    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.478ns (26.040%)  route 1.358ns (73.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.358    -0.523    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.423     2.559    
                         clock uncertainty           -0.065     2.494    
    SLICE_X112Y74        FDPE (Recov_fdpe_C_PRE)     -0.490     2.004    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.004    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.822%)  route 0.633ns (60.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.848    -2.376    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.419    -1.957 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.633    -1.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X111Y75        FDCE (Recov_fdce_C_CLR)     -0.580     1.954    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.954    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  3.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.074%)  route 0.208ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.208    -0.217    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
    SLICE_X111Y75        FDCE (Remov_fdce_C_CLR)     -0.146    -0.689    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.148ns (20.339%)  route 0.580ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.580     0.185    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X112Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.645    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.148ns (20.339%)  route 0.580ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.580     0.185    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y74        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y74        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.195    -0.521    
    SLICE_X112Y74        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.645    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.831    





