<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			XCVU19P-FSVA3824-1-E (Xilinx)

Click here to go to specific block report:
<a href="rpt_FB1_uA_areasrr.htm#FB1_uA"><h5 align="center">FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.FB1_uA_dut"><h5 align="center">FB1_uA_dut</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA_dut.MUX"><h5 align="center">MUX</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA_dut.PC"><h5 align="center">PC</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA_dut.IM"><h5 align="center">IM</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA_dut.IF_ID"><h5 align="center">IF_ID</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA"><h5 align="center">haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA"><h5 align="center">hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_simulation_FB1_uA"><h5 align="center">hstdm_simulation_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_plle3_Z1_FB1_uA"><h5 align="center">hstdm_ultrascale_plle3_Z1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_plle3_Z1_0_FB1_uA"><h5 align="center">hstdm_ultrascale_plle3_Z1_0_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_plle3_Z1_1_FB1_uA"><h5 align="center">hstdm_ultrascale_plle3_Z1_1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_plle3_Z1_2_FB1_uA"><h5 align="center">hstdm_ultrascale_plle3_Z1_2_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_plle3_Z1_3_FB1_uA"><h5 align="center">hstdm_ultrascale_plle3_Z1_3_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uA"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uA"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA"><h5 align="center">hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uA"><h5 align="center">hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uA"><h5 align="center">hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uA"><h5 align="center">hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uA"><h5 align="center">hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_2_FB1_uA"><h5 align="center">hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_2_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_FB1_uA"><h5 align="center">hstdm_tx_Z2_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_0_FB1_uA"><h5 align="center">hstdm_tx_Z2_0_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_1_FB1_uA"><h5 align="center">hstdm_tx_Z2_1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_2_FB1_uA"><h5 align="center">hstdm_tx_Z2_2_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_3_FB1_uA"><h5 align="center">hstdm_tx_Z2_3_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_4_FB1_uA"><h5 align="center">hstdm_tx_Z2_4_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_5_FB1_uA"><h5 align="center">hstdm_tx_Z2_5_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_6_FB1_uA"><h5 align="center">hstdm_tx_Z2_6_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_7_FB1_uA"><h5 align="center">hstdm_tx_Z2_7_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_8_FB1_uA"><h5 align="center">hstdm_tx_Z2_8_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_9_FB1_uA"><h5 align="center">hstdm_tx_Z2_9_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_10_FB1_uA"><h5 align="center">hstdm_tx_Z2_10_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_11_FB1_uA"><h5 align="center">hstdm_tx_Z2_11_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_12_FB1_uA"><h5 align="center">hstdm_tx_Z2_12_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_13_FB1_uA"><h5 align="center">hstdm_tx_Z2_13_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_14_FB1_uA"><h5 align="center">hstdm_tx_Z2_14_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_15_FB1_uA"><h5 align="center">hstdm_tx_Z2_15_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_tx_Z2_16_FB1_uA"><h5 align="center">hstdm_tx_Z2_16_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.hstdm_memory_Z1_FB1_uA"><h5 align="center">hstdm_memory_Z1_FB1_uA</h5></a><br><a href="rpt_FB1_uA_areasrr.htm#FB1_uA.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078"><h5 align="center">bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078</h5></a><br><a name=FB1_uA>
----------------------------------------------------------------------
########   Utilization report for  Top level view:   FB1_uA   ########
======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     2138               2138           100 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA:	2138 (49.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            1233               1233           100 %                
Shared LUTS     86                 -43            100 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA:	1319 (30.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     2                  2              100 %                
=====================================================================
Total MEMORY ELEMENTS in the block FB1_uA:	2 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     4                  8              100 %                
SRLS                29                 29             100 %                
===========================================================================
Total Distributed Memory in the block FB1_uA:	33 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
PADS     662                662            100 %                
================================================================
Total IO PADS in the block FB1_uA:	662 (15.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1266               1227                                
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.FB1_uA_dut>
----------------------------------------------------------------
########   Utilization report for  cell:   FB1_uA_dut   ########
Instance path:   FB1_uA.FB1_uA_dut                              
================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     204                204            9.54 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.FB1_uA_dut:	204 (4.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            254                254            20.6 %               
Shared LUTS     16                 -8             18.6 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.FB1_uA_dut:	270 (6.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     4                  8              100 %                
===========================================================================
Total Distributed Memory in the block FB1_uA.FB1_uA_dut:	4 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     258                254                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA_dut.IF_ID>
-----------------------------------------------------------
########   Utilization report for  cell:   IF_ID   ########
Instance path:   FB1_uA_dut.IF_ID                          
===========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     96                 96             4.49 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA_dut.IF_ID:	96 (2.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     97                 97             7.87 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA_dut.IF_ID:	97 (2.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     97                 97                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA_dut.IM>
--------------------------------------------------------
########   Utilization report for  cell:   IM   ########
Instance path:   FB1_uA_dut.IM                          
========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             1.5 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA_dut.IM:	32 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            77                 77             6.24 %               
Shared LUTS     6                  -3             6.98 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA_dut.IM:	83 (1.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name                Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------------
Distributed RAM     4                  8              100 %                
===========================================================================
Total Distributed Memory in the block FB1_uA_dut.IM:	4 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     81                 82                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA_dut.MUX>
---------------------------------------------------------
########   Utilization report for  cell:   MUX   ########
Instance path:   FB1_uA_dut.MUX                          
=========================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            79                 79             6.41 %               
Shared LUTS     10                 -5             11.6 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA_dut.MUX:	89 (2.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     79                 74                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA_dut.PC>
--------------------------------------------------------
########   Utilization report for  cell:   PC   ########
Instance path:   FB1_uA_dut.PC                          
========================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     64                 64             2.99 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA_dut.PC:	64 (1.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.08110 %            
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA_dut.PC:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078   ########
Instance path:   FB1_uA.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078                              
===========================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA   ########
Instance path:   FB1_uA.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA                              
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     128                128            5.99 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA:	128 (2.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            192                192            15.6 %               
Shared LUTS     58                 -29            67.4 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA:	250 (5.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              50 %                 
=====================================================================
Total MEMORY ELEMENTS in the block FB1_uA.haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     192                163                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA   ########
Instance path:   FB1_uA.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA                              
==============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     269                269            12.6 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA:	269 (6.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            361                361            29.3 %               
Shared LUTS     12                 -6             14 %                 
=======================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA:	373 (8.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     9                  9              31 %                 
================================================================
Total Distributed Memory in the block FB1_uA.hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA:	9 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     370                364                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_memory_Z1_FB1_uA>
----------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_memory_Z1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_memory_Z1_FB1_uA                              
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     203                203            9.49 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_memory_Z1_FB1_uA:	203 (4.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     181                181            14.7 %               
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_memory_Z1_FB1_uA:	181 (4.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              50 %                 
=====================================================================
Total MEMORY ELEMENTS in the block FB1_uA.hstdm_memory_Z1_FB1_uA:	1 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     181                181                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_simulation_FB1_uA>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_simulation_FB1_uA   ########
Instance path:   FB1_uA.hstdm_simulation_FB1_uA                              
=============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     5                  5              0.2340 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_simulation_FB1_uA:	5 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.1620 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_simulation_FB1_uA:	2 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_0_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_0_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_0_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_0_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_0_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_10_FB1_uA>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_10_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_10_FB1_uA                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_10_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_10_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_11_FB1_uA>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_11_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_11_FB1_uA                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_11_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_11_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_12_FB1_uA>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_12_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_12_FB1_uA                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_12_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_12_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_13_FB1_uA>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_13_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_13_FB1_uA                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_13_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_13_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_14_FB1_uA>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_14_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_14_FB1_uA                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_14_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_14_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_15_FB1_uA>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_15_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_15_FB1_uA                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_15_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_15_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_16_FB1_uA>
---------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_16_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_16_FB1_uA                              
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_16_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_16_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_1_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_1_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_1_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_1_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_2_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_2_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_2_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_2_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_2_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_3_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_3_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_3_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_3_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     9                  9              0.730 %              
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_3_FB1_uA:	9 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     9                  9                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_4_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_4_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_4_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_4_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_4_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_5_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_5_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_5_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_5_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_5_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_6_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_6_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_6_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_6_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_6_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_7_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_7_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_7_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_7_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_7_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_8_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_8_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_8_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_8_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_8_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_9_FB1_uA>
--------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_9_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_9_FB1_uA                              
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_9_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_9_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_Z2_FB1_uA>
------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_Z2_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_Z2_FB1_uA                              
========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     68                 68             3.18 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_Z2_FB1_uA:	68 (1.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     12                 12             0.9730 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_tx_Z2_FB1_uA:	12 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     12                 12                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uA>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uA                              
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.3740 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uA:	8 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uA>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uA                              
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.3740 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uA:	8 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uA>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uA                              
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.3740 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uA:	8 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_2_FB1_uA>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_2_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_2_FB1_uA                              
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.3740 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_2_FB1_uA:	8 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uA>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uA                              
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     8                  8              0.3740 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uA:	8 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uA>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uA                              
===================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uA>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uA                              
===================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA                              
=================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA                              
=================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA                              
=================================================================================================================================================

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_plle3_Z1_0_FB1_uA>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_0_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_plle3_Z1_0_FB1_uA                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.6080 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_ultrascale_plle3_Z1_0_FB1_uA:	13 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.4870 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_ultrascale_plle3_Z1_0_FB1_uA:	6 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              13.8 %               
================================================================
Total Distributed Memory in the block FB1_uA.hstdm_ultrascale_plle3_Z1_0_FB1_uA:	4 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_plle3_Z1_1_FB1_uA>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_plle3_Z1_1_FB1_uA                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.6080 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_ultrascale_plle3_Z1_1_FB1_uA:	13 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.4870 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_ultrascale_plle3_Z1_1_FB1_uA:	6 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              13.8 %               
================================================================
Total Distributed Memory in the block FB1_uA.hstdm_ultrascale_plle3_Z1_1_FB1_uA:	4 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_plle3_Z1_2_FB1_uA>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_2_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_plle3_Z1_2_FB1_uA                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.6080 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_ultrascale_plle3_Z1_2_FB1_uA:	13 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.4870 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_ultrascale_plle3_Z1_2_FB1_uA:	6 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              13.8 %               
================================================================
Total Distributed Memory in the block FB1_uA.hstdm_ultrascale_plle3_Z1_2_FB1_uA:	4 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_plle3_Z1_3_FB1_uA>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_3_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_plle3_Z1_3_FB1_uA                              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.6080 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_ultrascale_plle3_Z1_3_FB1_uA:	13 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.4870 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_ultrascale_plle3_Z1_3_FB1_uA:	6 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              13.8 %               
================================================================
Total Distributed Memory in the block FB1_uA.hstdm_ultrascale_plle3_Z1_3_FB1_uA:	4 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FB1_uA.hstdm_ultrascale_plle3_Z1_FB1_uA>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   hstdm_ultrascale_plle3_Z1_FB1_uA   ########
Instance path:   FB1_uA.hstdm_ultrascale_plle3_Z1_FB1_uA                              
======================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             0.6080 %             
=====================================================================
Total SEQUENTIAL ELEMENTS in the block FB1_uA.hstdm_ultrascale_plle3_Z1_FB1_uA:	13 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     6                  6              0.4870 %             
================================================================
Total COMBINATIONAL LOGIC in the block FB1_uA.hstdm_ultrascale_plle3_Z1_FB1_uA:	6 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     4                  4              13.8 %               
================================================================
Total Distributed Memory in the block FB1_uA.hstdm_ultrascale_plle3_Z1_FB1_uA:	4 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
#### START OF Block RAM DETAILED REPORT ####

Total Block RAMs: 2

hstdm_memory.memory_core.memory_inst_memory_inst_0_0
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			18
READ_WIDTH_B			18
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					00000
SRVAL_B					00000
DOA_REG					0
DOB_REG					0
----------------------------

haps_system_memory.memory_core.memory_inst_memory_inst_0_0
----------------------------
READ_WIDTH_A			36
WRITE_WIDTH_A			18
READ_WIDTH_B			18
WRITE_WIDTH_B			36
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					00000
SRVAL_B					00000
DOA_REG					0
DOB_REG					0
----------------------------

#### END OF  Block RAM DETAILED REPORT ####


##### END OF AREA REPORT #####]
</a></body></html>
