# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/widerw/OneDrive\ -\ Wentworth\ Institute\ of\ Technology/College/2_Junior/Semester\ 2/Advanced\ Digital\ Circuit/lab1 {C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Advanced Digital Circuit/lab1/lab1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:39 on May 18,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Advanced Digital Circuit/lab1" C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Advanced Digital Circuit/lab1/lab1.v 
# -- Compiling module lab1
# -- Compiling module example1testbench
# 
# Top level modules:
# 	example1testbench
# End time: 19:58:39 on May 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.example1testbench
# vsim work.example1testbench 
# Start time: 19:58:50 on May 18,2017
# Loading work.example1testbench
# Loading work.lab1
run -all
# 
#  
# 
# Welcome to Testbenchfile 
#  I am your testbenchfile and I am checking your schematic 
# 
# Current time=      25.0ns
#   
# I am doing test number           0
# Current time=      50.0ns and I am setting In1=0, In2=0, In3=0, In4=0
# Current time=      75.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           1
# Current time=     100.0ns and I am setting In1=0, In2=0, In3=0, In4=1
# Current time=     125.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           2
# Current time=     150.0ns and I am setting In1=0, In2=0, In3=1, In4=0
# Current time=     175.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           3
# Current time=     200.0ns and I am setting In1=0, In2=0, In3=1, In4=1
# Current time=     225.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           4
# Current time=     250.0ns and I am setting In1=0, In2=1, In3=0, In4=0
# Current time=     275.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           5
# Current time=     300.0ns and I am setting In1=0, In2=1, In3=0, In4=1
# Current time=     325.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           6
# Current time=     350.0ns and I am setting In1=0, In2=1, In3=1, In4=0
# Current time=     375.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           7
# Current time=     400.0ns and I am setting In1=0, In2=1, In3=1, In4=1
# Current time=     425.0ns and I am checking your Out1=0, Out2=1 against my oOut1=0, oOut2=1
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           8
# Current time=     450.0ns and I am setting In1=1, In2=0, In3=0, In4=0
# Current time=     475.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           9
# Current time=     500.0ns and I am setting In1=1, In2=0, In3=0, In4=1
# Current time=     525.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          10
# Current time=     550.0ns and I am setting In1=1, In2=0, In3=1, In4=0
# Current time=     575.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          11
# Current time=     600.0ns and I am setting In1=1, In2=0, In3=1, In4=1
# Current time=     625.0ns and I am checking your Out1=0, Out2=1 against my oOut1=0, oOut2=1
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          12
# Current time=     650.0ns and I am setting In1=1, In2=1, In3=0, In4=0
# Current time=     675.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          13
# Current time=     700.0ns and I am setting In1=1, In2=1, In3=0, In4=1
# Current time=     725.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          14
# Current time=     750.0ns and I am setting In1=1, In2=1, In3=1, In4=0
# Current time=     775.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          15
# Current time=     800.0ns and I am setting In1=1, In2=1, In3=1, In4=1
# Current time=     825.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# GOOD JOB!!! Please submit your Verilog files to Dr. Marpaung. Goodbye 
# 
add wave -position insertpoint  \
sim:/example1testbench/dut/In1 \
sim:/example1testbench/dut/In2 \
sim:/example1testbench/dut/In3 \
sim:/example1testbench/dut/In4 \
sim:/example1testbench/dut/Out1 \
sim:/example1testbench/dut/Out2
run -all
run -all
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
#  
# 
# Welcome to Testbenchfile 
#  I am your testbenchfile and I am checking your schematic 
# 
# Current time=      25.0ns
#   
# I am doing test number           0
# Current time=      50.0ns and I am setting In1=0, In2=0, In3=0, In4=0
# Current time=      75.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           1
# Current time=     100.0ns and I am setting In1=0, In2=0, In3=0, In4=1
# Current time=     125.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           2
# Current time=     150.0ns and I am setting In1=0, In2=0, In3=1, In4=0
# Current time=     175.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           3
# Current time=     200.0ns and I am setting In1=0, In2=0, In3=1, In4=1
# Current time=     225.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           4
# Current time=     250.0ns and I am setting In1=0, In2=1, In3=0, In4=0
# Current time=     275.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           5
# Current time=     300.0ns and I am setting In1=0, In2=1, In3=0, In4=1
# Current time=     325.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           6
# Current time=     350.0ns and I am setting In1=0, In2=1, In3=1, In4=0
# Current time=     375.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           7
# Current time=     400.0ns and I am setting In1=0, In2=1, In3=1, In4=1
# Current time=     425.0ns and I am checking your Out1=0, Out2=1 against my oOut1=0, oOut2=1
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           8
# Current time=     450.0ns and I am setting In1=1, In2=0, In3=0, In4=0
# Current time=     475.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number           9
# Current time=     500.0ns and I am setting In1=1, In2=0, In3=0, In4=1
# Current time=     525.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          10
# Current time=     550.0ns and I am setting In1=1, In2=0, In3=1, In4=0
# Current time=     575.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          11
# Current time=     600.0ns and I am setting In1=1, In2=0, In3=1, In4=1
# Current time=     625.0ns and I am checking your Out1=0, Out2=1 against my oOut1=0, oOut2=1
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          12
# Current time=     650.0ns and I am setting In1=1, In2=1, In3=0, In4=0
# Current time=     675.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          13
# Current time=     700.0ns and I am setting In1=1, In2=1, In3=0, In4=1
# Current time=     725.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          14
# Current time=     750.0ns and I am setting In1=1, In2=1, In3=1, In4=0
# Current time=     775.0ns and I am checking your Out1=1, Out2=0 against my oOut1=1, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# I am doing test number          15
# Current time=     800.0ns and I am setting In1=1, In2=1, In3=1, In4=1
# Current time=     825.0ns and I am checking your Out1=0, Out2=0 against my oOut1=0, oOut2=0
# No error found for this test, surpisingly
# You have           0 number of error(s) so far 
# 
# GOOD JOB!!! Please submit your Verilog files to Dr. Marpaung. Goodbye 
# 
# End time: 20:01:51 on May 18,2017, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
