# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 1 3 6 6
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 0
# CONTEXT CPU 0 3
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 2
UNBLOCK 4 0
CPU 4 4 0
CPU 4 5 1
# CONTEXT CPU 2 4
CPU 4 3 3
UNBLOCK 5 2
CPU 5 4 0
CPU 5 5 1
CPU 5 6 2
CPU 5 3 3
CPU 6 4 0
# CONTEXT CPU 1 6
CPU 6 6 2
CPU 6 3 3
CPU 7 4 0
CPU 7 7 1
# CONTEXT CPU 2 7
CPU 7 3 3
BLOCK 8 7
BLOCK 8 3
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 8 2
# CONTEXT CPU 3 8
BLOCK 9 8
UNBLOCK 9 3
UNBLOCK 9 7
CPU 9 9 0
CPU 9 10 1
# CONTEXT CPU 2 9
CPU 9 11 3
UNBLOCK 10 8
CPU 10 9 0
CPU 10 10 1
CPU 10 12 2
# CONTEXT CPU 3 10
BLOCK 11 12
CPU 11 9 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
CPU 11 13 3
BLOCK 12 13
UNBLOCK 12 12
CPU 12 9 0
CPU 12 14 1
# CONTEXT CPU 2 12
# CONTEXT CPU 3 12
BLOCK 13 14
UNBLOCK 13 13
CPU 13 9 0
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
UNBLOCK 14 14
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 14 1 2
# CONTEXT CPU 3 14
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
CPU 15 1 2
CPU 15 0 3
# CONTEXT CPU 0 16
CPU 16 2 1
CPU 16 1 2
CPU 16 0 3
CPU 17 5 0
CPU 17 2 1
CPU 17 1 2
CPU 17 0 3
CPU 18 5 0
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
CPU 18 0 3
BLOCK 19 5
# CONTEXT CPU 0 19
# CONTEXT CPU 1 19
# CONTEXT CPU 2 19
CPU 19 0 3
UNBLOCK 20 5
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 0 3
# CONTEXT CPU 0 21
CPU 21 6 1
CPU 21 4 2
CPU 21 0 3
EXIT 22 0 3
CPU 22 3 0
CPU 22 6 1
CPU 22 4 2
# CONTEXT CPU 3 22
CPU 23 3 0
# CONTEXT CPU 1 23
CPU 23 4 2
# CONTEXT CPU 3 23
EXIT 24 3 0
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24 4 2
# CONTEXT CPU 3 24
BLOCK 25 4
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
CPU 25 7 3
UNBLOCK 26 4
# CONTEXT CPU 0 26
CPU 26 8 1
# CONTEXT CPU 2 26
CPU 26 7 3
CPU 27 11 0
CPU 27 8 1
# CONTEXT CPU 2 27
CPU 27 7 3
CPU 28 11 0
# CONTEXT CPU 1 28
CPU 28 10 2
CPU 28 7 3
BLOCK 29 10
CPU 29 11 0
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
CPU 29 7 3
BLOCK 30 11
UNBLOCK 30 10
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 7 3
UNBLOCK 31 11
# CONTEXT CPU 0 31
CPU 31 12 1
# CONTEXT CPU 2 31
CPU 31 7 3
BLOCK 32 12
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32 13 2
# CONTEXT CPU 3 32
BLOCK 33 13
UNBLOCK 33 12
CPU 33 14 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
BLOCK 34 14
UNBLOCK 34 13
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
CPU 34 1 2
# CONTEXT CPU 3 34
UNBLOCK 35 14
CPU 35 5 0
CPU 35 9 1
# CONTEXT CPU 2 35
CPU 35 2 3
BLOCK 36 9
CPU 36 5 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36 2 3
UNBLOCK 37 9
CPU 37 5 0
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
CPU 37 2 3
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
CPU 38 6 2
CPU 38 2 3
EXIT 39 2 3
# CONTEXT CPU 0 39
CPU 39 4 1
CPU 39 6 2
# CONTEXT CPU 3 39
EXIT 40 4 1
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 6 2
# CONTEXT CPU 3 40
BLOCK 41 6
CPU 41 8 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
UNBLOCK 42 6
CPU 42 8 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
CPU 42 10 3
CPU 43 8 0
CPU 43 11 1
# CONTEXT CPU 2 43
CPU 43 10 3
BLOCK 44 10
CPU 44 8 0
CPU 44 11 1
CPU 44 7 2
# CONTEXT CPU 3 44
BLOCK 45 8
EXIT 45 7 2
UNBLOCK 45 10
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
UNBLOCK 46 8
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 1 2
# CONTEXT CPU 3 46
BLOCK 47 1
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
CPU 47 12 3
BLOCK 48 12
UNBLOCK 48 1
CPU 48 13 0
CPU 48 14 1
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
BLOCK 49 14
UNBLOCK 49 12
CPU 49 13 0
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
UNBLOCK 50 14
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 9 2
# CONTEXT CPU 3 50
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 9 2
CPU 51 5 3
BLOCK 52 9
# CONTEXT CPU 0 52
CPU 52 6 1
# CONTEXT CPU 2 52
CPU 52 5 3
EXIT 53 5 3
UNBLOCK 53 9
CPU 53 10 0
CPU 53 6 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
EXIT 54 6 1
CPU 54 10 0
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
CPU 55 10 0
# CONTEXT CPU 1 55
CPU 55 11 2
# CONTEXT CPU 3 55
CPU 56 10 0
# CONTEXT CPU 1 56
CPU 56 11 2
CPU 56 8 3
EXIT 57 10 0
BLOCK 57 11
# CONTEXT CPU 0 57
CPU 57 1 1
# CONTEXT CPU 2 57
CPU 57 8 3
EXIT 58 1 1
EXIT 58 8 3
UNBLOCK 58 11
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
# CONTEXT CPU 3 58
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
# CONTEXT CPU 3 59
CPU 60 12 0
# CONTEXT CPU 1 60
CPU 60 14 2
# CONTEXT CPU 3 60
BLOCK 61 14
CPU 61 12 0
CPU 61 13 1
# CONTEXT CPU 2 61
CPU 61 9 3
BLOCK 62 12
EXIT 62 9 3
UNBLOCK 62 14
# CONTEXT CPU 0 62
CPU 62 13 1
CPU 62 11 2
CPU 62 -1 3
BLOCK 63 13
EXIT 63 11 2
UNBLOCK 63 12
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
CPU 63 -1 2
CPU 63 -1 3
UNBLOCK 64 13
# CONTEXT CPU 0 64
# CONTEXT CPU 1 64
# CONTEXT CPU 2 64
CPU 64 -1 3
CPU 65 14 0
# CONTEXT CPU 1 65
# CONTEXT CPU 2 65
CPU 65 -1 3
BLOCK 66 14
CPU 66 -1 0
CPU 66 12 1
# CONTEXT CPU 2 66
CPU 66 -1 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 12 1
CPU 67 13 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 12 1
CPU 68 13 2
CPU 68 -1 3
BLOCK 69 14
BLOCK 69 13
CPU 69 -1 0
CPU 69 12 1
CPU 69 -1 2
CPU 69 -1 3
EXIT 70 12 1
UNBLOCK 70 13
UNBLOCK 70 14
# CONTEXT CPU 0 70
# CONTEXT CPU 1 70
CPU 70 -1 2
CPU 70 -1 3
# CONTEXT CPU 0 71
# CONTEXT CPU 1 71
CPU 71 -1 2
CPU 71 -1 3
# CONTEXT CPU 0 72
# CONTEXT CPU 1 72
CPU 72 -1 2
CPU 72 -1 3
CPU 73 13 0
CPU 73 14 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 13 0
BLOCK 74 14
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
UNBLOCK 75 14
# CONTEXT CPU 0 75
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
# CONTEXT CPU 0 76
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
# CONTEXT CPU 0 77
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
CPU 78 14 0
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
BLOCK 79 14
CPU 79 -1 0
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
UNBLOCK 80 14
# CONTEXT CPU 0 80
CPU 80 -1 1
CPU 80 -1 2
CPU 80 -1 3
CPU 81 14 0
CPU 81 -1 1
CPU 81 -1 2
CPU 81 -1 3
EXIT 82 14 0
CPU 82 -1 0
CPU 82 -1 1
CPU 82 -1 2
CPU 82 -1 3
