#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jun 14 15:49:24 2016
# Process ID: 12541
# Current directory: /home/russell/leds/thematrix/panel_test/panel_test.runs/synth_1
# Command line: vivado -log beagle01.vds -mode batch -messageDb vivado.pb -notrace -source beagle01.tcl
# Log file: /home/russell/leds/thematrix/panel_test/panel_test.runs/synth_1/beagle01.vds
# Journal file: /home/russell/leds/thematrix/panel_test/panel_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source beagle01.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2016.2/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
Command: synth_design -top beagle01 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12545 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.219 ; gain = 133.137 ; free physical = 3733 ; free virtual = 9680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'beagle01' [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/beagle01.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/russell/leds/thematrix/panel_test/panel_test.runs/synth_1/.Xil/Vivado-12541-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/russell/leds/thematrix/panel_test/panel_test.runs/synth_1/.Xil/Vivado-12541-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'matrix' [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/matrix.v:22]
	Parameter WAIT bound to: 0 - type: integer 
	Parameter BLANK bound to: 1 - type: integer 
	Parameter LATCH bound to: 2 - type: integer 
	Parameter UNBLANK bound to: 3 - type: integer 
	Parameter READ bound to: 4 - type: integer 
	Parameter SHIFT1 bound to: 5 - type: integer 
	Parameter SHIFT2 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/matrix.v:185]
INFO: [Synth 8-256] done synthesizing module 'matrix' (2#1) [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/matrix.v:22]
WARNING: [Synth 8-3848] Net mtrx_wr in module/entity beagle01 does not have driver. [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/beagle01.v:221]
WARNING: [Synth 8-3848] Net mtrx_wr_addr in module/entity beagle01 does not have driver. [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/beagle01.v:222]
WARNING: [Synth 8-3848] Net mtrx_wr_data in module/entity beagle01 does not have driver. [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/beagle01.v:223]
WARNING: [Synth 8-3848] Net mtrx_select_yy in module/entity beagle01 does not have driver. [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/beagle01.v:224]
INFO: [Synth 8-256] done synthesizing module 'beagle01' (3#1) [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/beagle01.v:22]
WARNING: [Synth 8-3917] design beagle01 has port PMOD1_4_LVDS7_N driven by constant 0
WARNING: [Synth 8-3917] design beagle01 has port PMOD1_10_LVDS2_N driven by constant 0
WARNING: [Synth 8-3917] design beagle01 has port PMOD2_10_LVDS4_N driven by constant 0
WARNING: [Synth 8-3331] design matrix has unconnected port wr_clk
WARNING: [Synth 8-3331] design matrix has unconnected port wr
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[10]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[9]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[8]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[7]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[6]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[5]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[4]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[3]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[2]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[1]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_addr[0]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[11]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[10]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[9]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[8]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[7]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[6]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[5]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[4]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[3]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[2]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[1]
WARNING: [Synth 8-3331] design matrix has unconnected port wr_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.656 ; gain = 172.574 ; free physical = 3692 ; free virtual = 9639
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1057.656 ; gain = 172.574 ; free physical = 3691 ; free virtual = 9639
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clk_wiz_0' [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/beagle01.v:93]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/russell/leds/thematrix/panel_test/panel_test.runs/synth_1/.Xil/Vivado-12541-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [/home/russell/leds/thematrix/panel_test/panel_test.runs/synth_1/.Xil/Vivado-12541-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1390.836 ; gain = 0.000 ; free physical = 3521 ; free virtual = 9469
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3521 ; free virtual = 9468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3521 ; free virtual = 9468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3521 ; free virtual = 9468
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'g0_reg' into 'r0_reg' [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/matrix.v:145]
INFO: [Synth 8-4471] merging register 'r1_reg' into 'r0_reg' [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/matrix.v:147]
INFO: [Synth 8-4471] merging register 'g1_reg' into 'r0_reg' [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/matrix.v:148]
INFO: [Synth 8-4471] merging register 'b1_reg' into 'b0_reg' [/home/russell/leds/thematrix/panel_test/panel_test.srcs/sources_1/imports/rtl/matrix.v:149]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix'
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "blank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "delay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_buffer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_row" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_col" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    READ |                              000 |                              100
                  SHIFT1 |                              001 |                              101
                  SHIFT2 |                              010 |                              110
                    WAIT |                              011 |                              000
                   BLANK |                              100 |                              001
                   LATCH |                              101 |                              010
                 UNBLANK |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3510 ; free virtual = 9457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module beagle01 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module matrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3510 ; free virtual = 9457
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "matrix/blank" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design beagle01 has port PMOD1_4_LVDS7_N driven by constant 0
WARNING: [Synth 8-3917] design beagle01 has port PMOD1_10_LVDS2_N driven by constant 0
WARNING: [Synth 8-3917] design beagle01 has port PMOD2_10_LVDS4_N driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3510 ; free virtual = 9457
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3510 ; free virtual = 9457

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\matrix/r0_reg )
WARNING: [Synth 8-3332] Sequential element (matrix/r0_reg) is unused and will be removed from module beagle01.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3494 ; free virtual = 9441
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3494 ; free virtual = 9441

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_out1' to pin 'clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_out2' to pin 'clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_out3' to pin 'clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5820] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3457 ; free virtual = 9405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3457 ; free virtual = 9405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    12|
|3     |LUT1      |    53|
|4     |LUT2      |     7|
|5     |LUT3      |     6|
|6     |LUT4      |     8|
|7     |LUT5      |     7|
|8     |LUT6      |    20|
|9     |FDCE      |    84|
|10    |FDPE      |     1|
|11    |IBUF      |     2|
|12    |OBUF      |    18|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   221|
|2     |  matrix |matrix |    90|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.836 ; gain = 505.754 ; free physical = 3431 ; free virtual = 9378
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1390.836 ; gain = 85.434 ; free physical = 3430 ; free virtual = 9377
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.844 ; gain = 505.762 ; free physical = 3430 ; free virtual = 9377
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1390.844 ; gain = 431.207 ; free physical = 3430 ; free virtual = 9378
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1422.852 ; gain = 0.000 ; free physical = 3430 ; free virtual = 9378
INFO: [Common 17-206] Exiting Vivado at Tue Jun 14 15:50:29 2016...
