clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../project_3.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl,incdir="../../../../project_3.srcs/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
