INFO: [VRFC 10-163] Analyzing VHDL file "E:/Documents/GitHub/ENEL-489/Labs/Lab-1/Task-2/counter10.sim/sim_1/impl/func/xsim/testbench_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mod10Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Documents/GitHub/ENEL-489/Labs/Lab-1/Task-2/counter10.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
