Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Feb 22 12:01:27 2021
| Host         : buflightdev running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file design_4_wrapper_control_sets_placed.rpt
| Design       : design_4_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   488 |
| Unused register locations in slices containing registers |   330 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7471 |          977 |
| No           | No                    | Yes                    |             127 |           30 |
| No           | Yes                   | No                     |            2400 |          283 |
| Yes          | No                    | No                     |            5089 |          751 |
| Yes          | No                    | Yes                    |              84 |           11 |
| Yes          | Yes                   | No                     |             931 |          141 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                    | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                    | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                      | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[0][0]                                                                                                                               | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                0 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[0][1]_i_1_n_0                                                                                                                                 | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                                                  | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                         |                0 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                0 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[1][1]_i_2_n_0                                                                                                                                 | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[1][1]_i_2_n_0                                                                                                                                 | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[1][1]_i_1_n_0                                                                                                                                 | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[0][1]_i_1_n_0                                                                                                                                 | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[1][1]_i_1_n_0                                                                                                                                 | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                            | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4_NO_ID.read_ptr                                                                                                                                                      | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                0 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                0 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[0][1]_i_1_n_0                                                                                                                                 | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[0][1]_i_1_n_0                                                                                                                                 | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4_NO_ID.write_ptr                                                                                                                                                     | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                    | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                    |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                        | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                          | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                           | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                               | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                               | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                         | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                         | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                   | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                        | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                   | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                          | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                          | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                        | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                              | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                              | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                         | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_pack_pointer_reg[0][1]                                                      |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                         | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                             | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                         | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                        | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                     | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                0 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                         | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                   | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                  | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                     |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                    |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                             | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                0 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]_0[0]                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                      |                0 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                        | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1132]_i_1_n_0                                                                                               |                0 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                      | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                           |                                                                                                                                                                                                                                         |                0 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                0 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/clear                                                                                                                                         |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/clear                                                                                                                                         |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/clear                                                                                                                                         |                2 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/clear                                                                                                                                         |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                          |                0 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/clear                                                                                                                                          |                0 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/clear                                                                                                                                          |                0 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/clear                                                                                                                                          |                0 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                          |                1 |              4 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                            | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                         | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |              5 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[4]_0[0]                                                                         | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              5 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                           | design_4_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                0 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                           | design_4_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                          | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                            | design_4_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                1 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | design_4_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                 |                1 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                            | design_4_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                      |                1 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.b_cnt_reg[0][0]                                                                                                                                 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                         | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                0 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                   | design_4_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                          |                1 |              6 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                            | design_4_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                1 |              7 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                    | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                2 |              7 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                    | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                1 |              7 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                         | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                          |                0 |              7 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                         | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              7 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |              8 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][0][0]                                                       | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                1 |              8 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                  | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |              8 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_beat_cnt_reg[0][0]                                                                                                  | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                4 |              8 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][13]                                                                                           |                                                                                                                                                                                                                                         |                1 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][12]                                                                                           |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][14]                                                                                           |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                       | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                5 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                0 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                      | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                3 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][11]                                                                                           |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][10]                                                                                           |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][1]                                                                                            |                                                                                                                                                                                                                                         |                1 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][8]                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][9]                                                                                            |                                                                                                                                                                                                                                         |                1 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][4]                                                                                            |                                                                                                                                                                                                                                         |                0 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][7]                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][5]                                                                                            |                                                                                                                                                                                                                                         |                0 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                              | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                    |                0 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][3]                                                                                            |                                                                                                                                                                                                                                         |                1 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][0]                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][6]                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][15][2]                                                                                            |                                                                                                                                                                                                                                         |                1 |              9 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                0 |             10 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                0 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                       | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |             10 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                          | design_4_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                         | design_4_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                6 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                         | design_4_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                          | design_4_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                          | design_4_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                         |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                  |                                                                                                                                                                                                                                         |                4 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                2 |             13 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                              | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |                1 |             13 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                3 |             13 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                3 |             13 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                      |                1 |             13 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                               |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                           |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.awcnt                                                                                                                                                      | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                          | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                2 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.arcnt                                                                                                                                                      | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.awcnt                                                                                                                                                      | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                0 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i                                                                                                         | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.arcnt                                                                                                                                                      | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                2 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.r_cmd_push_0                                                                                                                                               | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                0 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.r_cmd_push_0                                                                                                                                               | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                1 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_WIDTH_ID.w_cmd_push_0                                                                                                                                               | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                3 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.w_cmd_push_0                                                                                                                                               | design_4_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                       |                4 |             16 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             17 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |             18 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             18 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                |                                                                                                                                                                                                                                         |                4 |             20 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                         |                4 |             20 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                             |                                                                                                                                                                                                                                         |                4 |             23 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                    |                                                                                                                                                                                                                                         |                4 |             23 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                2 |             27 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             27 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             31 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             33 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                4 |             34 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                          |               17 |             42 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             57 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             57 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             57 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             57 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                        |                                                                                                                                                                                                                                         |                2 |             59 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             60 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             60 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             60 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |             61 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                          |                                                                                                                                                                                                                                         |               15 |             63 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                         |                3 |             63 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                          |                                                                                                                                                                                                                                         |               15 |             63 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             73 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |             73 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                         |               28 |             76 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                0 |             76 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                0 |             76 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             76 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                              |                                                                                                                                                                                                                                         |               30 |             76 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                0 |             76 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |             76 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             76 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                 |                                                                                                                                                                                                                                         |                6 |             96 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                 |                                                                                                                                                                                                                                         |                6 |             96 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               22 |            103 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |               12 |            106 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |            121 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                     | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                         |                2 |            130 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg_reg[16][0]                                                                     |                                                                                                                                                                                                                                         |               17 |            130 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                          |                                                                                                                                                                                                                                         |                0 |            130 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/mesg_reg_reg[146]                                                          |                                                                                                                                                                                                                                         |               19 |            130 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                0 |            131 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |            131 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                       |                                                                                                                                                                                                                                         |                0 |            135 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/mesg_reg_reg[223]                                                                             |                                                                                                                                                                                                                                         |               20 |            144 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                        |                                                                                                                                                                                                                                         |               18 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                         |               32 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                         |               45 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               12 |            145 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                         |               70 |            147 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                         |               10 |            160 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_4_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                         |               11 |            176 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               24 |            234 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     | design_4_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |               87 |           1392 |
|  design_4_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |             1052 |           8875 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                    32 |
| 3      |                    37 |
| 4      |                   122 |
| 5      |                     4 |
| 6      |                    13 |
| 7      |                     6 |
| 8      |                    10 |
| 9      |                    19 |
| 10     |                     6 |
| 12     |                    12 |
| 13     |                     5 |
| 16+    |                   211 |
+--------+-----------------------+


