# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb_func_synth.vhd" \
"../../../../../../../UNI/Reti Logiche/tb_5.vhd" \

# Do not sort compile order
nosort
