// Seed: 419541471
module module_0 #(
    parameter id_1 = 32'd46
);
  logic _id_1;
  bit   id_2;
  parameter id_3 = -1;
  always id_2 = -1;
  logic [1 'b0 : id_1] id_4;
  logic id_5;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output tri0 id_2,
    output uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    input wire id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    input supply1 id_10
);
  assign id_3 = (id_9);
  module_0 modCall_1 ();
  assign id_1 = -1 ^ id_6;
  logic id_12;
  ;
  nand primCall (id_1, id_10, id_5, id_6, id_7, id_8, id_9);
endmodule
