0.6
2018.3
Dec  7 2018
00:33:28
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/Opdracht6/Opdracht6.srcs/sim_1/new/TB.vhd,1556113194,vhdl,,,,tb,,,,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/Opdracht6/Opdracht6.srcs/sources_1/new/Teller.vhd,1556272954,vhdl,,,,teller,,,,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/project_teller/project_teller.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/project_teller/project_teller.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1556101613,verilog,,,,clk_wiz_0,,,../../../../project_teller.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/project_teller/project_teller.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1556101612,verilog,,D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie8/project_teller/project_teller.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../project_teller.srcs/sources_1/ip/clk_wiz_0,,,,,
