<profile>

<section name = "Vitis HLS Report for 'compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2'" level="0">
<item name = "Date">Sun Aug 10 20:37:55 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">krnl_row_operations</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33, 33, 0.330 us, 0.330 us, 31, 31, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_15_1_VITIS_LOOP_17_2">31, 31, 3, 1, 1, 30, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 103, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 95, -</column>
<column name="Register">-, -, 126, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_1_fu_381_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln15_fu_297_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln17_fu_346_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op33_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln15_fu_291_p2">icmp, 0, 0, 12, 5, 3</column>
<column name="icmp_ln17_fu_306_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="select_ln15_1_fu_374_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln15_2_fu_387_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln15_fu_312_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_phi_fu_258_p4">14, 3, 64, 192</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 4, 8</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_106">9, 2, 2, 4</column>
<column name="indvar_flatten_fu_110">9, 2, 5, 10</column>
<column name="j_fu_102">9, 2, 4, 8</column>
<column name="shiftreg8_fu_98">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem0_addr_read_reg_502">64, 0, 64, 0</column>
<column name="i_fu_106">2, 0, 2, 0</column>
<column name="icmp_ln15_reg_484">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_484_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln17_reg_488">1, 0, 1, 0</column>
<column name="icmp_ln17_reg_488_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_110">5, 0, 5, 0</column>
<column name="j_fu_102">4, 0, 4, 0</column>
<column name="select_ln15_reg_494">4, 0, 4, 0</column>
<column name="select_ln15_reg_494_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="shiftreg8_fu_98">32, 0, 32, 0</column>
<column name="trunc_ln17_reg_498">1, 0, 1, 0</column>
<column name="trunc_ln17_reg_498_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_row_operations_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_17_2, return value</column>
<column name="m_axi_gmem0_0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WDATA">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WSTRB">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RDATA">in, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="sext_ln15">in, 61, ap_none, sext_ln15, scalar</column>
<column name="L_cache_address0">out, 2, ap_memory, L_cache, array</column>
<column name="L_cache_ce0">out, 1, ap_memory, L_cache, array</column>
<column name="L_cache_we0">out, 1, ap_memory, L_cache, array</column>
<column name="L_cache_d0">out, 32, ap_memory, L_cache, array</column>
<column name="L_cache_1_address0">out, 2, ap_memory, L_cache_1, array</column>
<column name="L_cache_1_ce0">out, 1, ap_memory, L_cache_1, array</column>
<column name="L_cache_1_we0">out, 1, ap_memory, L_cache_1, array</column>
<column name="L_cache_1_d0">out, 32, ap_memory, L_cache_1, array</column>
<column name="L_cache_2_address0">out, 2, ap_memory, L_cache_2, array</column>
<column name="L_cache_2_ce0">out, 1, ap_memory, L_cache_2, array</column>
<column name="L_cache_2_we0">out, 1, ap_memory, L_cache_2, array</column>
<column name="L_cache_2_d0">out, 32, ap_memory, L_cache_2, array</column>
<column name="L_cache_3_address0">out, 2, ap_memory, L_cache_3, array</column>
<column name="L_cache_3_ce0">out, 1, ap_memory, L_cache_3, array</column>
<column name="L_cache_3_we0">out, 1, ap_memory, L_cache_3, array</column>
<column name="L_cache_3_d0">out, 32, ap_memory, L_cache_3, array</column>
<column name="L_cache_4_address0">out, 2, ap_memory, L_cache_4, array</column>
<column name="L_cache_4_ce0">out, 1, ap_memory, L_cache_4, array</column>
<column name="L_cache_4_we0">out, 1, ap_memory, L_cache_4, array</column>
<column name="L_cache_4_d0">out, 32, ap_memory, L_cache_4, array</column>
<column name="L_cache_5_address0">out, 2, ap_memory, L_cache_5, array</column>
<column name="L_cache_5_ce0">out, 1, ap_memory, L_cache_5, array</column>
<column name="L_cache_5_we0">out, 1, ap_memory, L_cache_5, array</column>
<column name="L_cache_5_d0">out, 32, ap_memory, L_cache_5, array</column>
<column name="L_cache_6_address0">out, 2, ap_memory, L_cache_6, array</column>
<column name="L_cache_6_ce0">out, 1, ap_memory, L_cache_6, array</column>
<column name="L_cache_6_we0">out, 1, ap_memory, L_cache_6, array</column>
<column name="L_cache_6_d0">out, 32, ap_memory, L_cache_6, array</column>
<column name="L_cache_7_address0">out, 2, ap_memory, L_cache_7, array</column>
<column name="L_cache_7_ce0">out, 1, ap_memory, L_cache_7, array</column>
<column name="L_cache_7_we0">out, 1, ap_memory, L_cache_7, array</column>
<column name="L_cache_7_d0">out, 32, ap_memory, L_cache_7, array</column>
<column name="L_cache_8_address0">out, 2, ap_memory, L_cache_8, array</column>
<column name="L_cache_8_ce0">out, 1, ap_memory, L_cache_8, array</column>
<column name="L_cache_8_we0">out, 1, ap_memory, L_cache_8, array</column>
<column name="L_cache_8_d0">out, 32, ap_memory, L_cache_8, array</column>
<column name="L_cache_9_address0">out, 2, ap_memory, L_cache_9, array</column>
<column name="L_cache_9_ce0">out, 1, ap_memory, L_cache_9, array</column>
<column name="L_cache_9_we0">out, 1, ap_memory, L_cache_9, array</column>
<column name="L_cache_9_d0">out, 32, ap_memory, L_cache_9, array</column>
</table>
</item>
</section>
</profile>
