{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 30 14:13:30 2009 " "Info: Processing started: Fri Jan 30 14:13:30 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "afalina_tvk EP3C10F256C7 " "Info: Selected device EP3C10F256C7 for design \"afalina_tvk\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "core supply voltage 1.2V " "Warning: The core supply voltage operating condition is not set. Assuming a default value of '1.2V'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1 clock3 " "Warning: Compensate clock of PLL \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1\" has been set to clock3" {  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1 Cyclone III " "Info: Implemented PLL \"PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 36 -1 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "3 0 " "Info: The Fitter has identified 3 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "3127 Top " "Info: Previous placement does not exist for 3127 of 3127 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "744 sld_signaltap:auto_signaltap_0 " "Info: Previous placement does not exist for 744 of 744 atoms in partition sld_signaltap:auto_signaltap_0" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "176 sld_hub:sld_hub_inst " "Info: Previous placement does not exist for 176 of 176 atoms in partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C7 " "Info: Device EP3C5F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256I7 " "Info: Device EP3C5F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256I7 " "Info: Device EP3C10F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C7 " "Info: Device EP3C16F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256I7 " "Info: Device EP3C16F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C7 " "Info: Device EP3C25F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256I7 " "Info: Device EP3C25F256I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_6~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Info: Automatically promoted node CLK_6~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_auto_signaltap_0_CLK_6_signaltap_lcell " "Info: Destination node altera_auto_signaltap_0_CLK_6_signaltap_lcell" {  } { { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_auto_signaltap_0_CLK_6_signaltap_lcell" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_auto_signaltap_0_CLK_6_signaltap_lcell } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_auto_signaltap_0_CLK_6_signaltap_lcell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 28 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6~input } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_6~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node PLL_TV1:PLL_AFAL\|altpll:altpll_component\|PLL_TV1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "db/PLL_TV1_altpll.v" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/PLL_TV1_altpll.v" 72 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c\[0\]  " "Info: Automatically promoted node c\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c\[1\]~39 " "Info: Destination node c\[1\]~39" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1]~39 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c\[0\]~43 " "Info: Destination node c\[0\]~43" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0]~43 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0]~43 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c\[1\]  " "Info: Automatically promoted node c\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c\[1\]~39 " "Info: Destination node c\[1\]~39" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1]~39 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|38 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|38" {  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]  " "Info: Automatically promoted node AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_comb_bita2 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_comb_bita2" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 41 2 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_comb_bita2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|me_108_rs_flags0:130\|lpm_counter:59\|cntr_35k:auto_generated\|counter_reg_bit\[15\]" {  } { { "db/cntr_35k.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_35k.tdf" 112 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|ctrl_summ_ok" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 48 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|dff2" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 51 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rs485_rec_string:inst5\|cvdff2" {  } { { "../src/rs485_rec_string.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/rs485_rec_string.vhd" 54 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|cmpr1_aeb_int~18 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|cmpr1_aeb_int~18" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 52 2 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|cmpr1_aeb_int~18 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|cmpr1_aeb_int~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPU_WR~input  " "Info: Automatically promoted node MPU_WR~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~197 " "Info: Destination node AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~197" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~197 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~197 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|103 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|103" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 208 120 184 288 "103" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|103 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|103 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:74\|5~45 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|21mux:74\|5~45" {  } { { "21mux.bdf" "" { Schematic "e:/altera/q72/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:74|5~45 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|21mux:74|5~45 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~201 " "Info: Destination node AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~201" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~201 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~2 " "Info: Destination node AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|reg~2" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|reg~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|port_aduc_afalina:inst8\|inst3 " "Info: Destination node AduC842:AduC\|port_aduc_afalina:inst8\|inst3" {  } { { "port_aduc_afalina.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 448 32 96 496 "inst3" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|inst3 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|inst3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|port_aduc_afalina:inst8\|inst5 " "Info: Destination node AduC842:AduC\|port_aduc_afalina:inst8\|inst5" {  } { { "port_aduc_afalina.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/port_aduc_afalina.bdf" { { 624 32 96 672 "inst5" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|inst5 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|port_aduc_afalina:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_auto_signaltap_0_MPU_WR_signaltap_lcell " "Info: Destination node altera_auto_signaltap_0_MPU_WR_signaltap_lcell" {  } { { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_auto_signaltap_0_MPU_WR_signaltap_lcell" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_auto_signaltap_0_MPU_WR_signaltap_lcell } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_auto_signaltap_0_MPU_WR_signaltap_lcell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_in_reg " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_in_reg" {  } { { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 754 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 98 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_WR~input } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_WR~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "MPU_WR~input Global Clock " "Info: Pin MPU_WR~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 98 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_WR~input } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_WR~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c\[2\]  " "Info: Automatically promoted node c\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c\[2\]~41 " "Info: Destination node c\[2\]~41" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2]~41 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2]~41 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LVDS_CLK~output " "Info: Destination node LVDS_CLK~output" {  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 79 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CLK~output } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CLK~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 209 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87  " "Info: Automatically promoted node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[7\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[6\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[0\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:75\|cntr_uak:auto_generated\|counter_reg_bit\[4\]" {  } { { "db/cntr_uak.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_uak.tdf" 73 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~3 " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|87~3" {  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~3 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "tr_me_108_string.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/tr_me_108_string.bdf" { { 728 736 800 808 "87" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AduC842:AduC\|me_108_rs485_top_all:inst4\|38  " "Info: Automatically promoted node AduC842:AduC\|me_108_rs485_top_all:inst4\|38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|rec_byte_me_108:90\|lpm_counter:66\|cntr_oah:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_oah.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_oah.tdf" 51 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\] " "Info: Destination node AduC842:AduC\|me_108_rs485_top_all:inst4\|tr_me_108_string:78\|lpm_counter:17\|cntr_muh:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_muh.tdf" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/db/cntr_muh.tdf" 61 17 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "me_108_rs485_top_all.bdf" "" { Schematic "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/me_108_rs485_top_all.bdf" { { 248 456 520 328 "38" "" } } } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|me_108_rs485_top_all:inst4|38 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:01 " "Info: Finished register packing: elapsed time is 00:00:01" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Info: Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.666 ns register register " "Info: Estimated most critical path is register to register delay of 0.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[0\] 1 REG LAB_X17_Y22_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y22_N0; Fanout = 5; REG Node = 'AduC842:AduC\|Three_ctrl_k:inst6\|aduc_reg:inst2\|DATA_CROSS\[0\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0] } "NODE_NAME" } } { "../src/aduc_reg.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/aduc_reg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.103 ns) 0.666 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] 2 REG LAB_X17_Y22_N0 3 " "Info: 2: + IC(0.563 ns) + CELL(0.103 ns) = 0.666 ns; Loc. = LAB_X17_Y22_N0; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]'" {  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "e:/altera/q72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.103 ns ( 15.47 % ) " "Info: Total cell delay = 0.103 ns ( 15.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 84.53 % ) " "Info: Total interconnect delay = 0.563 ns ( 84.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Info: Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP3C10F256C7 " "Warning: Timing characteristics of device EP3C10F256C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 " "Warning: Following 1 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RS485_RXD 3.0-V LVTTL E5 " "Info: Pin RS485_RXD uses I/O standard 3.0-V LVTTL at E5" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RS485_RXD } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RS485_RXD" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 114 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_RXD } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_RXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "18 " "Warning: Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[0\] a permanently disabled " "Info: Pin DQ\[0\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[1\] a permanently disabled " "Info: Pin DQ\[1\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[2\] a permanently disabled " "Info: Pin DQ\[2\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[2] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[3\] a permanently disabled " "Info: Pin DQ\[3\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[3] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[4\] a permanently disabled " "Info: Pin DQ\[4\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[4] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[5\] a permanently disabled " "Info: Pin DQ\[5\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[5] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[6\] a permanently disabled " "Info: Pin DQ\[6\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[6] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[7\] a permanently disabled " "Info: Pin DQ\[7\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[7] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[8\] a permanently disabled " "Info: Pin DQ\[8\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[8] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[9\] a permanently disabled " "Info: Pin DQ\[9\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[9] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[9] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[10\] a permanently disabled " "Info: Pin DQ\[10\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[10] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[10] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[11\] a permanently disabled " "Info: Pin DQ\[11\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[11] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[11] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[12\] a permanently disabled " "Info: Pin DQ\[12\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[12] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[12] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[13\] a permanently disabled " "Info: Pin DQ\[13\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[13] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[13] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[14\] a permanently disabled " "Info: Pin DQ\[14\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[14] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[14] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DQ\[15\] a permanently disabled " "Info: Pin DQ\[15\] has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[15] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[15] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RES1 a permanently disabled " "Info: Pin RES1 has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RES1 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RES1" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 121 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES1 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RES2 a permanently disabled " "Info: Pin RES2 has a permanently disabled output enable" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RES2 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RES2" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 122 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "60 " "Warning: Following 60 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VDA VCC " "Info: Pin VDA has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { VDA } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VDA" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 50 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VDA } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VDA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDA VCC " "Info: Pin HDA has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { HDA } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "HDA" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 51 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HDA } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { HDA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PBLKA VCC " "Info: Pin PBLKA has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { PBLKA } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PBLKA" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 52 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBLKA } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBLKA } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "XV4B GND " "Info: Pin XV4B has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { XV4B } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "XV4B" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 60 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { XV4B } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { XV4B } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[0\] GND " "Info: Pin LVDS_D\[0\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[1\] GND " "Info: Pin LVDS_D\[1\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[18\] GND " "Info: Pin LVDS_D\[18\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[18] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[18\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[18] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[19\] GND " "Info: Pin LVDS_D\[19\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[19] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[19\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[19] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[20\] GND " "Info: Pin LVDS_D\[20\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[20] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[20\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[20] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[21\] GND " "Info: Pin LVDS_D\[21\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[21] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[21\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[21] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[22\] GND " "Info: Pin LVDS_D\[22\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[22] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[22\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[22] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[23\] GND " "Info: Pin LVDS_D\[23\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[23] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[23\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[23] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[24\] GND " "Info: Pin LVDS_D\[24\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[24] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[24\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[24] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[25\] GND " "Info: Pin LVDS_D\[25\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[25] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[25\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[25] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[26\] GND " "Info: Pin LVDS_D\[26\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[26] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[26\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[26] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LVDS_D\[27\] GND " "Info: Pin LVDS_D\[27\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LVDS_D[27] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_D\[27\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 434 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[27] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[0\] GND " "Info: Pin A\[0\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[1\] GND " "Info: Pin A\[1\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[2\] GND " "Info: Pin A\[2\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[2] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[3\] GND " "Info: Pin A\[3\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[3] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[4\] GND " "Info: Pin A\[4\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[4] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[5\] GND " "Info: Pin A\[5\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[5] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[6\] GND " "Info: Pin A\[6\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[6] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[7\] GND " "Info: Pin A\[7\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[7] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[8\] GND " "Info: Pin A\[8\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[8] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[9\] GND " "Info: Pin A\[9\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[9] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[10\] GND " "Info: Pin A\[10\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[10] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[11\] GND " "Info: Pin A\[11\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[11] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "A\[12\] GND " "Info: Pin A\[12\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { A[12] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 81 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BA\[0\] GND " "Info: Pin BA\[0\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { BA[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 83 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BA[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BA\[1\] GND " "Info: Pin BA\[1\] has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { BA[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 83 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BA[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { BA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "WE GND " "Info: Pin WE has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { WE } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "WE" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 84 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CAS GND " "Info: Pin CAS has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { CAS } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CAS" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 85 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CAS } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CAS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RAS GND " "Info: Pin RAS has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RAS } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAS" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 86 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAS } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CS GND " "Info: Pin CS has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { CS } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CS" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 87 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UDQM GND " "Info: Pin UDQM has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { UDQM } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "UDQM" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 88 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { UDQM } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { UDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LDQM GND " "Info: Pin LDQM has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { LDQM } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDQM" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 89 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDQM } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CKE GND " "Info: Pin CKE has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { CKE } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CKE" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 90 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CKE } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CLK_SDRAM GND " "Info: Pin CLK_SDRAM has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { CLK_SDRAM } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_SDRAM" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 91 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_SDRAM } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_SDRAM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPU_INT1 VCC " "Info: Pin MPU_INT1 has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_INT1 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_INT1" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 101 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_INT1 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_INT1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RS485_PV VCC " "Info: Pin RS485_PV has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RS485_PV } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RS485_PV" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 116 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_PV } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS485_PV } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "KT_OUT GND " "Info: Pin KT_OUT has GND driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { KT_OUT } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KT_OUT" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 125 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KT_OUT } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KT_OUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[0\] VCC " "Info: Pin DQ\[0\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[1\] VCC " "Info: Pin DQ\[1\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[2\] VCC " "Info: Pin DQ\[2\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[2] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[3\] VCC " "Info: Pin DQ\[3\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[3] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[4\] VCC " "Info: Pin DQ\[4\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[4] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[5\] VCC " "Info: Pin DQ\[5\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[5] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[6\] VCC " "Info: Pin DQ\[6\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[6] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[7\] VCC " "Info: Pin DQ\[7\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[7] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[8\] VCC " "Info: Pin DQ\[8\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[8] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[8] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[9\] VCC " "Info: Pin DQ\[9\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[9] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[9] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[10\] VCC " "Info: Pin DQ\[10\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[10] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[10] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[11\] VCC " "Info: Pin DQ\[11\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[11] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[11] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[12\] VCC " "Info: Pin DQ\[12\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[12] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[12] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[13\] VCC " "Info: Pin DQ\[13\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[13] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[13] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[14\] VCC " "Info: Pin DQ\[14\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[14] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[14] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DQ\[15\] VCC " "Info: Pin DQ\[15\] has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { DQ[15] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 82 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[15] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RES1 VCC " "Info: Pin RES1 has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RES1 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RES1" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 121 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES1 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RES2 VCC " "Info: Pin RES2 has VCC driving its datain port" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { RES2 } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RES2" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 122 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES2 } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "MPU_RD~input " "Info: Following pins have the same output enable: MPU_RD~input" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[0\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[0\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[0] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[0\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[0] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[1\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[1\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[1] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[1\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[1] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[2\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[2\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[2] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[2\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[2] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[3\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[3\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[3] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[3\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[3] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[4\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[4\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[4] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[4\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[4] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[5\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[5\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[5] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[5\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[5] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[6\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[6\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[6] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[6\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[6] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional MPU_D\[7\] 3.0-V LVTTL " "Info: Type bidirectional pin MPU_D\[7\] uses the 3.0-V LVTTL I/O standard" {  } { { "e:/altera/q72/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/q72/quartus/bin/pin_planner.ppl" { MPU_D[7] } } } { "e:/altera/q72/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/q72/quartus/bin/Assignment Editor.qase" 1 { { 0 "MPU_D\[7\]" } } } } { "../src/afalina_tvk.vhd" "" { Text "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/src/afalina_tvk.vhd" 96 -1 0 } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[7] } "NODE_NAME" } } { "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/q72/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPU_D[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/afalina_tvk.fit.smsg " "Info: Generated suppressed messages file F:/Aldec/My_Designs/Afalina/Afalina_tvk_eop_28_01_09/Afalina_tvk/synthesis/afalina_tvk.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Allocated 255 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 30 14:14:46 2009 " "Info: Processing ended: Fri Jan 30 14:14:46 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Info: Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
