# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_44_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl {C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:03 on Nov 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl" C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44.v 
# -- Compiling module q_6_44
# -- Compiling module two_by_one_mux
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_44
# End time: 10:18:03 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/common {C:/Users/czhe/Downloads/digital_design/common/four_bit_shift_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:03 on Nov 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/common" C:/Users/czhe/Downloads/digital_design/common/four_bit_shift_reg.v 
# -- Compiling module four_bit_shift_reg
# 
# Top level modules:
# 	four_bit_shift_reg
# End time: 10:18:03 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/common {C:/Users/czhe/Downloads/digital_design/common/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:18:03 on Nov 13,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/common" C:/Users/czhe/Downloads/digital_design/common/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 10:18:03 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:53 on Nov 13,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v 
# -- Compiling module q_6_44_tb
# 
# Top level modules:
# 	q_6_44_tb
# End time: 10:19:53 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_44_tb
# vsim work.q_6_44_tb 
# Start time: 10:20:02 on Nov 13,2019
# Loading work.q_6_44_tb
# Loading work.q_6_44
# Loading work.four_bit_shift_reg
# Loading work.full_adder
# Loading work.two_by_one_mux
# Loading work.d_ff
add wave -position insertpoint  \
sim:/q_6_44_tb/rstn \
sim:/q_6_44_tb/clk \
sim:/q_6_44_tb/SI \
sim:/q_6_44_tb/SE \
sim:/q_6_44_tb/shift_reg_A_out \
sim:/q_6_44_tb/shift_reg_B_out \
sim:/q_6_44_tb/x \
sim:/q_6_44_tb/y \
sim:/q_6_44_tb/Cin \
sim:/q_6_44_tb/Sum \
sim:/q_6_44_tb/Cout
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v(21)
#    Time: 300 ps  Iteration: 0  Instance: /q_6_44_tb
# 1
# Break in Module q_6_44_tb at C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v line 21
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:17 on Nov 13,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v 
# -- Compiling module q_6_44_tb
# 
# Top level modules:
# 	q_6_44_tb
# End time: 10:22:17 on Nov 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_44_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v(21)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_44_tb
# 1
# Break in Module q_6_44_tb at C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v line 21
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:46 on Nov 13,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v 
# -- Compiling module q_6_44_tb
# 
# Top level modules:
# 	q_6_44_tb
# End time: 10:25:47 on Nov 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_44_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v(21)
#    Time: 1 ns  Iteration: 0  Instance: /q_6_44_tb
# 1
# Break in Module q_6_44_tb at C:/Users/czhe/Downloads/digital_design/q_6_44_serial_adder_w_ctrl/q_6_44_tb.v line 21
# End time: 10:29:03 on Nov 13,2019, Elapsed time: 0:09:01
# Errors: 0, Warnings: 0
