<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>BitCombiner</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Combiner_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d138f6ca</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Combiner_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d138f6ca</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>df1e48f0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9f84f0db</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>b0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b6</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b7</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b8</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b9</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b10</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b11</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b12</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b13</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b14</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b15</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b16</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_OUTPUT_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_OUTPUT_WIDTH</spirit:name>
        <spirit:displayName>C Output Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_OUTPUT_WIDTH" spirit:minimum="1" spirit:maximum="16" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/BitCombiner_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d138f6ca</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/BitCombiner_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/BitCombiner_v1_0/data/BitCombiner.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BitCombiner_v1_0/data/BitCombiner.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BitCombiner_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BitCombiner_v1_0/src/BitCombiner.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BitCombiner_v1_0/src/BitCombiner.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/BitCombiner_v1_0/src/BitCombiner_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/BitCombiner_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9f84f0db</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">BitCombiner_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_OUTPUT_WIDTH</spirit:name>
      <spirit:displayName>Output Vector Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_OUTPUT_WIDTH" spirit:minimum="1" spirit:maximum="16" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/FPGA_Features_and_Design/IO_Interfaces</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>BitCombiner_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-10-02T16:37:11Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@174c1b4d_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7990f383_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75510638_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33436471_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ece3134_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ac56a5_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40e83e09_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70daa99d_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15f16ce7_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c2eebc8_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@781e67c4_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24b81822_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@760b3904_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4debc466_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c4921e2_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a99529c_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb47abd_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44390a4d_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60945e7f_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176edde8_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bc9fda4_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@150d40dd_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73028dcd_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f88dc35_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bbb3434_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ad4d77e_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20598cee_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@381e4d92_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@279f5d41_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a6fe28_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c04ac2_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18bbfb4a_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b25e486_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ae47891_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7460219b_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a84836e_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cd082e1_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a84ea9_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cefc6d5_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61553e8f_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ef0077e_ARCHIVE_LOCATION">f:/Projects/EE_Projects/ip_repo/BitCombiner_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b5ab8d24"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="983ff438"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="31dfa48c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="28e71c99"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
