
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xxd_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ad8 <.init>:
  400ad8:	stp	x29, x30, [sp, #-16]!
  400adc:	mov	x29, sp
  400ae0:	bl	400d20 <ferror@plt+0x60>
  400ae4:	ldp	x29, x30, [sp], #16
  400ae8:	ret

Disassembly of section .plt:

0000000000400af0 <strtoul@plt-0x20>:
  400af0:	stp	x16, x30, [sp, #-16]!
  400af4:	adrp	x16, 412000 <ferror@plt+0x11340>
  400af8:	ldr	x17, [x16, #4088]
  400afc:	add	x16, x16, #0xff8
  400b00:	br	x17
  400b04:	nop
  400b08:	nop
  400b0c:	nop

0000000000400b10 <strtoul@plt>:
  400b10:	adrp	x16, 413000 <ferror@plt+0x12340>
  400b14:	ldr	x17, [x16]
  400b18:	add	x16, x16, #0x0
  400b1c:	br	x17

0000000000400b20 <fputs@plt>:
  400b20:	adrp	x16, 413000 <ferror@plt+0x12340>
  400b24:	ldr	x17, [x16, #8]
  400b28:	add	x16, x16, #0x8
  400b2c:	br	x17

0000000000400b30 <exit@plt>:
  400b30:	adrp	x16, 413000 <ferror@plt+0x12340>
  400b34:	ldr	x17, [x16, #16]
  400b38:	add	x16, x16, #0x10
  400b3c:	br	x17

0000000000400b40 <perror@plt>:
  400b40:	adrp	x16, 413000 <ferror@plt+0x12340>
  400b44:	ldr	x17, [x16, #24]
  400b48:	add	x16, x16, #0x18
  400b4c:	br	x17

0000000000400b50 <ftell@plt>:
  400b50:	adrp	x16, 413000 <ferror@plt+0x12340>
  400b54:	ldr	x17, [x16, #32]
  400b58:	add	x16, x16, #0x20
  400b5c:	br	x17

0000000000400b60 <sprintf@plt>:
  400b60:	adrp	x16, 413000 <ferror@plt+0x12340>
  400b64:	ldr	x17, [x16, #40]
  400b68:	add	x16, x16, #0x28
  400b6c:	br	x17

0000000000400b70 <putc@plt>:
  400b70:	adrp	x16, 413000 <ferror@plt+0x12340>
  400b74:	ldr	x17, [x16, #48]
  400b78:	add	x16, x16, #0x30
  400b7c:	br	x17

0000000000400b80 <fclose@plt>:
  400b80:	adrp	x16, 413000 <ferror@plt+0x12340>
  400b84:	ldr	x17, [x16, #56]
  400b88:	add	x16, x16, #0x38
  400b8c:	br	x17

0000000000400b90 <fopen@plt>:
  400b90:	adrp	x16, 413000 <ferror@plt+0x12340>
  400b94:	ldr	x17, [x16, #64]
  400b98:	add	x16, x16, #0x40
  400b9c:	br	x17

0000000000400ba0 <toupper@plt>:
  400ba0:	adrp	x16, 413000 <ferror@plt+0x12340>
  400ba4:	ldr	x17, [x16, #72]
  400ba8:	add	x16, x16, #0x48
  400bac:	br	x17

0000000000400bb0 <open@plt>:
  400bb0:	adrp	x16, 413000 <ferror@plt+0x12340>
  400bb4:	ldr	x17, [x16, #80]
  400bb8:	add	x16, x16, #0x50
  400bbc:	br	x17

0000000000400bc0 <strncmp@plt>:
  400bc0:	adrp	x16, 413000 <ferror@plt+0x12340>
  400bc4:	ldr	x17, [x16, #88]
  400bc8:	add	x16, x16, #0x58
  400bcc:	br	x17

0000000000400bd0 <__libc_start_main@plt>:
  400bd0:	adrp	x16, 413000 <ferror@plt+0x12340>
  400bd4:	ldr	x17, [x16, #96]
  400bd8:	add	x16, x16, #0x60
  400bdc:	br	x17

0000000000400be0 <memset@plt>:
  400be0:	adrp	x16, 413000 <ferror@plt+0x12340>
  400be4:	ldr	x17, [x16, #104]
  400be8:	add	x16, x16, #0x68
  400bec:	br	x17

0000000000400bf0 <fdopen@plt>:
  400bf0:	adrp	x16, 413000 <ferror@plt+0x12340>
  400bf4:	ldr	x17, [x16, #112]
  400bf8:	add	x16, x16, #0x70
  400bfc:	br	x17

0000000000400c00 <rewind@plt>:
  400c00:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c04:	ldr	x17, [x16, #120]
  400c08:	add	x16, x16, #0x78
  400c0c:	br	x17

0000000000400c10 <getc@plt>:
  400c10:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c14:	ldr	x17, [x16, #128]
  400c18:	add	x16, x16, #0x80
  400c1c:	br	x17

0000000000400c20 <__gmon_start__@plt>:
  400c20:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c24:	ldr	x17, [x16, #136]
  400c28:	add	x16, x16, #0x88
  400c2c:	br	x17

0000000000400c30 <fseek@plt>:
  400c30:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c34:	ldr	x17, [x16, #144]
  400c38:	add	x16, x16, #0x90
  400c3c:	br	x17

0000000000400c40 <abort@plt>:
  400c40:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c44:	ldr	x17, [x16, #152]
  400c48:	add	x16, x16, #0x98
  400c4c:	br	x17

0000000000400c50 <strcmp@plt>:
  400c50:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c54:	ldr	x17, [x16, #160]
  400c58:	add	x16, x16, #0xa0
  400c5c:	br	x17

0000000000400c60 <__ctype_b_loc@plt>:
  400c60:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c64:	ldr	x17, [x16, #168]
  400c68:	add	x16, x16, #0xa8
  400c6c:	br	x17

0000000000400c70 <strtol@plt>:
  400c70:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c74:	ldr	x17, [x16, #176]
  400c78:	add	x16, x16, #0xb0
  400c7c:	br	x17

0000000000400c80 <fwrite@plt>:
  400c80:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c84:	ldr	x17, [x16, #184]
  400c88:	add	x16, x16, #0xb8
  400c8c:	br	x17

0000000000400c90 <fflush@plt>:
  400c90:	adrp	x16, 413000 <ferror@plt+0x12340>
  400c94:	ldr	x17, [x16, #192]
  400c98:	add	x16, x16, #0xc0
  400c9c:	br	x17

0000000000400ca0 <strcpy@plt>:
  400ca0:	adrp	x16, 413000 <ferror@plt+0x12340>
  400ca4:	ldr	x17, [x16, #200]
  400ca8:	add	x16, x16, #0xc8
  400cac:	br	x17

0000000000400cb0 <fprintf@plt>:
  400cb0:	adrp	x16, 413000 <ferror@plt+0x12340>
  400cb4:	ldr	x17, [x16, #208]
  400cb8:	add	x16, x16, #0xd0
  400cbc:	br	x17

0000000000400cc0 <ferror@plt>:
  400cc0:	adrp	x16, 413000 <ferror@plt+0x12340>
  400cc4:	ldr	x17, [x16, #216]
  400cc8:	add	x16, x16, #0xd8
  400ccc:	br	x17

Disassembly of section .text:

0000000000400cd0 <.text>:
  400cd0:	mov	x29, #0x0                   	// #0
  400cd4:	mov	x30, #0x0                   	// #0
  400cd8:	mov	x5, x0
  400cdc:	ldr	x1, [sp]
  400ce0:	add	x2, sp, #0x8
  400ce4:	mov	x6, sp
  400ce8:	movz	x0, #0x0, lsl #48
  400cec:	movk	x0, #0x0, lsl #32
  400cf0:	movk	x0, #0x40, lsl #16
  400cf4:	movk	x0, #0xddc
  400cf8:	movz	x3, #0x0, lsl #48
  400cfc:	movk	x3, #0x0, lsl #32
  400d00:	movk	x3, #0x40, lsl #16
  400d04:	movk	x3, #0x2390
  400d08:	movz	x4, #0x0, lsl #48
  400d0c:	movk	x4, #0x0, lsl #32
  400d10:	movk	x4, #0x40, lsl #16
  400d14:	movk	x4, #0x2410
  400d18:	bl	400bd0 <__libc_start_main@plt>
  400d1c:	bl	400c40 <abort@plt>
  400d20:	adrp	x0, 412000 <ferror@plt+0x11340>
  400d24:	ldr	x0, [x0, #4064]
  400d28:	cbz	x0, 400d30 <ferror@plt+0x70>
  400d2c:	b	400c20 <__gmon_start__@plt>
  400d30:	ret
  400d34:	nop
  400d38:	adrp	x0, 413000 <ferror@plt+0x12340>
  400d3c:	add	x0, x0, #0x140
  400d40:	adrp	x1, 413000 <ferror@plt+0x12340>
  400d44:	add	x1, x1, #0x140
  400d48:	cmp	x1, x0
  400d4c:	b.eq	400d64 <ferror@plt+0xa4>  // b.none
  400d50:	adrp	x1, 402000 <ferror@plt+0x1340>
  400d54:	ldr	x1, [x1, #1080]
  400d58:	cbz	x1, 400d64 <ferror@plt+0xa4>
  400d5c:	mov	x16, x1
  400d60:	br	x16
  400d64:	ret
  400d68:	adrp	x0, 413000 <ferror@plt+0x12340>
  400d6c:	add	x0, x0, #0x140
  400d70:	adrp	x1, 413000 <ferror@plt+0x12340>
  400d74:	add	x1, x1, #0x140
  400d78:	sub	x1, x1, x0
  400d7c:	lsr	x2, x1, #63
  400d80:	add	x1, x2, x1, asr #3
  400d84:	cmp	xzr, x1, asr #1
  400d88:	asr	x1, x1, #1
  400d8c:	b.eq	400da4 <ferror@plt+0xe4>  // b.none
  400d90:	adrp	x2, 402000 <ferror@plt+0x1340>
  400d94:	ldr	x2, [x2, #1088]
  400d98:	cbz	x2, 400da4 <ferror@plt+0xe4>
  400d9c:	mov	x16, x2
  400da0:	br	x16
  400da4:	ret
  400da8:	stp	x29, x30, [sp, #-32]!
  400dac:	mov	x29, sp
  400db0:	str	x19, [sp, #16]
  400db4:	adrp	x19, 413000 <ferror@plt+0x12340>
  400db8:	ldrb	w0, [x19, #344]
  400dbc:	cbnz	w0, 400dcc <ferror@plt+0x10c>
  400dc0:	bl	400d38 <ferror@plt+0x78>
  400dc4:	mov	w0, #0x1                   	// #1
  400dc8:	strb	w0, [x19, #344]
  400dcc:	ldr	x19, [sp, #16]
  400dd0:	ldp	x29, x30, [sp], #32
  400dd4:	ret
  400dd8:	b	400d68 <ferror@plt+0xa8>
  400ddc:	sub	sp, sp, #0xd0
  400de0:	stp	d9, d8, [sp, #96]
  400de4:	stp	x29, x30, [sp, #112]
  400de8:	stp	x28, x27, [sp, #128]
  400dec:	stp	x26, x25, [sp, #144]
  400df0:	stp	x24, x23, [sp, #160]
  400df4:	stp	x22, x21, [sp, #176]
  400df8:	stp	x20, x19, [sp, #192]
  400dfc:	ldr	x8, [x1]
  400e00:	adrp	x10, 413000 <ferror@plt+0x12340>
  400e04:	mov	x28, x1
  400e08:	mov	w25, w0
  400e0c:	str	x8, [x10, #2936]
  400e10:	ldrb	w9, [x8]
  400e14:	add	x29, sp, #0x60
  400e18:	cbz	w9, 400e38 <ferror@plt+0x178>
  400e1c:	add	x8, x8, #0x1
  400e20:	and	w9, w9, #0xff
  400e24:	cmp	w9, #0x2f
  400e28:	b.ne	400e30 <ferror@plt+0x170>  // b.any
  400e2c:	str	x8, [x10, #2936]
  400e30:	ldrb	w9, [x8], #1
  400e34:	cbnz	w9, 400e20 <ferror@plt+0x160>
  400e38:	cmp	w25, #0x2
  400e3c:	b.lt	401340 <ferror@plt+0x680>  // b.tstop
  400e40:	mov	x8, #0xffffffffffffffff    	// #-1
  400e44:	adrp	x26, 402000 <ferror@plt+0x1340>
  400e48:	adrp	x27, 402000 <ferror@plt+0x1340>
  400e4c:	adrp	x22, 402000 <ferror@plt+0x1340>
  400e50:	mov	w19, wzr
  400e54:	mov	w20, wzr
  400e58:	mov	w24, #0xffffffff            	// #-1
  400e5c:	stur	x8, [x29, #-24]
  400e60:	add	x26, x26, #0x460
  400e64:	add	x27, x27, #0x463
  400e68:	add	x22, x22, #0x466
  400e6c:	mov	w8, #0x1                   	// #1
  400e70:	str	xzr, [sp, #24]
  400e74:	str	xzr, [sp]
  400e78:	stur	wzr, [x29, #-40]
  400e7c:	str	wzr, [sp, #48]
  400e80:	stur	xzr, [x29, #-16]
  400e84:	stur	wzr, [x29, #-32]
  400e88:	str	wzr, [sp, #44]
  400e8c:	str	x8, [sp, #32]
  400e90:	mov	x21, x28
  400e94:	ldr	x23, [x21, #8]!
  400e98:	mov	w2, #0x2                   	// #2
  400e9c:	mov	x1, x26
  400ea0:	mov	x0, x23
  400ea4:	bl	400bc0 <strncmp@plt>
  400ea8:	cbz	w0, 400eb4 <ferror@plt+0x1f4>
  400eac:	mov	w8, wzr
  400eb0:	b	400ec0 <ferror@plt+0x200>
  400eb4:	ldrb	w8, [x23, #2]
  400eb8:	cmp	w8, #0x0
  400ebc:	cset	w8, ne  // ne = any
  400ec0:	add	x23, x23, x8
  400ec4:	mov	w2, #0x2                   	// #2
  400ec8:	mov	x0, x23
  400ecc:	mov	x1, x27
  400ed0:	bl	400bc0 <strncmp@plt>
  400ed4:	cbz	w0, 40105c <ferror@plt+0x39c>
  400ed8:	mov	w2, #0x2                   	// #2
  400edc:	mov	x0, x23
  400ee0:	mov	x1, x22
  400ee4:	bl	400bc0 <strncmp@plt>
  400ee8:	cbz	w0, 401068 <ferror@plt+0x3a8>
  400eec:	adrp	x1, 402000 <ferror@plt+0x1340>
  400ef0:	mov	w2, #0x2                   	// #2
  400ef4:	mov	x0, x23
  400ef8:	add	x1, x1, #0x469
  400efc:	bl	400bc0 <strncmp@plt>
  400f00:	cbz	w0, 401070 <ferror@plt+0x3b0>
  400f04:	adrp	x1, 402000 <ferror@plt+0x1340>
  400f08:	mov	w2, #0x2                   	// #2
  400f0c:	mov	x0, x23
  400f10:	add	x1, x1, #0x46c
  400f14:	bl	400bc0 <strncmp@plt>
  400f18:	cbz	w0, 401078 <ferror@plt+0x3b8>
  400f1c:	adrp	x1, 402000 <ferror@plt+0x1340>
  400f20:	mov	w2, #0x2                   	// #2
  400f24:	mov	x0, x23
  400f28:	add	x1, x1, #0x46f
  400f2c:	bl	400bc0 <strncmp@plt>
  400f30:	cbz	w0, 40108c <ferror@plt+0x3cc>
  400f34:	adrp	x1, 402000 <ferror@plt+0x1340>
  400f38:	mov	w2, #0x2                   	// #2
  400f3c:	mov	x0, x23
  400f40:	add	x1, x1, #0x472
  400f44:	bl	400bc0 <strncmp@plt>
  400f48:	cbz	w0, 401094 <ferror@plt+0x3d4>
  400f4c:	adrp	x1, 402000 <ferror@plt+0x1340>
  400f50:	mov	w2, #0x2                   	// #2
  400f54:	mov	x0, x23
  400f58:	add	x1, x1, #0x475
  400f5c:	bl	400bc0 <strncmp@plt>
  400f60:	cbz	w0, 40110c <ferror@plt+0x44c>
  400f64:	adrp	x1, 402000 <ferror@plt+0x1340>
  400f68:	mov	w2, #0x2                   	// #2
  400f6c:	mov	x0, x23
  400f70:	add	x1, x1, #0x478
  400f74:	bl	400bc0 <strncmp@plt>
  400f78:	cbz	w0, 40109c <ferror@plt+0x3dc>
  400f7c:	adrp	x1, 402000 <ferror@plt+0x1340>
  400f80:	mov	w2, #0x2                   	// #2
  400f84:	mov	x0, x23
  400f88:	add	x1, x1, #0x47b
  400f8c:	bl	400bc0 <strncmp@plt>
  400f90:	cbz	w0, 4010ac <ferror@plt+0x3ec>
  400f94:	adrp	x1, 402000 <ferror@plt+0x1340>
  400f98:	mov	w2, #0x2                   	// #2
  400f9c:	mov	x0, x23
  400fa0:	add	x1, x1, #0x47e
  400fa4:	bl	400bc0 <strncmp@plt>
  400fa8:	cbz	w0, 401ffc <ferror@plt+0x133c>
  400fac:	adrp	x1, 402000 <ferror@plt+0x1340>
  400fb0:	mov	w2, #0x2                   	// #2
  400fb4:	mov	x0, x23
  400fb8:	add	x1, x1, #0x487
  400fbc:	bl	400bc0 <strncmp@plt>
  400fc0:	cbz	w0, 4010bc <ferror@plt+0x3fc>
  400fc4:	adrp	x1, 402000 <ferror@plt+0x1340>
  400fc8:	mov	w2, #0x2                   	// #2
  400fcc:	mov	x0, x23
  400fd0:	add	x1, x1, #0x498
  400fd4:	bl	400bc0 <strncmp@plt>
  400fd8:	cbz	w0, 401118 <ferror@plt+0x458>
  400fdc:	adrp	x1, 402000 <ferror@plt+0x1340>
  400fe0:	mov	w2, #0x2                   	// #2
  400fe4:	mov	x0, x23
  400fe8:	add	x1, x1, #0x4a0
  400fec:	bl	400bc0 <strncmp@plt>
  400ff0:	cbz	w0, 40116c <ferror@plt+0x4ac>
  400ff4:	adrp	x1, 402000 <ferror@plt+0x1340>
  400ff8:	mov	w2, #0x2                   	// #2
  400ffc:	mov	x0, x23
  401000:	add	x1, x1, #0x4a9
  401004:	bl	400bc0 <strncmp@plt>
  401008:	cbz	w0, 4011c0 <ferror@plt+0x500>
  40100c:	adrp	x1, 402000 <ferror@plt+0x1340>
  401010:	mov	w2, #0x2                   	// #2
  401014:	mov	x0, x23
  401018:	add	x1, x1, #0x4b4
  40101c:	bl	400bc0 <strncmp@plt>
  401020:	cbnz	w0, 401f84 <ferror@plt+0x12c4>
  401024:	ldrb	w8, [x23, #2]!
  401028:	cbz	w8, 401248 <ferror@plt+0x588>
  40102c:	adrp	x0, 402000 <ferror@plt+0x1340>
  401030:	mov	w2, #0x2                   	// #2
  401034:	add	x0, x0, #0x5c7
  401038:	mov	x1, x23
  40103c:	bl	400bc0 <strncmp@plt>
  401040:	cbz	w0, 401248 <ferror@plt+0x588>
  401044:	mov	x0, x23
  401048:	mov	x1, xzr
  40104c:	mov	w2, wzr
  401050:	bl	400c70 <strtol@plt>
  401054:	stur	x0, [x29, #-24]
  401058:	b	40130c <ferror@plt+0x64c>
  40105c:	mov	w8, #0x1                   	// #1
  401060:	sub	w20, w8, w20
  401064:	b	40130c <ferror@plt+0x64c>
  401068:	mov	w19, #0x3                   	// #3
  40106c:	b	40130c <ferror@plt+0x64c>
  401070:	mov	w19, #0x4                   	// #4
  401074:	b	40130c <ferror@plt+0x64c>
  401078:	adrp	x9, 413000 <ferror@plt+0x12340>
  40107c:	adrp	x8, 413000 <ferror@plt+0x12340>
  401080:	add	x9, x9, #0x125
  401084:	str	x9, [x8, #312]
  401088:	b	40130c <ferror@plt+0x64c>
  40108c:	mov	w19, #0x1                   	// #1
  401090:	b	40130c <ferror@plt+0x64c>
  401094:	mov	w19, #0x2                   	// #2
  401098:	b	40130c <ferror@plt+0x64c>
  40109c:	ldur	w8, [x29, #-32]
  4010a0:	add	w8, w8, #0x1
  4010a4:	stur	w8, [x29, #-32]
  4010a8:	b	40130c <ferror@plt+0x64c>
  4010ac:	ldur	w8, [x29, #-40]
  4010b0:	add	w8, w8, #0x1
  4010b4:	stur	w8, [x29, #-40]
  4010b8:	b	40130c <ferror@plt+0x64c>
  4010bc:	ldrb	w8, [x23, #2]!
  4010c0:	cbz	w8, 401150 <ferror@plt+0x490>
  4010c4:	adrp	x0, 402000 <ferror@plt+0x1340>
  4010c8:	mov	w2, #0x9                   	// #9
  4010cc:	add	x0, x0, #0x48a
  4010d0:	mov	x1, x23
  4010d4:	bl	400bc0 <strncmp@plt>
  4010d8:	cbz	w0, 40110c <ferror@plt+0x44c>
  4010dc:	adrp	x0, 402000 <ferror@plt+0x1340>
  4010e0:	mov	w2, #0x3                   	// #3
  4010e4:	add	x0, x0, #0x494
  4010e8:	mov	x1, x23
  4010ec:	bl	400bc0 <strncmp@plt>
  4010f0:	cbz	w0, 401150 <ferror@plt+0x490>
  4010f4:	mov	x0, x23
  4010f8:	mov	x1, xzr
  4010fc:	mov	w2, wzr
  401100:	bl	400c70 <strtol@plt>
  401104:	stur	x0, [x29, #-16]
  401108:	b	40130c <ferror@plt+0x64c>
  40110c:	mov	w8, #0x1                   	// #1
  401110:	str	w8, [sp, #48]
  401114:	b	40130c <ferror@plt+0x64c>
  401118:	ldrb	w8, [x23, #2]!
  40111c:	cbz	w8, 4011a4 <ferror@plt+0x4e4>
  401120:	adrp	x0, 402000 <ferror@plt+0x1340>
  401124:	mov	w2, #0x4                   	// #4
  401128:	add	x0, x0, #0x49b
  40112c:	mov	x1, x23
  401130:	bl	400bc0 <strncmp@plt>
  401134:	cbz	w0, 4011a4 <ferror@plt+0x4e4>
  401138:	mov	x0, x23
  40113c:	mov	x1, xzr
  401140:	mov	w2, wzr
  401144:	bl	400c70 <strtol@plt>
  401148:	mov	x24, x0
  40114c:	b	40130c <ferror@plt+0x64c>
  401150:	ldr	x0, [x28, #16]
  401154:	cbz	x0, 401fb0 <ferror@plt+0x12f0>
  401158:	mov	x1, xzr
  40115c:	mov	w2, wzr
  401160:	bl	400c70 <strtol@plt>
  401164:	stur	x0, [x29, #-16]
  401168:	b	401304 <ferror@plt+0x644>
  40116c:	ldrb	w8, [x23, #2]!
  401170:	cbz	w8, 401264 <ferror@plt+0x5a4>
  401174:	adrp	x0, 402000 <ferror@plt+0x1340>
  401178:	mov	w2, #0x5                   	// #5
  40117c:	add	x0, x0, #0x4a3
  401180:	mov	x1, x23
  401184:	bl	400bc0 <strncmp@plt>
  401188:	cbz	w0, 401264 <ferror@plt+0x5a4>
  40118c:	mov	x0, x23
  401190:	mov	x1, xzr
  401194:	mov	w2, wzr
  401198:	bl	400b10 <strtoul@plt>
  40119c:	str	x0, [sp, #24]
  4011a0:	b	40130c <ferror@plt+0x64c>
  4011a4:	ldr	x0, [x28, #16]
  4011a8:	cbz	x0, 401fb0 <ferror@plt+0x12f0>
  4011ac:	mov	x1, xzr
  4011b0:	mov	w2, wzr
  4011b4:	bl	400c70 <strtol@plt>
  4011b8:	mov	x24, x0
  4011bc:	b	401304 <ferror@plt+0x644>
  4011c0:	stur	w19, [x29, #-4]
  4011c4:	mov	x19, x23
  4011c8:	ldrb	w8, [x19, #2]!
  4011cc:	str	w8, [sp, #44]
  4011d0:	cbz	w8, 4012b8 <ferror@plt+0x5f8>
  4011d4:	adrp	x0, 402000 <ferror@plt+0x1340>
  4011d8:	mov	w2, #0x3                   	// #3
  4011dc:	add	x0, x0, #0x4ac
  4011e0:	mov	x1, x19
  4011e4:	bl	400bc0 <strncmp@plt>
  4011e8:	cbz	w0, 4012b8 <ferror@plt+0x5f8>
  4011ec:	adrp	x0, 402000 <ferror@plt+0x1340>
  4011f0:	mov	w2, #0x3                   	// #3
  4011f4:	add	x0, x0, #0x4b0
  4011f8:	mov	x1, x19
  4011fc:	bl	400bc0 <strncmp@plt>
  401200:	cbz	w0, 4012b8 <ferror@plt+0x5f8>
  401204:	ldr	w8, [sp, #44]
  401208:	mov	x1, xzr
  40120c:	mov	w2, wzr
  401210:	cmp	w8, #0x2b
  401214:	cset	w8, eq  // eq = none
  401218:	str	x8, [sp, #32]
  40121c:	orr	x8, x8, #0x2
  401220:	ldrb	w8, [x23, x8]
  401224:	cinc	x9, x19, eq  // eq = none
  401228:	cmp	w8, #0x2d
  40122c:	cset	w8, eq  // eq = none
  401230:	cinc	x0, x9, eq  // eq = none
  401234:	str	w8, [sp, #44]
  401238:	bl	400c70 <strtol@plt>
  40123c:	ldur	w19, [x29, #-4]
  401240:	str	x0, [sp]
  401244:	b	40130c <ferror@plt+0x64c>
  401248:	ldr	x0, [x28, #16]
  40124c:	cbz	x0, 401fb0 <ferror@plt+0x12f0>
  401250:	mov	x1, xzr
  401254:	mov	w2, wzr
  401258:	bl	400c70 <strtol@plt>
  40125c:	stur	x0, [x29, #-24]
  401260:	b	401304 <ferror@plt+0x644>
  401264:	ldr	x8, [x28, #16]
  401268:	cbz	x8, 401fb0 <ferror@plt+0x12f0>
  40126c:	mov	x9, x8
  401270:	ldrb	w10, [x9], #1
  401274:	mov	w23, w19
  401278:	mov	x1, xzr
  40127c:	mov	w2, wzr
  401280:	cmp	w10, #0x2b
  401284:	csel	x8, x8, x9, ne  // ne = any
  401288:	mov	x9, x8
  40128c:	ldrb	w19, [x9], #1
  401290:	cmp	w19, #0x2d
  401294:	csel	x0, x8, x9, ne  // ne = any
  401298:	bl	400b10 <strtoul@plt>
  40129c:	cmp	w19, #0x2d
  4012a0:	cneg	x8, x0, eq  // eq = none
  4012a4:	str	x8, [sp, #24]
  4012a8:	sub	w25, w25, #0x1
  4012ac:	mov	x28, x21
  4012b0:	mov	w19, w23
  4012b4:	b	40130c <ferror@plt+0x64c>
  4012b8:	ldr	x8, [x28, #16]
  4012bc:	cbz	x8, 401fb0 <ferror@plt+0x12f0>
  4012c0:	mov	x9, x8
  4012c4:	ldrb	w10, [x9], #1
  4012c8:	mov	x1, xzr
  4012cc:	mov	w2, wzr
  4012d0:	cmp	w10, #0x2b
  4012d4:	csel	x8, x8, x9, ne  // ne = any
  4012d8:	mov	x9, x8
  4012dc:	ldrb	w10, [x9], #1
  4012e0:	cset	w11, eq  // eq = none
  4012e4:	str	x11, [sp, #32]
  4012e8:	cmp	w10, #0x2d
  4012ec:	cset	w10, eq  // eq = none
  4012f0:	csel	x0, x8, x9, ne  // ne = any
  4012f4:	str	w10, [sp, #44]
  4012f8:	bl	400c70 <strtol@plt>
  4012fc:	ldur	w19, [x29, #-4]
  401300:	str	x0, [sp]
  401304:	sub	w25, w25, #0x1
  401308:	mov	x28, x21
  40130c:	sub	w23, w25, #0x1
  401310:	cmp	w25, #0x2
  401314:	add	x28, x28, #0x8
  401318:	mov	w25, w23
  40131c:	b.gt	400e90 <ferror@plt+0x1d0>
  401320:	ldur	x25, [x29, #-16]
  401324:	cbz	w25, 401804 <ferror@plt+0xb44>
  401328:	ldur	x21, [x29, #-24]
  40132c:	ldr	w10, [sp, #48]
  401330:	ldr	x26, [sp, #24]
  401334:	ldr	x27, [sp]
  401338:	ldur	w22, [x29, #-32]
  40133c:	b	401378 <ferror@plt+0x6b8>
  401340:	mov	w22, wzr
  401344:	mov	w20, wzr
  401348:	mov	w19, wzr
  40134c:	mov	w10, wzr
  401350:	mov	x27, xzr
  401354:	mov	x26, xzr
  401358:	mov	x21, #0xffffffffffffffff    	// #-1
  40135c:	mov	w24, #0xffffffff            	// #-1
  401360:	mov	w8, #0x1                   	// #1
  401364:	mov	w23, w25
  401368:	str	wzr, [sp, #44]
  40136c:	stur	wzr, [x29, #-40]
  401370:	str	x8, [sp, #32]
  401374:	mov	w25, #0x10                  	// #16
  401378:	tbz	w24, #31, 401398 <ferror@plt+0x6d8>
  40137c:	cmp	w19, #0x4
  401380:	b.hi	401394 <ferror@plt+0x6d4>  // b.pmore
  401384:	adrp	x8, 402000 <ferror@plt+0x1340>
  401388:	add	x8, x8, #0xb70
  40138c:	ldr	w24, [x8, w19, sxtw #2]
  401390:	b	401398 <ferror@plt+0x6d8>
  401394:	mov	w24, wzr
  401398:	cmp	w25, #0x1
  40139c:	b.lt	401fd0 <ferror@plt+0x1310>  // b.tstop
  4013a0:	cmp	w19, #0x3
  4013a4:	cset	w8, ne  // ne = any
  4013a8:	tst	w19, #0xfffffffb
  4013ac:	cset	w9, ne  // ne = any
  4013b0:	and	w8, w8, w9
  4013b4:	tbnz	w8, #0, 4013c0 <ferror@plt+0x700>
  4013b8:	cmp	w25, #0x101
  4013bc:	b.ge	401fd0 <ferror@plt+0x1310>  // b.tcont
  4013c0:	subs	w8, w24, #0x1
  4013c4:	cset	w9, lt  // lt = tstop
  4013c8:	cmp	w24, w25
  4013cc:	str	w10, [sp, #48]
  4013d0:	cset	w10, gt
  4013d4:	orr	w9, w9, w10
  4013d8:	cmp	w9, #0x0
  4013dc:	csel	w10, w25, w24, ne  // ne = any
  4013e0:	stur	w10, [x29, #-4]
  4013e4:	tbnz	w9, #0, 401400 <ferror@plt+0x740>
  4013e8:	cmp	w19, #0x4
  4013ec:	b.ne	401400 <ferror@plt+0x740>  // b.any
  4013f0:	tst	w24, w8
  4013f4:	mov	w8, w24
  4013f8:	stur	w24, [x29, #-4]
  4013fc:	b.ne	402028 <ferror@plt+0x1368>  // b.any
  401400:	cmp	w23, #0x4
  401404:	b.ge	401fb0 <ferror@plt+0x12f0>  // b.tcont
  401408:	cmp	w23, #0x1
  40140c:	b.ne	40141c <ferror@plt+0x75c>  // b.any
  401410:	adrp	x8, 413000 <ferror@plt+0x12340>
  401414:	ldr	x24, [x8, #336]
  401418:	b	401448 <ferror@plt+0x788>
  40141c:	ldr	x0, [x28, #8]
  401420:	ldrb	w8, [x0]
  401424:	cmp	w8, #0x2d
  401428:	b.ne	401434 <ferror@plt+0x774>  // b.any
  40142c:	ldrb	w8, [x0, #1]
  401430:	cbz	w8, 401410 <ferror@plt+0x750>
  401434:	adrp	x1, 402000 <ferror@plt+0x1340>
  401438:	add	x1, x1, #0x479
  40143c:	bl	400b90 <fopen@plt>
  401440:	mov	x24, x0
  401444:	cbz	x0, 401f58 <ferror@plt+0x1298>
  401448:	cmp	w23, #0x3
  40144c:	b.ge	401460 <ferror@plt+0x7a0>  // b.tcont
  401450:	adrp	x8, 413000 <ferror@plt+0x12340>
  401454:	ldr	x8, [x8, #328]
  401458:	stur	x8, [x29, #-32]
  40145c:	b	4014ac <ferror@plt+0x7ec>
  401460:	ldr	x0, [x28, #16]
  401464:	ldrb	w8, [x0]
  401468:	cmp	w8, #0x2d
  40146c:	b.ne	401478 <ferror@plt+0x7b8>  // b.any
  401470:	ldrb	w8, [x0, #1]
  401474:	cbz	w8, 401450 <ferror@plt+0x790>
  401478:	cmp	w22, #0x0
  40147c:	mov	w8, #0x41                  	// #65
  401480:	mov	w9, #0x241                 	// #577
  401484:	csel	w1, w9, w8, eq  // eq = none
  401488:	mov	w2, #0x1b6                 	// #438
  40148c:	bl	400bb0 <open@plt>
  401490:	tbnz	w0, #31, 4018bc <ferror@plt+0xbfc>
  401494:	adrp	x1, 402000 <ferror@plt+0x1340>
  401498:	add	x1, x1, #0x524
  40149c:	bl	400bf0 <fdopen@plt>
  4014a0:	cbz	x0, 4018bc <ferror@plt+0xbfc>
  4014a4:	stur	x0, [x29, #-32]
  4014a8:	bl	400c00 <rewind@plt>
  4014ac:	stur	x25, [x29, #-16]
  4014b0:	cbz	w22, 4017b0 <ferror@plt+0xaf0>
  4014b4:	adrp	x8, 413000 <ferror@plt+0x12340>
  4014b8:	ldr	x0, [x8, #320]
  4014bc:	cmp	w19, #0x2
  4014c0:	b.cs	4018e8 <ferror@plt+0xc28>  // b.hs, b.nlast
  4014c4:	ldr	w8, [sp, #44]
  4014c8:	str	x0, [sp, #48]
  4014cc:	mov	x0, x24
  4014d0:	stur	w19, [x29, #-4]
  4014d4:	cmp	w8, #0x0
  4014d8:	cneg	x8, x27, ne  // ne = any
  4014dc:	stur	x8, [x29, #-40]
  4014e0:	bl	400c00 <rewind@plt>
  4014e4:	mov	w23, wzr
  4014e8:	mov	x22, xzr
  4014ec:	stur	xzr, [x29, #-24]
  4014f0:	mov	w26, #0xffffffff            	// #-1
  4014f4:	mov	w21, #0x1                   	// #1
  4014f8:	mov	x0, x24
  4014fc:	mov	w27, w25
  401500:	mov	w28, w23
  401504:	mov	w20, w26
  401508:	bl	400c10 <getc@plt>
  40150c:	cmp	w0, #0xd
  401510:	b.eq	4014f8 <ferror@plt+0x838>  // b.none
  401514:	cmn	w0, #0x1
  401518:	b.eq	401774 <ferror@plt+0xab4>  // b.none
  40151c:	ldur	w8, [x29, #-4]
  401520:	cmp	w8, #0x1
  401524:	b.ne	401558 <ferror@plt+0x898>  // b.any
  401528:	cmp	w0, #0x20
  40152c:	b.hi	401558 <ferror@plt+0x898>  // b.pmore
  401530:	mov	w8, w0
  401534:	mov	w9, #0x1                   	// #1
  401538:	lsl	x8, x9, x8
  40153c:	mov	x9, #0x600                 	// #1536
  401540:	movk	x9, #0x1, lsl #32
  401544:	tst	x8, x9
  401548:	mov	w26, w20
  40154c:	mov	w23, w28
  401550:	mov	w25, w27
  401554:	b.ne	4014f8 <ferror@plt+0x838>  // b.any
  401558:	sub	w19, w0, #0x30
  40155c:	cmp	w19, #0xa
  401560:	b.cc	4015a0 <ferror@plt+0x8e0>  // b.lo, b.ul, b.last
  401564:	sub	w8, w0, #0x61
  401568:	cmp	w8, #0x5
  40156c:	b.hi	401578 <ferror@plt+0x8b8>  // b.pmore
  401570:	sub	w19, w0, #0x57
  401574:	b	4015a0 <ferror@plt+0x8e0>
  401578:	sub	w8, w0, #0x41
  40157c:	cmp	w8, #0x5
  401580:	b.hi	40158c <ferror@plt+0x8cc>  // b.pmore
  401584:	sub	w19, w0, #0x37
  401588:	b	4015a0 <ferror@plt+0x8e0>
  40158c:	mov	w26, #0xffffffff            	// #-1
  401590:	mov	w23, w20
  401594:	mov	w25, w27
  401598:	mov	w19, #0xffffffff            	// #-1
  40159c:	cbnz	w21, 4014f8 <ferror@plt+0x838>
  4015a0:	ldur	x8, [x29, #-16]
  4015a4:	ldur	w9, [x29, #-4]
  4015a8:	cmp	w27, w8
  4015ac:	csel	w25, w27, wzr, lt  // lt = tstop
  4015b0:	cbnz	w9, 4015f4 <ferror@plt+0x934>
  4015b4:	cmp	w27, w8
  4015b8:	b.lt	4015f4 <ferror@plt+0x934>  // b.tstop
  4015bc:	mov	w21, wzr
  4015c0:	mov	w25, wzr
  4015c4:	mov	w26, #0xffffffff            	// #-1
  4015c8:	mov	w23, w20
  4015cc:	tbnz	w19, #31, 4014f8 <ferror@plt+0x838>
  4015d0:	ldur	x9, [x29, #-24]
  4015d4:	mov	w8, w19
  4015d8:	mov	w21, wzr
  4015dc:	mov	w26, w19
  4015e0:	orr	x9, x8, x9, lsl #4
  4015e4:	stur	x9, [x29, #-24]
  4015e8:	mov	w23, w20
  4015ec:	mov	w25, w27
  4015f0:	b	4014f8 <ferror@plt+0x838>
  4015f4:	ldur	x8, [x29, #-40]
  4015f8:	ldur	x27, [x29, #-24]
  4015fc:	add	x23, x27, x8
  401600:	subs	x21, x23, x22
  401604:	b.ne	401610 <ferror@plt+0x950>  // b.any
  401608:	ldur	x26, [x29, #-32]
  40160c:	b	401674 <ferror@plt+0x9b4>
  401610:	ldur	x26, [x29, #-32]
  401614:	mov	x0, x26
  401618:	bl	400c90 <fflush@plt>
  40161c:	cbnz	w0, 401fc8 <ferror@plt+0x1308>
  401620:	mov	w2, #0x1                   	// #1
  401624:	mov	x0, x26
  401628:	mov	x1, x21
  40162c:	bl	400c30 <fseek@plt>
  401630:	cmp	w0, #0x0
  401634:	csel	x22, x23, x22, ge  // ge = tcont
  401638:	cmp	x23, x22
  40163c:	b.lt	401838 <ferror@plt+0xb78>  // b.tstop
  401640:	cmp	x22, x23
  401644:	b.ge	401674 <ferror@plt+0x9b4>  // b.tcont
  401648:	ldur	x8, [x29, #-40]
  40164c:	add	x8, x8, x27
  401650:	sub	x21, x8, x22
  401654:	mov	w0, wzr
  401658:	mov	x1, x26
  40165c:	bl	400b70 <putc@plt>
  401660:	cmn	w0, #0x1
  401664:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401668:	subs	x21, x21, #0x1
  40166c:	b.ne	401654 <ferror@plt+0x994>  // b.any
  401670:	mov	x22, x23
  401674:	orr	w8, w19, w20
  401678:	tbnz	w8, #31, 4016f4 <ferror@plt+0xa34>
  40167c:	orr	w0, w19, w20, lsl #4
  401680:	mov	x1, x26
  401684:	bl	400b70 <putc@plt>
  401688:	cmn	w0, #0x1
  40168c:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401690:	ldur	w8, [x29, #-4]
  401694:	mov	w21, wzr
  401698:	add	x22, x22, #0x1
  40169c:	add	x27, x27, #0x1
  4016a0:	add	w25, w25, #0x1
  4016a4:	mov	w26, #0xffffffff            	// #-1
  4016a8:	mov	w23, w20
  4016ac:	stur	x27, [x29, #-24]
  4016b0:	cbnz	w8, 4014f8 <ferror@plt+0x838>
  4016b4:	ldur	x8, [x29, #-16]
  4016b8:	mov	w23, w20
  4016bc:	cmp	w25, w8
  4016c0:	b.lt	4014f8 <ferror@plt+0x838>  // b.tstop
  4016c4:	mov	x0, x24
  4016c8:	bl	400c10 <getc@plt>
  4016cc:	cmp	w0, #0xa
  4016d0:	b.eq	401754 <ferror@plt+0xa94>  // b.none
  4016d4:	cmn	w0, #0x1
  4016d8:	b.ne	4016c4 <ferror@plt+0xa04>  // b.any
  4016dc:	mov	x0, x24
  4016e0:	bl	400cc0 <ferror@plt>
  4016e4:	stur	xzr, [x29, #-24]
  4016e8:	mov	w26, #0xffffffff            	// #-1
  4016ec:	mov	w21, #0x1                   	// #1
  4016f0:	b	401748 <ferror@plt+0xa88>
  4016f4:	and	w8, w28, w20
  4016f8:	mov	w21, wzr
  4016fc:	tst	w8, w19
  401700:	mov	w26, w19
  401704:	mov	w23, w20
  401708:	b.ge	4014f8 <ferror@plt+0x838>  // b.tcont
  40170c:	ldur	w8, [x29, #-4]
  401710:	ldur	x21, [x29, #-24]
  401714:	cmp	w8, #0x0
  401718:	csel	x21, xzr, x21, eq  // eq = none
  40171c:	stur	x21, [x29, #-24]
  401720:	mov	x0, x24
  401724:	bl	400c10 <getc@plt>
  401728:	cmp	w0, #0xa
  40172c:	b.eq	401764 <ferror@plt+0xaa4>  // b.none
  401730:	cmn	w0, #0x1
  401734:	b.ne	401720 <ferror@plt+0xa60>  // b.any
  401738:	mov	x0, x24
  40173c:	bl	400cc0 <ferror@plt>
  401740:	mov	w21, #0x1                   	// #1
  401744:	mov	w26, w19
  401748:	mov	w23, w20
  40174c:	cbz	w0, 4014f8 <ferror@plt+0x838>
  401750:	b	401ff4 <ferror@plt+0x1334>
  401754:	stur	xzr, [x29, #-24]
  401758:	mov	w26, #0xffffffff            	// #-1
  40175c:	mov	w21, #0x1                   	// #1
  401760:	b	40176c <ferror@plt+0xaac>
  401764:	mov	w21, #0x1                   	// #1
  401768:	mov	w26, w19
  40176c:	mov	w23, w20
  401770:	b	4014f8 <ferror@plt+0x838>
  401774:	ldur	x19, [x29, #-32]
  401778:	mov	x0, x19
  40177c:	bl	400c90 <fflush@plt>
  401780:	cbnz	w0, 401fc8 <ferror@plt+0x1308>
  401784:	mov	w2, #0x2                   	// #2
  401788:	mov	x0, x19
  40178c:	mov	x1, xzr
  401790:	bl	400c30 <fseek@plt>
  401794:	mov	x0, x19
  401798:	bl	400b80 <fclose@plt>
  40179c:	cbnz	w0, 401fc8 <ferror@plt+0x1308>
  4017a0:	mov	x0, x24
  4017a4:	bl	400b80 <fclose@plt>
  4017a8:	cbz	w0, 401f34 <ferror@plt+0x1274>
  4017ac:	b	401ff4 <ferror@plt+0x1334>
  4017b0:	ldr	w22, [sp, #44]
  4017b4:	ldr	x8, [sp, #32]
  4017b8:	cbz	w8, 4017c4 <ferror@plt+0xb04>
  4017bc:	cbnz	w22, 4017c4 <ferror@plt+0xb04>
  4017c0:	cbz	x27, 401908 <ferror@plt+0xc48>
  4017c4:	ldr	x9, [sp, #32]
  4017c8:	cmp	w22, #0x0
  4017cc:	cset	w8, ne  // ne = any
  4017d0:	cneg	x1, x27, ne  // ne = any
  4017d4:	lsl	w8, w8, #1
  4017d8:	cmp	w9, #0x0
  4017dc:	csinc	w2, w8, wzr, eq  // eq = none
  4017e0:	mov	x0, x24
  4017e4:	bl	400c30 <fseek@plt>
  4017e8:	cbz	w22, 4017f0 <ferror@plt+0xb30>
  4017ec:	tbnz	w0, #31, 401888 <ferror@plt+0xbc8>
  4017f0:	tbnz	w0, #31, 401858 <ferror@plt+0xb98>
  4017f4:	mov	x0, x24
  4017f8:	bl	400b50 <ftell@plt>
  4017fc:	mov	x27, x0
  401800:	b	401908 <ferror@plt+0xc48>
  401804:	ldur	x21, [x29, #-24]
  401808:	ldr	w10, [sp, #48]
  40180c:	ldr	x26, [sp, #24]
  401810:	ldr	x27, [sp]
  401814:	ldur	w22, [x29, #-32]
  401818:	cmp	w19, #0x1
  40181c:	b.eq	4018ac <ferror@plt+0xbec>  // b.none
  401820:	cmp	w19, #0x3
  401824:	b.eq	4018b4 <ferror@plt+0xbf4>  // b.none
  401828:	cmp	w19, #0x2
  40182c:	b.ne	401374 <ferror@plt+0x6b4>  // b.any
  401830:	mov	w25, #0xc                   	// #12
  401834:	b	401378 <ferror@plt+0x6b8>
  401838:	adrp	x8, 413000 <ferror@plt+0x12340>
  40183c:	ldr	x2, [x8, #2936]
  401840:	ldr	x0, [sp, #48]
  401844:	adrp	x1, 402000 <ferror@plt+0x1340>
  401848:	add	x1, x1, #0xa8a
  40184c:	bl	400cb0 <fprintf@plt>
  401850:	mov	w0, #0x5                   	// #5
  401854:	b	401f34 <ferror@plt+0x1274>
  401858:	mov	w22, w19
  40185c:	mov	x19, #0xffffffffffffffff    	// #-1
  401860:	add	x19, x19, #0x1
  401864:	cmp	x27, x19
  401868:	b.eq	401904 <ferror@plt+0xc44>  // b.none
  40186c:	mov	x0, x24
  401870:	bl	400c10 <getc@plt>
  401874:	cmn	w0, #0x1
  401878:	b.ne	401860 <ferror@plt+0xba0>  // b.any
  40187c:	mov	x0, x24
  401880:	bl	400cc0 <ferror@plt>
  401884:	cbnz	w0, 401ff4 <ferror@plt+0x1334>
  401888:	adrp	x8, 413000 <ferror@plt+0x12340>
  40188c:	ldr	x0, [x8, #320]
  401890:	adrp	x8, 413000 <ferror@plt+0x12340>
  401894:	ldr	x2, [x8, #2936]
  401898:	adrp	x1, 402000 <ferror@plt+0x1340>
  40189c:	add	x1, x1, #0x555
  4018a0:	bl	400cb0 <fprintf@plt>
  4018a4:	mov	w0, #0x4                   	// #4
  4018a8:	b	401f34 <ferror@plt+0x1274>
  4018ac:	mov	w25, #0x1e                  	// #30
  4018b0:	b	401378 <ferror@plt+0x6b8>
  4018b4:	mov	w25, #0x6                   	// #6
  4018b8:	b	401378 <ferror@plt+0x6b8>
  4018bc:	adrp	x8, 413000 <ferror@plt+0x12340>
  4018c0:	ldr	x0, [x8, #320]
  4018c4:	adrp	x8, 413000 <ferror@plt+0x12340>
  4018c8:	ldr	x2, [x8, #2936]
  4018cc:	adrp	x1, 402000 <ferror@plt+0x1340>
  4018d0:	add	x1, x1, #0x51f
  4018d4:	bl	400cb0 <fprintf@plt>
  4018d8:	ldr	x0, [x28, #16]
  4018dc:	bl	400b40 <perror@plt>
  4018e0:	mov	w0, #0x3                   	// #3
  4018e4:	b	401f34 <ferror@plt+0x1274>
  4018e8:	adrp	x8, 413000 <ferror@plt+0x12340>
  4018ec:	ldr	x2, [x8, #2936]
  4018f0:	adrp	x1, 402000 <ferror@plt+0x1340>
  4018f4:	add	x1, x1, #0x526
  4018f8:	bl	400cb0 <fprintf@plt>
  4018fc:	mov	w0, #0xffffffff            	// #-1
  401900:	b	401f34 <ferror@plt+0x1274>
  401904:	mov	w19, w22
  401908:	cmp	w19, #0x3
  40190c:	stur	x21, [x29, #-24]
  401910:	b.eq	401b20 <ferror@plt+0xe60>  // b.none
  401914:	cmp	w19, #0x2
  401918:	b.eq	4019b0 <ferror@plt+0xcf0>  // b.none
  40191c:	cmp	w19, #0x1
  401920:	b.ne	401b2c <ferror@plt+0xe6c>  // b.any
  401924:	ldur	x23, [x29, #-32]
  401928:	cbz	x21, 401f1c <ferror@plt+0x125c>
  40192c:	mov	x22, x21
  401930:	adrp	x20, 413000 <ferror@plt+0x12340>
  401934:	mov	w19, w25
  401938:	mov	x0, x24
  40193c:	bl	400c10 <getc@plt>
  401940:	cmn	w0, #0x1
  401944:	b.eq	401ef4 <ferror@plt+0x1234>  // b.none
  401948:	ldr	x8, [x20, #312]
  40194c:	mov	w21, w0
  401950:	ubfx	x9, x21, #4, #4
  401954:	mov	x1, x23
  401958:	ldrb	w0, [x8, x9]
  40195c:	bl	400b70 <putc@plt>
  401960:	cmn	w0, #0x1
  401964:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401968:	ldr	x8, [x20, #312]
  40196c:	and	x9, x21, #0xf
  401970:	mov	x1, x23
  401974:	ldrb	w0, [x8, x9]
  401978:	bl	400b70 <putc@plt>
  40197c:	cmn	w0, #0x1
  401980:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401984:	subs	w19, w19, #0x1
  401988:	b.ne	4019a4 <ferror@plt+0xce4>  // b.any
  40198c:	mov	w0, #0xa                   	// #10
  401990:	mov	x1, x23
  401994:	bl	400b70 <putc@plt>
  401998:	cmn	w0, #0x1
  40199c:	mov	w19, w25
  4019a0:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  4019a4:	subs	x22, x22, #0x1
  4019a8:	b.ne	401938 <ferror@plt+0xc78>  // b.any
  4019ac:	b	401f00 <ferror@plt+0x1240>
  4019b0:	adrp	x8, 413000 <ferror@plt+0x12340>
  4019b4:	ldr	x8, [x8, #336]
  4019b8:	ldur	x23, [x29, #-32]
  4019bc:	ldr	w26, [sp, #48]
  4019c0:	adrp	x20, 402000 <ferror@plt+0x1340>
  4019c4:	adrp	x27, 402000 <ferror@plt+0x1340>
  4019c8:	cmp	x24, x8
  4019cc:	add	x20, x20, #0x57e
  4019d0:	add	x27, x27, #0xaaf
  4019d4:	b.eq	401a84 <ferror@plt+0xdc4>  // b.none
  4019d8:	bl	400c60 <__ctype_b_loc@plt>
  4019dc:	ldr	x8, [x28, #8]
  4019e0:	ldr	x9, [x0]
  4019e4:	adrp	x1, 402000 <ferror@plt+0x1340>
  4019e8:	mov	x22, x0
  4019ec:	ldrb	w8, [x8]
  4019f0:	add	x1, x1, #0x56d
  4019f4:	mov	x0, x23
  4019f8:	ldrh	w8, [x9, x8, lsl #1]
  4019fc:	tst	w8, #0x800
  401a00:	csel	x2, x27, x20, eq  // eq = none
  401a04:	bl	400cb0 <fprintf@plt>
  401a08:	tbnz	w0, #31, 401fc8 <ferror@plt+0x1308>
  401a0c:	ldr	x8, [x28, #8]
  401a10:	ldrb	w8, [x8]
  401a14:	cbz	w8, 401a68 <ferror@plt+0xda8>
  401a18:	mov	w19, #0x1                   	// #1
  401a1c:	mov	w25, #0x5f                  	// #95
  401a20:	ldr	x9, [x22]
  401a24:	and	x10, x8, #0xff
  401a28:	and	w8, w8, #0xff
  401a2c:	ldrh	w9, [x9, x10, lsl #1]
  401a30:	tst	w9, #0x8
  401a34:	csel	w0, w25, w8, eq  // eq = none
  401a38:	tbz	w9, #3, 401a48 <ferror@plt+0xd88>
  401a3c:	cbz	w26, 401a48 <ferror@plt+0xd88>
  401a40:	mov	w0, w8
  401a44:	bl	400ba0 <toupper@plt>
  401a48:	mov	x1, x23
  401a4c:	bl	400b70 <putc@plt>
  401a50:	cmn	w0, #0x1
  401a54:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401a58:	ldr	x8, [x28, #8]
  401a5c:	ldrb	w8, [x8, x19]
  401a60:	add	x19, x19, #0x1
  401a64:	cbnz	w8, 401a20 <ferror@plt+0xd60>
  401a68:	adrp	x0, 402000 <ferror@plt+0x1340>
  401a6c:	add	x0, x0, #0x581
  401a70:	mov	x1, x23
  401a74:	bl	400b20 <fputs@plt>
  401a78:	ldur	x21, [x29, #-24]
  401a7c:	cmn	w0, #0x1
  401a80:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401a84:	cbz	x21, 401da8 <ferror@plt+0x10e8>
  401a88:	mov	x20, x21
  401a8c:	adrp	x25, 413000 <ferror@plt+0x12340>
  401a90:	adrp	x26, 402000 <ferror@plt+0x1340>
  401a94:	adrp	x27, 402000 <ferror@plt+0x1340>
  401a98:	adrp	x23, 402000 <ferror@plt+0x1340>
  401a9c:	adrp	x21, 402000 <ferror@plt+0x1340>
  401aa0:	mov	x22, xzr
  401aa4:	adrp	x19, 413000 <ferror@plt+0x12340>
  401aa8:	add	x25, x25, #0x115
  401aac:	add	x26, x26, #0x592
  401ab0:	add	x27, x27, #0x589
  401ab4:	add	x23, x23, #0x59e
  401ab8:	add	x21, x21, #0x59b
  401abc:	mov	x0, x24
  401ac0:	bl	400c10 <getc@plt>
  401ac4:	cmn	w0, #0x1
  401ac8:	b.eq	401db4 <ferror@plt+0x10f4>  // b.none
  401acc:	ldr	x8, [x19, #312]
  401ad0:	ldur	x10, [x29, #-16]
  401ad4:	mov	w3, w0
  401ad8:	ldur	x0, [x29, #-32]
  401adc:	cmp	x8, x25
  401ae0:	sdiv	w9, w22, w10
  401ae4:	csel	x1, x27, x26, eq  // eq = none
  401ae8:	cmp	x22, #0x0
  401aec:	msub	w9, w9, w10, w22
  401af0:	cset	w8, eq  // eq = none
  401af4:	add	x8, x23, w8, uxtw #1
  401af8:	cmp	w9, #0x0
  401afc:	csel	x2, x8, x21, eq  // eq = none
  401b00:	bl	400cb0 <fprintf@plt>
  401b04:	tbnz	w0, #31, 401fc8 <ferror@plt+0x1308>
  401b08:	add	x22, x22, #0x1
  401b0c:	cmp	x20, x22
  401b10:	b.ne	401abc <ferror@plt+0xdfc>  // b.any
  401b14:	ldur	x23, [x29, #-32]
  401b18:	mov	x22, x20
  401b1c:	b	401dc4 <ferror@plt+0x1104>
  401b20:	mov	w8, #0x3                   	// #3
  401b24:	cbnz	x21, 401b34 <ferror@plt+0xe74>
  401b28:	b	401d80 <ferror@plt+0x10c0>
  401b2c:	mov	w8, #0x1                   	// #1
  401b30:	cbz	x21, 401d80 <ferror@plt+0x10c0>
  401b34:	ldur	w10, [x29, #-4]
  401b38:	mov	x9, x27
  401b3c:	add	x9, x9, x26
  401b40:	str	x9, [sp, #32]
  401b44:	sub	w9, w10, #0x1
  401b48:	lsl	w8, w10, w8
  401b4c:	str	w9, [sp, #24]
  401b50:	adrp	x9, 402000 <ferror@plt+0x1340>
  401b54:	orr	w8, w8, #0x1
  401b58:	ldr	q0, [x9, #1104]
  401b5c:	str	w8, [sp, #44]
  401b60:	mul	w8, w8, w25
  401b64:	adrp	x21, 413000 <ferror@plt+0x12340>
  401b68:	sub	w8, w8, #0x1
  401b6c:	mov	x23, xzr
  401b70:	mov	w27, wzr
  401b74:	mov	w28, wzr
  401b78:	mov	w22, #0x9                   	// #9
  401b7c:	add	x21, x21, #0x161
  401b80:	movi	v8.4h, #0x31
  401b84:	movi	v9.4h, #0x30
  401b88:	sdiv	w8, w8, w10
  401b8c:	mov	w25, w20
  401b90:	str	q0, [sp]
  401b94:	str	w8, [sp, #48]
  401b98:	mov	x0, x24
  401b9c:	bl	400c10 <getc@plt>
  401ba0:	cmn	w0, #0x1
  401ba4:	b.eq	401d4c <ferror@plt+0x108c>  // b.none
  401ba8:	mov	w26, w0
  401bac:	cbnz	w28, 401bec <ferror@plt+0xf2c>
  401bb0:	ldr	x8, [sp, #32]
  401bb4:	adrp	x1, 402000 <ferror@plt+0x1340>
  401bb8:	mov	x0, x21
  401bbc:	add	x1, x1, #0x5ca
  401bc0:	add	x2, x8, x23
  401bc4:	bl	400b60 <sprintf@plt>
  401bc8:	mov	w22, w0
  401bcc:	cmp	w0, #0xa14
  401bd0:	b.gt	401bec <ferror@plt+0xf2c>
  401bd4:	mov	w8, #0xa14                 	// #2580
  401bd8:	sub	w8, w8, w22
  401bdc:	add	x0, x21, w22, sxtw
  401be0:	add	x2, x8, #0x1
  401be4:	mov	w1, #0x20                  	// #32
  401be8:	bl	400be0 <memset@plt>
  401bec:	mov	w8, w28
  401bf0:	movi	v3.4s, #0x1
  401bf4:	mvni	v4.4s, #0x3
  401bf8:	cbz	w19, 401c0c <ferror@plt+0xf4c>
  401bfc:	cmp	w19, #0x4
  401c00:	b.ne	401c4c <ferror@plt+0xf8c>  // b.any
  401c04:	ldr	w8, [sp, #24]
  401c08:	eor	w8, w28, w8
  401c0c:	ldr	w12, [sp, #44]
  401c10:	adrp	x9, 413000 <ferror@plt+0x12340>
  401c14:	ldr	x9, [x9, #312]
  401c18:	ubfx	x10, x26, #4, #4
  401c1c:	mul	w8, w8, w12
  401c20:	ldur	w12, [x29, #-4]
  401c24:	ldrb	w10, [x9, x10]
  401c28:	sxtw	x11, w22
  401c2c:	sdiv	w8, w8, w12
  401c30:	add	x8, x11, w8, sxtw
  401c34:	add	x8, x8, x21
  401c38:	strb	w10, [x8, #1]
  401c3c:	and	x10, x26, #0xf
  401c40:	ldrb	w9, [x9, x10]
  401c44:	strb	w9, [x8, #2]
  401c48:	b	401ca0 <ferror@plt+0xfe0>
  401c4c:	ldr	w9, [sp, #44]
  401c50:	ldur	w10, [x29, #-4]
  401c54:	ldr	q1, [sp]
  401c58:	mov	x8, xzr
  401c5c:	mul	w9, w28, w9
  401c60:	sdiv	w9, w9, w10
  401c64:	add	w9, w9, w22
  401c68:	add	x9, x21, w9, sxtw
  401c6c:	dup	v0.4s, w26
  401c70:	add	x9, x9, #0x1
  401c74:	ushl	v2.4s, v3.4s, v1.4s
  401c78:	and	v2.16b, v2.16b, v0.16b
  401c7c:	cmeq	v2.4s, v2.4s, #0
  401c80:	xtn	v2.4h, v2.4s
  401c84:	bsl	v2.8b, v9.8b, v8.8b
  401c88:	xtn	v2.8b, v2.8h
  401c8c:	str	s2, [x9, x8]
  401c90:	add	x8, x8, #0x4
  401c94:	cmp	x8, #0x8
  401c98:	add	v1.4s, v1.4s, v4.4s
  401c9c:	b.ne	401c74 <ferror@plt+0xfb4>  // b.any
  401ca0:	ldur	w8, [x29, #-40]
  401ca4:	cmp	w26, #0x0
  401ca8:	cinc	w27, w27, ne  // ne = any
  401cac:	cbz	w8, 401cd0 <ferror@plt+0x1010>
  401cb0:	cmp	w26, #0x40
  401cb4:	b.ge	401cc0 <ferror@plt+0x1000>  // b.tcont
  401cb8:	mov	w26, #0x2e                  	// #46
  401cbc:	b	401cd0 <ferror@plt+0x1010>
  401cc0:	adrp	x8, 402000 <ferror@plt+0x1340>
  401cc4:	add	x8, x8, #0xab0
  401cc8:	add	x8, x8, w26, sxtw
  401ccc:	ldurb	w26, [x8, #-64]
  401cd0:	ldr	w9, [sp, #48]
  401cd4:	sub	w8, w26, #0x20
  401cd8:	cmp	w8, #0x5f
  401cdc:	add	x23, x23, #0x1
  401ce0:	add	w9, w22, w9
  401ce4:	add	w8, w9, #0x3
  401ce8:	mov	w9, #0x2e                  	// #46
  401cec:	sxtw	x8, w8
  401cf0:	csel	w9, w26, w9, cc  // cc = lo, ul, last
  401cf4:	add	x10, x8, w28, sxtw
  401cf8:	strb	w9, [x21, x10]
  401cfc:	ldur	x9, [x29, #-16]
  401d00:	add	w28, w28, #0x1
  401d04:	cmp	w28, w9
  401d08:	b.ne	401d38 <ferror@plt+0x1078>  // b.any
  401d0c:	ldur	x0, [x29, #-32]
  401d10:	add	x8, x8, w9, sxtw
  401d14:	cmp	w25, #0x0
  401d18:	mov	w9, #0xa                   	// #10
  401d1c:	strb	w9, [x21, x8]
  401d20:	add	x8, x21, w8, sxtw
  401d24:	csinc	w1, w27, wzr, ne  // ne = any
  401d28:	strb	wzr, [x8, #1]
  401d2c:	bl	402290 <ferror@plt+0x15d0>
  401d30:	mov	w28, wzr
  401d34:	mov	w27, wzr
  401d38:	ldur	x8, [x29, #-24]
  401d3c:	cmp	x23, x8
  401d40:	b.ne	401b98 <ferror@plt+0xed8>  // b.any
  401d44:	cmn	w26, #0x1
  401d48:	b.ne	401d58 <ferror@plt+0x1098>  // b.any
  401d4c:	mov	x0, x24
  401d50:	bl	400cc0 <ferror@plt>
  401d54:	cbnz	w0, 401ff4 <ferror@plt+0x1334>
  401d58:	cbz	w28, 401d80 <ferror@plt+0x10c0>
  401d5c:	ldr	w10, [sp, #48]
  401d60:	add	w8, w28, w22
  401d64:	ldur	x19, [x29, #-32]
  401d68:	mov	w9, #0xa                   	// #10
  401d6c:	add	w8, w8, w10
  401d70:	add	w8, w8, #0x3
  401d74:	strh	w9, [x21, w8, sxtw]
  401d78:	mov	w1, #0x1                   	// #1
  401d7c:	b	401d8c <ferror@plt+0x10cc>
  401d80:	ldur	x19, [x29, #-32]
  401d84:	cbz	w20, 401d94 <ferror@plt+0x10d4>
  401d88:	mov	w1, #0xffffffff            	// #-1
  401d8c:	mov	x0, x19
  401d90:	bl	402290 <ferror@plt+0x15d0>
  401d94:	mov	x0, x24
  401d98:	bl	400b80 <fclose@plt>
  401d9c:	cbnz	w0, 401ff4 <ferror@plt+0x1334>
  401da0:	mov	x0, x19
  401da4:	b	401f2c <ferror@plt+0x126c>
  401da8:	mov	w22, wzr
  401dac:	adrp	x19, 413000 <ferror@plt+0x12340>
  401db0:	b	401df8 <ferror@plt+0x1138>
  401db4:	mov	x0, x24
  401db8:	bl	400cc0 <ferror@plt>
  401dbc:	ldur	x23, [x29, #-32]
  401dc0:	cbnz	w0, 401ff4 <ferror@plt+0x1334>
  401dc4:	ldr	w26, [sp, #48]
  401dc8:	adrp	x20, 402000 <ferror@plt+0x1340>
  401dcc:	adrp	x27, 402000 <ferror@plt+0x1340>
  401dd0:	add	x20, x20, #0x57e
  401dd4:	add	x27, x27, #0xaaf
  401dd8:	adrp	x19, 413000 <ferror@plt+0x12340>
  401ddc:	cbz	w22, 401df8 <ferror@plt+0x1138>
  401de0:	adrp	x0, 402000 <ferror@plt+0x1340>
  401de4:	add	x0, x0, #0xaae
  401de8:	mov	x1, x23
  401dec:	bl	400b20 <fputs@plt>
  401df0:	cmn	w0, #0x1
  401df4:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401df8:	ldr	x8, [x19, #336]
  401dfc:	mov	w9, #0x3                   	// #3
  401e00:	mov	x1, x23
  401e04:	cmp	x24, x8
  401e08:	csel	x8, x9, xzr, eq  // eq = none
  401e0c:	adrp	x9, 402000 <ferror@plt+0x1340>
  401e10:	add	x9, x9, #0x5a3
  401e14:	add	x0, x9, x8
  401e18:	bl	400b20 <fputs@plt>
  401e1c:	cmn	w0, #0x1
  401e20:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401e24:	ldr	x8, [x19, #336]
  401e28:	cmp	x24, x8
  401e2c:	b.eq	401f1c <ferror@plt+0x125c>  // b.none
  401e30:	bl	400c60 <__ctype_b_loc@plt>
  401e34:	ldr	x8, [x28, #8]
  401e38:	ldr	x9, [x0]
  401e3c:	adrp	x1, 402000 <ferror@plt+0x1340>
  401e40:	mov	x19, x0
  401e44:	ldrb	w8, [x8]
  401e48:	add	x1, x1, #0x5a7
  401e4c:	mov	x0, x23
  401e50:	ldrh	w8, [x9, x8, lsl #1]
  401e54:	tst	w8, #0x800
  401e58:	csel	x2, x27, x20, eq  // eq = none
  401e5c:	bl	400cb0 <fprintf@plt>
  401e60:	tbnz	w0, #31, 401fc8 <ferror@plt+0x1308>
  401e64:	ldr	x8, [x28, #8]
  401e68:	ldrb	w8, [x8]
  401e6c:	cbz	w8, 401ec0 <ferror@plt+0x1200>
  401e70:	mov	w20, #0x1                   	// #1
  401e74:	mov	w21, #0x5f                  	// #95
  401e78:	ldr	x9, [x19]
  401e7c:	and	x10, x8, #0xff
  401e80:	and	w8, w8, #0xff
  401e84:	ldrh	w9, [x9, x10, lsl #1]
  401e88:	tst	w9, #0x8
  401e8c:	csel	w0, w21, w8, eq  // eq = none
  401e90:	tbz	w9, #3, 401ea0 <ferror@plt+0x11e0>
  401e94:	cbz	w26, 401ea0 <ferror@plt+0x11e0>
  401e98:	mov	w0, w8
  401e9c:	bl	400ba0 <toupper@plt>
  401ea0:	mov	x1, x23
  401ea4:	bl	400b70 <putc@plt>
  401ea8:	cmn	w0, #0x1
  401eac:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401eb0:	ldr	x8, [x28, #8]
  401eb4:	ldrb	w8, [x8, x20]
  401eb8:	add	x20, x20, #0x1
  401ebc:	cbnz	w8, 401e78 <ferror@plt+0x11b8>
  401ec0:	adrp	x8, 402000 <ferror@plt+0x1340>
  401ec4:	adrp	x9, 402000 <ferror@plt+0x1340>
  401ec8:	add	x8, x8, #0x5c2
  401ecc:	add	x9, x9, #0x5c6
  401ed0:	cmp	w26, #0x0
  401ed4:	adrp	x1, 402000 <ferror@plt+0x1340>
  401ed8:	csel	x2, x9, x8, eq  // eq = none
  401edc:	add	x1, x1, #0x5b7
  401ee0:	mov	x0, x23
  401ee4:	mov	w3, w22
  401ee8:	bl	400cb0 <fprintf@plt>
  401eec:	tbz	w0, #31, 401f1c <ferror@plt+0x125c>
  401ef0:	b	401fc8 <ferror@plt+0x1308>
  401ef4:	mov	x0, x24
  401ef8:	bl	400cc0 <ferror@plt>
  401efc:	cbnz	w0, 401ff4 <ferror@plt+0x1334>
  401f00:	cmp	w19, w25
  401f04:	b.ge	401f1c <ferror@plt+0x125c>  // b.tcont
  401f08:	mov	w0, #0xa                   	// #10
  401f0c:	mov	x1, x23
  401f10:	bl	400b70 <putc@plt>
  401f14:	cmn	w0, #0x1
  401f18:	b.eq	401fc8 <ferror@plt+0x1308>  // b.none
  401f1c:	mov	x0, x24
  401f20:	bl	400b80 <fclose@plt>
  401f24:	cbnz	w0, 401ff4 <ferror@plt+0x1334>
  401f28:	mov	x0, x23
  401f2c:	bl	400b80 <fclose@plt>
  401f30:	cbnz	w0, 401fc8 <ferror@plt+0x1308>
  401f34:	ldp	x20, x19, [sp, #192]
  401f38:	ldp	x22, x21, [sp, #176]
  401f3c:	ldp	x24, x23, [sp, #160]
  401f40:	ldp	x26, x25, [sp, #144]
  401f44:	ldp	x28, x27, [sp, #128]
  401f48:	ldp	x29, x30, [sp, #112]
  401f4c:	ldp	d9, d8, [sp, #96]
  401f50:	add	sp, sp, #0xd0
  401f54:	ret
  401f58:	adrp	x8, 413000 <ferror@plt+0x12340>
  401f5c:	ldr	x0, [x8, #320]
  401f60:	adrp	x8, 413000 <ferror@plt+0x12340>
  401f64:	ldr	x2, [x8, #2936]
  401f68:	adrp	x1, 402000 <ferror@plt+0x1340>
  401f6c:	add	x1, x1, #0x51f
  401f70:	bl	400cb0 <fprintf@plt>
  401f74:	ldr	x0, [x28, #8]
  401f78:	bl	400b40 <perror@plt>
  401f7c:	mov	w0, #0x2                   	// #2
  401f80:	b	401f34 <ferror@plt+0x1274>
  401f84:	adrp	x1, 402000 <ferror@plt+0x1340>
  401f88:	add	x1, x1, #0x460
  401f8c:	mov	x0, x23
  401f90:	bl	400c50 <strcmp@plt>
  401f94:	cbz	w0, 401fb4 <ferror@plt+0x12f4>
  401f98:	ldrb	w8, [x23]
  401f9c:	cmp	w8, #0x2d
  401fa0:	b.ne	401fc0 <ferror@plt+0x1300>  // b.any
  401fa4:	ldrb	w8, [x23, #1]
  401fa8:	mov	w23, w25
  401fac:	cbz	w8, 401320 <ferror@plt+0x660>
  401fb0:	bl	40204c <ferror@plt+0x138c>
  401fb4:	sub	w23, w25, #0x1
  401fb8:	mov	x28, x21
  401fbc:	b	401320 <ferror@plt+0x660>
  401fc0:	mov	w23, w25
  401fc4:	b	401320 <ferror@plt+0x660>
  401fc8:	mov	w0, #0x3                   	// #3
  401fcc:	bl	402250 <ferror@plt+0x1590>
  401fd0:	adrp	x8, 413000 <ferror@plt+0x12340>
  401fd4:	ldr	x0, [x8, #320]
  401fd8:	adrp	x8, 413000 <ferror@plt+0x12340>
  401fdc:	ldr	x2, [x8, #2936]
  401fe0:	adrp	x1, 402000 <ferror@plt+0x1340>
  401fe4:	add	x1, x1, #0x4b7
  401fe8:	mov	w3, #0x100                 	// #256
  401fec:	bl	400cb0 <fprintf@plt>
  401ff0:	b	402044 <ferror@plt+0x1384>
  401ff4:	mov	w0, #0x2                   	// #2
  401ff8:	bl	402250 <ferror@plt+0x1590>
  401ffc:	adrp	x8, 413000 <ferror@plt+0x12340>
  402000:	ldr	x0, [x8, #320]
  402004:	adrp	x1, 402000 <ferror@plt+0x1340>
  402008:	adrp	x2, 413000 <ferror@plt+0x12340>
  40200c:	adrp	x3, 413000 <ferror@plt+0x12340>
  402010:	add	x1, x1, #0x481
  402014:	add	x2, x2, #0xf0
  402018:	add	x3, x3, #0x160
  40201c:	bl	400cb0 <fprintf@plt>
  402020:	mov	w0, wzr
  402024:	bl	400b30 <exit@plt>
  402028:	adrp	x8, 413000 <ferror@plt+0x12340>
  40202c:	ldr	x0, [x8, #320]
  402030:	adrp	x8, 413000 <ferror@plt+0x12340>
  402034:	ldr	x2, [x8, #2936]
  402038:	adrp	x1, 402000 <ferror@plt+0x1340>
  40203c:	add	x1, x1, #0x4e1
  402040:	bl	400cb0 <fprintf@plt>
  402044:	mov	w0, #0x1                   	// #1
  402048:	bl	400b30 <exit@plt>
  40204c:	stp	x29, x30, [sp, #-32]!
  402050:	stp	x20, x19, [sp, #16]
  402054:	adrp	x19, 413000 <ferror@plt+0x12340>
  402058:	adrp	x20, 413000 <ferror@plt+0x12340>
  40205c:	ldr	x0, [x19, #320]
  402060:	ldr	x2, [x20, #2936]
  402064:	adrp	x1, 402000 <ferror@plt+0x1340>
  402068:	add	x1, x1, #0x5d1
  40206c:	mov	x29, sp
  402070:	bl	400cb0 <fprintf@plt>
  402074:	ldr	x0, [x19, #320]
  402078:	ldr	x2, [x20, #2936]
  40207c:	adrp	x1, 402000 <ferror@plt+0x1340>
  402080:	add	x1, x1, #0x600
  402084:	bl	400cb0 <fprintf@plt>
  402088:	ldr	x3, [x19, #320]
  40208c:	adrp	x0, 402000 <ferror@plt+0x1340>
  402090:	add	x0, x0, #0x647
  402094:	mov	w1, #0x9                   	// #9
  402098:	mov	w2, #0x1                   	// #1
  40209c:	bl	400c80 <fwrite@plt>
  4020a0:	ldr	x3, [x19, #320]
  4020a4:	adrp	x0, 402000 <ferror@plt+0x1340>
  4020a8:	add	x0, x0, #0x651
  4020ac:	mov	w1, #0x4f                  	// #79
  4020b0:	mov	w2, #0x1                   	// #1
  4020b4:	bl	400c80 <fwrite@plt>
  4020b8:	ldr	x3, [x19, #320]
  4020bc:	adrp	x0, 402000 <ferror@plt+0x1340>
  4020c0:	add	x0, x0, #0x6a1
  4020c4:	mov	w1, #0x4e                  	// #78
  4020c8:	mov	w2, #0x1                   	// #1
  4020cc:	bl	400c80 <fwrite@plt>
  4020d0:	ldr	x3, [x19, #320]
  4020d4:	adrp	x0, 402000 <ferror@plt+0x1340>
  4020d8:	add	x0, x0, #0x6f0
  4020dc:	mov	w1, #0x48                  	// #72
  4020e0:	mov	w2, #0x1                   	// #1
  4020e4:	bl	400c80 <fwrite@plt>
  4020e8:	ldr	x3, [x19, #320]
  4020ec:	adrp	x0, 402000 <ferror@plt+0x1340>
  4020f0:	add	x0, x0, #0x739
  4020f4:	mov	w1, #0x4d                  	// #77
  4020f8:	mov	w2, #0x1                   	// #1
  4020fc:	bl	400c80 <fwrite@plt>
  402100:	ldr	x3, [x19, #320]
  402104:	adrp	x0, 402000 <ferror@plt+0x1340>
  402108:	add	x0, x0, #0x787
  40210c:	mov	w1, #0x3a                  	// #58
  402110:	mov	w2, #0x1                   	// #1
  402114:	bl	400c80 <fwrite@plt>
  402118:	ldr	x3, [x19, #320]
  40211c:	adrp	x0, 402000 <ferror@plt+0x1340>
  402120:	add	x0, x0, #0x7c2
  402124:	mov	w1, #0x42                  	// #66
  402128:	mov	w2, #0x1                   	// #1
  40212c:	bl	400c80 <fwrite@plt>
  402130:	ldr	x3, [x19, #320]
  402134:	adrp	x0, 402000 <ferror@plt+0x1340>
  402138:	add	x0, x0, #0x805
  40213c:	mov	w1, #0x50                  	// #80
  402140:	mov	w2, #0x1                   	// #1
  402144:	bl	400c80 <fwrite@plt>
  402148:	ldr	x3, [x19, #320]
  40214c:	adrp	x0, 402000 <ferror@plt+0x1340>
  402150:	add	x0, x0, #0x856
  402154:	mov	w1, #0x24                  	// #36
  402158:	mov	w2, #0x1                   	// #1
  40215c:	bl	400c80 <fwrite@plt>
  402160:	ldr	x3, [x19, #320]
  402164:	adrp	x0, 402000 <ferror@plt+0x1340>
  402168:	add	x0, x0, #0x87b
  40216c:	mov	w1, #0x30                  	// #48
  402170:	mov	w2, #0x1                   	// #1
  402174:	bl	400c80 <fwrite@plt>
  402178:	ldr	x3, [x19, #320]
  40217c:	adrp	x0, 402000 <ferror@plt+0x1340>
  402180:	add	x0, x0, #0x8ac
  402184:	mov	w1, #0x29                  	// #41
  402188:	mov	w2, #0x1                   	// #1
  40218c:	bl	400c80 <fwrite@plt>
  402190:	ldr	x3, [x19, #320]
  402194:	adrp	x0, 402000 <ferror@plt+0x1340>
  402198:	add	x0, x0, #0x8d6
  40219c:	mov	w1, #0x3a                  	// #58
  4021a0:	mov	w2, #0x1                   	// #1
  4021a4:	bl	400c80 <fwrite@plt>
  4021a8:	ldr	x3, [x19, #320]
  4021ac:	adrp	x0, 402000 <ferror@plt+0x1340>
  4021b0:	add	x0, x0, #0x911
  4021b4:	mov	w1, #0x3a                  	// #58
  4021b8:	mov	w2, #0x1                   	// #1
  4021bc:	bl	400c80 <fwrite@plt>
  4021c0:	ldr	x3, [x19, #320]
  4021c4:	adrp	x0, 402000 <ferror@plt+0x1340>
  4021c8:	add	x0, x0, #0x94c
  4021cc:	mov	w1, #0x4b                  	// #75
  4021d0:	mov	w2, #0x1                   	// #1
  4021d4:	bl	400c80 <fwrite@plt>
  4021d8:	ldr	x3, [x19, #320]
  4021dc:	adrp	x0, 402000 <ferror@plt+0x1340>
  4021e0:	add	x0, x0, #0x998
  4021e4:	mov	w1, #0x4c                  	// #76
  4021e8:	mov	w2, #0x1                   	// #1
  4021ec:	bl	400c80 <fwrite@plt>
  4021f0:	ldr	x0, [x19, #320]
  4021f4:	adrp	x1, 402000 <ferror@plt+0x1340>
  4021f8:	adrp	x2, 402000 <ferror@plt+0x1340>
  4021fc:	adrp	x3, 402000 <ferror@plt+0x1340>
  402200:	add	x1, x1, #0x9e5
  402204:	add	x2, x2, #0xa21
  402208:	add	x3, x3, #0xa28
  40220c:	bl	400cb0 <fprintf@plt>
  402210:	ldr	x3, [x19, #320]
  402214:	adrp	x0, 402000 <ferror@plt+0x1340>
  402218:	add	x0, x0, #0xa36
  40221c:	mov	w1, #0x2c                  	// #44
  402220:	mov	w2, #0x1                   	// #1
  402224:	bl	400c80 <fwrite@plt>
  402228:	ldr	x0, [x19, #320]
  40222c:	adrp	x1, 402000 <ferror@plt+0x1340>
  402230:	adrp	x2, 413000 <ferror@plt+0x12340>
  402234:	adrp	x3, 413000 <ferror@plt+0x12340>
  402238:	add	x1, x1, #0xa63
  40223c:	add	x2, x2, #0xf0
  402240:	add	x3, x3, #0x160
  402244:	bl	400cb0 <fprintf@plt>
  402248:	mov	w0, #0x1                   	// #1
  40224c:	bl	400b30 <exit@plt>
  402250:	stp	x29, x30, [sp, #-32]!
  402254:	adrp	x8, 413000 <ferror@plt+0x12340>
  402258:	adrp	x9, 413000 <ferror@plt+0x12340>
  40225c:	ldr	x8, [x8, #320]
  402260:	ldr	x2, [x9, #2936]
  402264:	adrp	x1, 402000 <ferror@plt+0x1340>
  402268:	str	x19, [sp, #16]
  40226c:	mov	w19, w0
  402270:	add	x1, x1, #0x51f
  402274:	mov	x0, x8
  402278:	mov	x29, sp
  40227c:	bl	400cb0 <fprintf@plt>
  402280:	mov	x0, xzr
  402284:	bl	400b40 <perror@plt>
  402288:	mov	w0, w19
  40228c:	bl	400b30 <exit@plt>
  402290:	stp	x29, x30, [sp, #-48]!
  402294:	stp	x22, x21, [sp, #16]
  402298:	adrp	x21, 414000 <stdin@@GLIBC_2.17+0xeb0>
  40229c:	ldr	w8, [x21, #1432]
  4022a0:	stp	x20, x19, [sp, #32]
  4022a4:	mov	w20, w1
  4022a8:	mov	x19, x0
  4022ac:	mov	x29, sp
  4022b0:	cbnz	w1, 4022d8 <ferror@plt+0x1618>
  4022b4:	cmp	w8, #0x1
  4022b8:	b.ne	4022d8 <ferror@plt+0x1618>  // b.any
  4022bc:	adrp	x0, 413000 <ferror@plt+0x12340>
  4022c0:	adrp	x1, 413000 <ferror@plt+0x12340>
  4022c4:	add	x0, x0, #0xb80
  4022c8:	add	x1, x1, #0x161
  4022cc:	bl	400ca0 <strcpy@plt>
  4022d0:	ldr	w8, [x21, #1432]
  4022d4:	b	402344 <ferror@plt+0x1684>
  4022d8:	cbz	w20, 402344 <ferror@plt+0x1684>
  4022dc:	tbz	w20, #31, 4022e8 <ferror@plt+0x1628>
  4022e0:	sub	w8, w8, #0x1
  4022e4:	str	w8, [x21, #1432]
  4022e8:	cmp	w8, #0x2
  4022ec:	b.ne	40230c <ferror@plt+0x164c>  // b.any
  4022f0:	adrp	x0, 413000 <ferror@plt+0x12340>
  4022f4:	add	x0, x0, #0xb80
  4022f8:	mov	x1, x19
  4022fc:	bl	400b20 <fputs@plt>
  402300:	cmn	w0, #0x1
  402304:	b.eq	402384 <ferror@plt+0x16c4>  // b.none
  402308:	ldr	w8, [x21, #1432]
  40230c:	cmp	w8, #0x3
  402310:	b.lt	402330 <ferror@plt+0x1670>  // b.tstop
  402314:	adrp	x0, 402000 <ferror@plt+0x1340>
  402318:	add	x0, x0, #0xaad
  40231c:	mov	x1, x19
  402320:	bl	400b20 <fputs@plt>
  402324:	cmn	w0, #0x1
  402328:	b.eq	402384 <ferror@plt+0x16c4>  // b.none
  40232c:	ldr	w8, [x21, #1432]
  402330:	mov	w22, #0x1                   	// #1
  402334:	tbz	w20, #31, 402354 <ferror@plt+0x1694>
  402338:	cmp	w8, #0x1
  40233c:	b.lt	402370 <ferror@plt+0x16b0>  // b.tstop
  402340:	b	402354 <ferror@plt+0x1694>
  402344:	add	w9, w8, #0x1
  402348:	str	w9, [x21, #1432]
  40234c:	cbnz	w8, 402374 <ferror@plt+0x16b4>
  402350:	mov	w22, wzr
  402354:	adrp	x0, 413000 <ferror@plt+0x12340>
  402358:	add	x0, x0, #0x161
  40235c:	mov	x1, x19
  402360:	bl	400b20 <fputs@plt>
  402364:	cmn	w0, #0x1
  402368:	b.eq	402384 <ferror@plt+0x16c4>  // b.none
  40236c:	cbz	w22, 402374 <ferror@plt+0x16b4>
  402370:	str	wzr, [x21, #1432]
  402374:	ldp	x20, x19, [sp, #32]
  402378:	ldp	x22, x21, [sp, #16]
  40237c:	ldp	x29, x30, [sp], #48
  402380:	ret
  402384:	mov	w0, #0x3                   	// #3
  402388:	bl	402250 <ferror@plt+0x1590>
  40238c:	nop
  402390:	stp	x29, x30, [sp, #-64]!
  402394:	mov	x29, sp
  402398:	stp	x19, x20, [sp, #16]
  40239c:	adrp	x20, 412000 <ferror@plt+0x11340>
  4023a0:	add	x20, x20, #0xdf0
  4023a4:	stp	x21, x22, [sp, #32]
  4023a8:	adrp	x21, 412000 <ferror@plt+0x11340>
  4023ac:	add	x21, x21, #0xde8
  4023b0:	sub	x20, x20, x21
  4023b4:	mov	w22, w0
  4023b8:	stp	x23, x24, [sp, #48]
  4023bc:	mov	x23, x1
  4023c0:	mov	x24, x2
  4023c4:	bl	400ad8 <strtoul@plt-0x38>
  4023c8:	cmp	xzr, x20, asr #3
  4023cc:	b.eq	4023f8 <ferror@plt+0x1738>  // b.none
  4023d0:	asr	x20, x20, #3
  4023d4:	mov	x19, #0x0                   	// #0
  4023d8:	ldr	x3, [x21, x19, lsl #3]
  4023dc:	mov	x2, x24
  4023e0:	add	x19, x19, #0x1
  4023e4:	mov	x1, x23
  4023e8:	mov	w0, w22
  4023ec:	blr	x3
  4023f0:	cmp	x20, x19
  4023f4:	b.ne	4023d8 <ferror@plt+0x1718>  // b.any
  4023f8:	ldp	x19, x20, [sp, #16]
  4023fc:	ldp	x21, x22, [sp, #32]
  402400:	ldp	x23, x24, [sp, #48]
  402404:	ldp	x29, x30, [sp], #64
  402408:	ret
  40240c:	nop
  402410:	ret

Disassembly of section .fini:

0000000000402414 <.fini>:
  402414:	stp	x29, x30, [sp, #-16]!
  402418:	mov	x29, sp
  40241c:	ldp	x29, x30, [sp], #16
  402420:	ret
