{"adaptive analog biasing a robustness enhanced low power technique for analog baseband design": {"filter": "Header Section", "author": ["Zhenhua Wang"]}, "phase aware adaptive hardware selection for power efficient scientific computations": {"filter": "Header Section", "author": ["Konrad Malkowski", "Padma Raghavan", "Mahmut T. Kandemir", "Mary Jane Irwin"]}, "electromigration and voltage drop aware power grid optimization for power gated ics": {"filter": "Header Section", "author": ["Aida Todri", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"]}, "slope interconnect effort gate interconnect interdependentdelay model for cmos logic gates": {"filter": "Header Section", "author": ["Myeong-Eun Hwang", "Seong-Ook Jung", "Kaushik Roy"]}, "power efficient ldpc code decoder architecture": {"filter": "Header Section", "author": ["Kazunori Shimizu", "Nozomu Togawa", "Takeshi Ikenaga", "Satoshi Goto"]}, "signoff power methodology for contactless smartcards": {"filter": "Header Section", "author": ["Julien Mercier", "Christian Dufaza", "Mathieu Lisart"]}, "a methodology for analysis and verification of power gated circuits with correlated results": {"filter": "Header Section", "author": ["Aveek Sarkar", "Shen Lin", "Kai Wang"]}, "reducing cache energy consumption by tag encoding in embedded processors": {"filter": "Header Section", "author": ["Mingming Zhang", "Xiaotao Chang", "Ge Zhang"]}, "on reducing energy consumption by late inserting instructions into the issue queue": {"filter": "Header Section", "author": ["Enric Morancho", "Jose Maria Llaberia", "Angel Olive"]}, "on the latency energy and area of checkpointed superscalar register alias tables": {"filter": "Header Section", "author": ["Elham Safi", "Patrick Akl", "Andreas Moshovos", "Andreas G. Veneris", "Aggeliki Arapoyanni"]}, "power aware operand delivery": {"filter": "Header Section", "author": ["Erika Gunadi", "Mikko H. Lipasti"]}, "multicasting based topology generation and core mapping for a power efficient networks on chip": {"filter": "Header Section", "author": ["Balasubramanian Sethuraman", "Ranga Vemuri"]}, "an ilp based approach to reducing energy consumption in nocbased cmps": {"filter": "Header Section", "author": ["Ozcan Ozturk", "Mahmut T. Kandemir", "Seung Woo Son"]}, "reducing display power in dvs enabled handheld systems": {"filter": "Header Section", "author": ["Jung-Hi Min", "Hojung Cha"]}, "vt balancing and device sizing towards high yield of sub threshold static logic gates": {"filter": "Header Section", "author": ["Yu Pu", "Jose de Jesus Pineda de Gyvez", "Henk Corporaal", "Yajun Ha"]}, "a 65 nm pulsed latch with a single clocked transistor": {"filter": "Header Section", "author": ["Martin Saint-Laurent", "Baker Mohammad", "Paul Bassett"]}, "a low power cscd asynchronous viterbi decoder for wireless applications": {"filter": "Header Section", "author": ["Mohamed Kawokgy", "C. Andre T. Salama"]}}