Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec  5 21:07:51 2023
| Host         : DESKTOP-T2LGR09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rvfpgaboolean_timing_summary_routed.rpt -pb rvfpgaboolean_timing_summary_routed.pb -rpx rvfpgaboolean_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpgaboolean
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    5           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-14  Critical Warning  LUT on the clock tree                                             3           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       99          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         135         
LUTAR-1    Warning           LUT drives async reset alert                                      4           
SYNTH-10   Warning           Wide multiplier                                                   4           
SYNTH-15   Warning           Byte wide write enable not inferred                               16          
TIMING-16  Warning           Large setup violation                                             106         
TIMING-18  Warning           Missing input or output delay                                     7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (278)
5. checking no_input_delay (23)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: veerwolf/Pmod_Joystick/PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (278)
--------------------------------------------------
 There are 278 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.817    -1098.094                    106                44787        0.060        0.000                      0                44787        3.000        0.000                       0                 13316  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_div_cmt_hc_sr04/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_2              {0.000 7.812}        15.625          64.000          
  clkfbout_clk_wiz_2              {0.000 5.000}        10.000          100.000         
clk_div_cmt_vga/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0              {0.000 19.841}       39.683          25.200          
  clk_out2_clk_wiz_0              {0.000 3.968}        7.937           126.000         
  clkfbout_clk_wiz_0              {0.000 25.000}       50.000          20.000          
sys_clk_pin                       {0.000 5.000}        10.000          100.000         
  clk_core                        {0.000 40.000}       80.000          12.500          
  clkfb                           {0.000 5.000}        10.000          100.000         
tck_dmi                           {0.000 50.000}       100.000         10.000          
tck_dtmcs                         {0.000 50.000}       100.000         10.000          
tck_idcode                        {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_div_cmt_hc_sr04/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_2                    9.939        0.000                      0                  225        0.158        0.000                      0                  225        7.312        0.000                       0                   129  
  clkfbout_clk_wiz_2                                                                                                                                                                7.845        0.000                       0                     3  
clk_div_cmt_vga/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   27.085        0.000                      0                  369        0.157        0.000                      0                  369       18.861        0.000                       0                   287  
  clk_out2_clk_wiz_0                                                                                                                                                                5.781        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                               47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                         3.000        0.000                       0                     8  
  clk_core                             12.776        0.000                      0                33622        0.060        0.000                      0                33622       38.750        0.000                       0                 12755  
  clkfb                                                                                                                                                                             8.751        0.000                       0                     2  
tck_dmi                                98.504        0.000                      0                   31        0.169        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                              97.995        0.000                      0                   81        0.144        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                             98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_out1_clk_wiz_0      -13.817     -849.259                     73                   73        2.691        0.000                      0                   73  
clk_core            sys_clk_pin               0.854        0.000                      0                    7        1.616        0.000                      0                    7  
clk_out1_clk_wiz_2  clk_core                 -5.629       -5.629                      1                    1        0.151        0.000                      0                    1  
clk_out1_clk_wiz_0  clk_core                 -9.952     -243.206                     32                   32        0.606        0.000                      0                   32  
tck_dtmcs           clk_core                  7.606        0.000                      0                  290        0.077        0.000                      0                  290  
clk_core            tck_dtmcs                14.550        0.000                      0                   32        0.373        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                49.619        0.000                      0                10361        0.813        0.000                      0                10361  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_core                                
(none)              clk_out1_clk_wiz_2                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfb                                   
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_2                      
(none)              sys_clk_pin                             
(none)                                  clk_core            
(none)                                  clk_out1_clk_wiz_2  
(none)                                  tck_dmi             
(none)                                  tck_dtmcs           
(none)                                  tck_idcode          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_div_cmt_hc_sr04/inst/clk_in1
  To Clock:  clk_div_cmt_hc_sr04/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_cmt_hc_sr04/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div_cmt_hc_sr04/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        9.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.456ns (8.334%)  route 5.016ns (91.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[0]/Q
                         net (fo=2, routed)           5.016     3.157    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/p_2_in[1]
    SLICE_X61Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X61Y1          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[1]/C
                         clock pessimism              0.492    13.271    
                         clock uncertainty           -0.080    13.191    
    SLICE_X61Y1          FDRE (Setup_fdre_C_D)       -0.095    13.096    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             10.763ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.854ns (20.711%)  route 3.269ns (79.289%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 12.779 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/Q
                         net (fo=2, routed)           0.862    -0.997    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.124    -0.873 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5/O
                         net (fo=1, routed)           0.666    -0.207    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    -0.083 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=3, routed)           0.744     0.661    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.150     0.811 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.997     1.809    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.521    12.779    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[29]/C
                         clock pessimism              0.506    13.285    
                         clock uncertainty           -0.080    13.204    
    SLICE_X63Y7          FDRE (Setup_fdre_C_R)       -0.633    12.571    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 10.763    

Slack (MET) :             10.763ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.854ns (20.711%)  route 3.269ns (79.289%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 12.779 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/Q
                         net (fo=2, routed)           0.862    -0.997    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.124    -0.873 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5/O
                         net (fo=1, routed)           0.666    -0.207    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    -0.083 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=3, routed)           0.744     0.661    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.150     0.811 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.997     1.809    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.521    12.779    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]/C
                         clock pessimism              0.506    13.285    
                         clock uncertainty           -0.080    13.204    
    SLICE_X63Y7          FDRE (Setup_fdre_C_R)       -0.633    12.571    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 10.763    

Slack (MET) :             10.763ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.854ns (20.711%)  route 3.269ns (79.289%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 12.779 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/Q
                         net (fo=2, routed)           0.862    -0.997    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.124    -0.873 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5/O
                         net (fo=1, routed)           0.666    -0.207    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    -0.083 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=3, routed)           0.744     0.661    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.150     0.811 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.997     1.809    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.521    12.779    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[31]/C
                         clock pessimism              0.506    13.285    
                         clock uncertainty           -0.080    13.204    
    SLICE_X63Y7          FDRE (Setup_fdre_C_R)       -0.633    12.571    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 10.763    

Slack (MET) :             10.763ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.854ns (20.711%)  route 3.269ns (79.289%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 12.779 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/Q
                         net (fo=2, routed)           0.862    -0.997    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.124    -0.873 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5/O
                         net (fo=1, routed)           0.666    -0.207    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    -0.083 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=3, routed)           0.744     0.661    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.150     0.811 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.997     1.809    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.521    12.779    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[32]/C
                         clock pessimism              0.506    13.285    
                         clock uncertainty           -0.080    13.204    
    SLICE_X63Y7          FDRE (Setup_fdre_C_R)       -0.633    12.571    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                 10.763    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.854ns (21.431%)  route 3.131ns (78.569%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/Q
                         net (fo=2, routed)           0.862    -0.997    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.124    -0.873 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5/O
                         net (fo=1, routed)           0.666    -0.207    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    -0.083 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=3, routed)           0.744     0.661    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.150     0.811 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.859     1.670    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[25]/C
                         clock pessimism              0.506    13.286    
                         clock uncertainty           -0.080    13.205    
    SLICE_X63Y6          FDRE (Setup_fdre_C_R)       -0.633    12.572    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.854ns (21.431%)  route 3.131ns (78.569%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/Q
                         net (fo=2, routed)           0.862    -0.997    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.124    -0.873 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5/O
                         net (fo=1, routed)           0.666    -0.207    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    -0.083 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=3, routed)           0.744     0.661    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.150     0.811 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.859     1.670    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[26]/C
                         clock pessimism              0.506    13.286    
                         clock uncertainty           -0.080    13.205    
    SLICE_X63Y6          FDRE (Setup_fdre_C_R)       -0.633    12.572    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.854ns (21.431%)  route 3.131ns (78.569%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/Q
                         net (fo=2, routed)           0.862    -0.997    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.124    -0.873 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5/O
                         net (fo=1, routed)           0.666    -0.207    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    -0.083 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=3, routed)           0.744     0.661    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.150     0.811 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.859     1.670    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[27]/C
                         clock pessimism              0.506    13.286    
                         clock uncertainty           -0.080    13.205    
    SLICE_X63Y6          FDRE (Setup_fdre_C_R)       -0.633    12.572    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.854ns (21.431%)  route 3.131ns (78.569%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 12.780 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/Q
                         net (fo=2, routed)           0.862    -0.997    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.124    -0.873 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5/O
                         net (fo=1, routed)           0.666    -0.207    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    -0.083 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=3, routed)           0.744     0.661    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.150     0.811 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.859     1.670    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    12.780    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]/C
                         clock pessimism              0.506    13.286    
                         clock uncertainty           -0.080    13.205    
    SLICE_X63Y6          FDRE (Setup_fdre_C_R)       -0.633    12.572    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                          -1.670    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.920ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_clk_wiz_2 rise@15.625ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.854ns (21.523%)  route 3.114ns (78.477%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 12.781 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.858 f  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]/Q
                         net (fo=2, routed)           0.862    -0.997    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[22]
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.124    -0.873 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5/O
                         net (fo=1, routed)           0.666    -0.207    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_5_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I5_O)        0.124    -0.083 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3/O
                         net (fo=3, routed)           0.744     0.661    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_3_n_0
    SLICE_X64Y2          LUT4 (Prop_lut4_I3_O)        0.150     0.811 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.842     1.653    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.625    15.625 r  
    F14                  IBUF                         0.000    15.625 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    16.787    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     9.579 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.166    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.257 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.523    12.781    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[10]/C
                         clock pessimism              0.506    13.287    
                         clock uncertainty           -0.080    13.206    
    SLICE_X63Y2          FDRE (Setup_fdre_C_R)       -0.633    12.573    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -1.653    
  -------------------------------------------------------------------
                         slack                                 10.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.377%)  route 0.109ns (43.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.598    -0.806    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[12]/Q
                         net (fo=2, routed)           0.109    -0.556    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[12]
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]/C
                         clock pessimism              0.440    -0.790    
    SLICE_X64Y2          FDRE (Hold_fdre_C_D)         0.076    -0.714    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[24]/Q
                         net (fo=2, routed)           0.113    -0.553    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[24]
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]/C
                         clock pessimism              0.440    -0.791    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.078    -0.713    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[16]/Q
                         net (fo=2, routed)           0.113    -0.553    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[16]
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[16]/C
                         clock pessimism              0.440    -0.790    
    SLICE_X62Y2          FDRE (Hold_fdre_C_D)         0.072    -0.718    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[23]/Q
                         net (fo=2, routed)           0.122    -0.544    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[23]
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[23]/C
                         clock pessimism              0.440    -0.791    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.076    -0.715    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[15]/Q
                         net (fo=2, routed)           0.121    -0.545    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[15]
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[15]/C
                         clock pessimism              0.440    -0.790    
    SLICE_X62Y2          FDRE (Hold_fdre_C_D)         0.070    -0.720    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[27]/Q
                         net (fo=2, routed)           0.121    -0.545    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[27]
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[27]/C
                         clock pessimism              0.440    -0.791    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.070    -0.721    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[22]/Q
                         net (fo=2, routed)           0.122    -0.544    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[22]
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[22]/C
                         clock pessimism              0.440    -0.791    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.071    -0.720    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.417%)  route 0.128ns (47.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[21]/Q
                         net (fo=2, routed)           0.128    -0.538    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[21]
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y4          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[21]/C
                         clock pessimism              0.440    -0.791    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.075    -0.716    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.541    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[28]
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]/C
                         clock pessimism              0.440    -0.791    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.072    -0.719    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.596    -0.808    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.667 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]/Q
                         net (fo=2, routed)           0.128    -0.539    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[30]
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.868    -1.231    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y5          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[30]/C
                         clock pessimism              0.440    -0.791    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.071    -0.720    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y19   clk_div_cmt_hc_sr04/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y1      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X65Y5      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y1      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y1      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y1      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y1      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y3      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X65Y4      veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   clk_div_cmt_hc_sr04/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_cmt_vga/inst/clk_in1
  To Clock:  clk_div_cmt_vga/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_cmt_vga/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div_cmt_vga/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.085ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 1.598ns (13.623%)  route 10.132ns (86.377%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.857ns = ( 36.826 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625    -2.255    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/Q
                         net (fo=10, routed)          8.887     7.088    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[0]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.212 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry_i_8/O
                         net (fo=1, routed)           0.000     7.212    veerwolf/vgacon_wrapper/vgacon/dtg0_n_54
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.744    veerwolf/vgacon_wrapper/vgacon/row_iter4_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.901 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748     8.648    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329     8.977 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.498     9.475    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.441    36.826    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X56Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/C
                         clock pessimism              0.497    37.323    
                         clock uncertainty           -0.238    37.085    
    SLICE_X56Y26         FDRE (Setup_fdre_C_R)       -0.524    36.561    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.561    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 27.085    

Slack (MET) :             27.317ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.593ns  (logic 1.598ns (13.785%)  route 9.995ns (86.215%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 36.825 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625    -2.255    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/Q
                         net (fo=10, routed)          8.887     7.088    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[0]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.212 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry_i_8/O
                         net (fo=1, routed)           0.000     7.212    veerwolf/vgacon_wrapper/vgacon/dtg0_n_54
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.744    veerwolf/vgacon_wrapper/vgacon/row_iter4_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.901 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748     8.648    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329     8.977 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360     9.338    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440    36.825    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/C
                         clock pessimism              0.497    37.322    
                         clock uncertainty           -0.238    37.084    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429    36.655    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                 27.317    

Slack (MET) :             27.317ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.593ns  (logic 1.598ns (13.785%)  route 9.995ns (86.215%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 36.825 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625    -2.255    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/Q
                         net (fo=10, routed)          8.887     7.088    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[0]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.212 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry_i_8/O
                         net (fo=1, routed)           0.000     7.212    veerwolf/vgacon_wrapper/vgacon/dtg0_n_54
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.744    veerwolf/vgacon_wrapper/vgacon/row_iter4_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.901 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748     8.648    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329     8.977 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360     9.338    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440    36.825    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/C
                         clock pessimism              0.497    37.322    
                         clock uncertainty           -0.238    37.084    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429    36.655    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                 27.317    

Slack (MET) :             27.317ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.593ns  (logic 1.598ns (13.785%)  route 9.995ns (86.215%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 36.825 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625    -2.255    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/Q
                         net (fo=10, routed)          8.887     7.088    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[0]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.212 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry_i_8/O
                         net (fo=1, routed)           0.000     7.212    veerwolf/vgacon_wrapper/vgacon/dtg0_n_54
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.744    veerwolf/vgacon_wrapper/vgacon/row_iter4_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.901 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748     8.648    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329     8.977 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360     9.338    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440    36.825    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/C
                         clock pessimism              0.497    37.322    
                         clock uncertainty           -0.238    37.084    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429    36.655    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                 27.317    

Slack (MET) :             27.317ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.593ns  (logic 1.598ns (13.785%)  route 9.995ns (86.215%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 36.825 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625    -2.255    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/Q
                         net (fo=10, routed)          8.887     7.088    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[0]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.212 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry_i_8/O
                         net (fo=1, routed)           0.000     7.212    veerwolf/vgacon_wrapper/vgacon/dtg0_n_54
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.744    veerwolf/vgacon_wrapper/vgacon/row_iter4_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.901 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748     8.648    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329     8.977 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360     9.338    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440    36.825    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/C
                         clock pessimism              0.497    37.322    
                         clock uncertainty           -0.238    37.084    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429    36.655    veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                 27.317    

Slack (MET) :             27.317ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.593ns  (logic 1.598ns (13.785%)  route 9.995ns (86.215%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 36.825 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625    -2.255    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/Q
                         net (fo=10, routed)          8.887     7.088    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[0]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.212 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry_i_8/O
                         net (fo=1, routed)           0.000     7.212    veerwolf/vgacon_wrapper/vgacon/dtg0_n_54
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.744    veerwolf/vgacon_wrapper/vgacon/row_iter4_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.901 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748     8.648    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329     8.977 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360     9.338    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440    36.825    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/C
                         clock pessimism              0.497    37.322    
                         clock uncertainty           -0.238    37.084    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429    36.655    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                 27.317    

Slack (MET) :             27.317ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.593ns  (logic 1.598ns (13.785%)  route 9.995ns (86.215%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 36.825 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625    -2.255    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456    -1.799 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/Q
                         net (fo=10, routed)          8.887     7.088    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[0]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.212 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry_i_8/O
                         net (fo=1, routed)           0.000     7.212    veerwolf/vgacon_wrapper/vgacon/dtg0_n_54
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.744    veerwolf/vgacon_wrapper/vgacon/row_iter4_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.901 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748     8.648    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329     8.977 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360     9.338    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440    36.825    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/C
                         clock pessimism              0.497    37.322    
                         clock uncertainty           -0.238    37.084    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429    36.655    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                 27.317    

Slack (MET) :             27.694ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 0.828ns (7.169%)  route 10.721ns (92.831%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.788ns = ( 36.895 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.621    -2.259    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/Q
                         net (fo=8, routed)           7.865     6.062    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[11]
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.186 f  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_4/O
                         net (fo=4, routed)           0.962     7.148    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_4_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_5/O
                         net (fo=1, routed)           0.402     7.674    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_5_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.798 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_2/O
                         net (fo=33, routed)          1.492     9.290    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num0
    SLICE_X60Y29         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.510    36.895    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y29         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[28]/C
                         clock pessimism              0.497    37.392    
                         clock uncertainty           -0.238    37.154    
    SLICE_X60Y29         FDRE (Setup_fdre_C_CE)      -0.169    36.985    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[28]
  -------------------------------------------------------------------
                         required time                         36.985    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 27.694    

Slack (MET) :             27.694ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 0.828ns (7.169%)  route 10.721ns (92.831%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.788ns = ( 36.895 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.621    -2.259    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/Q
                         net (fo=8, routed)           7.865     6.062    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[11]
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.186 f  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_4/O
                         net (fo=4, routed)           0.962     7.148    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_4_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_5/O
                         net (fo=1, routed)           0.402     7.674    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_5_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.798 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_2/O
                         net (fo=33, routed)          1.492     9.290    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num0
    SLICE_X60Y29         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.510    36.895    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y29         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[29]/C
                         clock pessimism              0.497    37.392    
                         clock uncertainty           -0.238    37.154    
    SLICE_X60Y29         FDRE (Setup_fdre_C_CE)      -0.169    36.985    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[29]
  -------------------------------------------------------------------
                         required time                         36.985    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 27.694    

Slack (MET) :             27.694ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 0.828ns (7.169%)  route 10.721ns (92.831%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.788ns = ( 36.895 - 39.683 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.470ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.621    -2.259    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/Q
                         net (fo=8, routed)           7.865     6.062    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[11]
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.186 f  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_4/O
                         net (fo=4, routed)           0.962     7.148    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_4_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_5/O
                         net (fo=1, routed)           0.402     7.674    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_5_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.798 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_2/O
                         net (fo=33, routed)          1.492     9.290    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num0
    SLICE_X60Y29         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    F14                  IBUF                         0.000    39.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261    40.943    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    33.419 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    35.293    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.384 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.510    36.895    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y29         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[30]/C
                         clock pessimism              0.497    37.392    
                         clock uncertainty           -0.238    37.154    
    SLICE_X60Y29         FDRE (Setup_fdre_C_CE)      -0.169    36.985    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[30]
  -------------------------------------------------------------------
                         required time                         36.985    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 27.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encr/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.923%)  route 0.076ns (29.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.596    -0.777    vga_2_hdmi/encr/clk_out1
    SLICE_X0Y9           FDRE                                         r  vga_2_hdmi/encr/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  vga_2_hdmi/encr/vdin_q_reg[5]/Q
                         net (fo=7, routed)           0.076    -0.560    vga_2_hdmi/encr/p_0_in1_in
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.045    -0.515 r  vga_2_hdmi/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.515    vga_2_hdmi/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X1Y9           FDRE                                         r  vga_2_hdmi/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.867    -1.196    vga_2_hdmi/encr/clk_out1
    SLICE_X1Y9           FDRE                                         r  vga_2_hdmi/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.432    -0.764    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.092    -0.672    vga_2_hdmi/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encg/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.006%)  route 0.080ns (29.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.594    -0.779    vga_2_hdmi/encg/clk_out1
    SLICE_X5Y7           FDRE                                         r  vga_2_hdmi/encg/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.638 r  vga_2_hdmi/encg/n1d_reg[0]/Q
                         net (fo=4, routed)           0.080    -0.559    vga_2_hdmi/encg/n1d[0]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.045    -0.514 r  vga_2_hdmi/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.514    vga_2_hdmi/encg/q_m_1
    SLICE_X4Y7           FDRE                                         r  vga_2_hdmi/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.865    -1.198    vga_2_hdmi/encg/clk_out1
    SLICE_X4Y7           FDRE                                         r  vga_2_hdmi/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.432    -0.766    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.092    -0.674    vga_2_hdmi/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.596    -0.777    vga_2_hdmi/encr/clk_out1
    SLICE_X0Y8           FDRE                                         r  vga_2_hdmi/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  vga_2_hdmi/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.098    -0.538    vga_2_hdmi/encr/n1d[1]
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.045    -0.493 r  vga_2_hdmi/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.493    vga_2_hdmi/encr/q_m_1
    SLICE_X1Y8           FDRE                                         r  vga_2_hdmi/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.867    -1.196    vga_2_hdmi/encr/clk_out1
    SLICE_X1Y8           FDRE                                         r  vga_2_hdmi/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.432    -0.764    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.091    -0.673    vga_2_hdmi/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encg/adin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encg/adin_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.595    -0.778    vga_2_hdmi/encg/clk_out1
    SLICE_X2Y10          FDRE                                         r  vga_2_hdmi/encg/adin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.614 r  vga_2_hdmi/encg/adin_q_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.502    vga_2_hdmi/encg/adin_q_reg_n_0_[3]
    SLICE_X3Y11          FDRE                                         r  vga_2_hdmi/encg/adin_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.866    -1.197    vga_2_hdmi/encg/clk_out1
    SLICE_X3Y11          FDRE                                         r  vga_2_hdmi/encg/adin_reg_reg[3]/C
                         clock pessimism              0.435    -0.762    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.072    -0.690    vga_2_hdmi/encg/adin_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encg/adin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encg/adin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.595    -0.778    vga_2_hdmi/encg/clk_out1
    SLICE_X2Y10          FDRE                                         r  vga_2_hdmi/encg/adin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.614 r  vga_2_hdmi/encg/adin_q_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.502    vga_2_hdmi/encg/adin_q_reg_n_0_[0]
    SLICE_X3Y11          FDRE                                         r  vga_2_hdmi/encg/adin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.866    -1.197    vga_2_hdmi/encg/clk_out1
    SLICE_X3Y11          FDRE                                         r  vga_2_hdmi/encg/adin_reg_reg[0]/C
                         clock pessimism              0.435    -0.762    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.070    -0.692    vga_2_hdmi/encg/adin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encg/adin_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encg/adin_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.595    -0.778    vga_2_hdmi/encg/clk_out1
    SLICE_X2Y10          FDRE                                         r  vga_2_hdmi/encg/adin_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.614 r  vga_2_hdmi/encg/adin_q_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.502    vga_2_hdmi/encg/adin_q_reg_n_0_[2]
    SLICE_X3Y11          FDRE                                         r  vga_2_hdmi/encg/adin_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.866    -1.197    vga_2_hdmi/encg/clk_out1
    SLICE_X3Y11          FDRE                                         r  vga_2_hdmi/encg/adin_reg_reg[2]/C
                         clock pessimism              0.435    -0.762    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.070    -0.692    vga_2_hdmi/encg/adin_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encg/adin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encg/adin_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.595    -0.778    vga_2_hdmi/encg/clk_out1
    SLICE_X2Y10          FDRE                                         r  vga_2_hdmi/encg/adin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.614 r  vga_2_hdmi/encg/adin_q_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.502    vga_2_hdmi/encg/adin_q_reg_n_0_[1]
    SLICE_X3Y11          FDRE                                         r  vga_2_hdmi/encg/adin_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.866    -1.197    vga_2_hdmi/encg/clk_out1
    SLICE_X3Y11          FDRE                                         r  vga_2_hdmi/encg/adin_reg_reg[1]/C
                         clock pessimism              0.435    -0.762    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.066    -0.696    vga_2_hdmi/encg/adin_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encb/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.238%)  route 0.170ns (47.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.595    -0.778    vga_2_hdmi/encb/clk_out1
    SLICE_X4Y6           FDRE                                         r  vga_2_hdmi/encb/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  vga_2_hdmi/encb/n1d_reg[0]/Q
                         net (fo=4, routed)           0.170    -0.467    vga_2_hdmi/encb/n1d[0]
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.045    -0.422 r  vga_2_hdmi/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    vga_2_hdmi/encb/q_m_1
    SLICE_X2Y7           FDRE                                         r  vga_2_hdmi/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.867    -1.196    vga_2_hdmi/encb/clk_out1
    SLICE_X2Y7           FDRE                                         r  vga_2_hdmi/encb/q_m_reg_reg[1]/C
                         clock pessimism              0.456    -0.740    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.120    -0.620    vga_2_hdmi/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encb/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encb/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.120%)  route 0.152ns (51.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.597    -0.776    vga_2_hdmi/encb/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga_2_hdmi/encb/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.635 r  vga_2_hdmi/encb/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.152    -0.483    vga_2_hdmi/encb/vdin_q_reg_n_0_[0]
    SLICE_X1Y7           FDRE                                         r  vga_2_hdmi/encb/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.867    -1.196    vga_2_hdmi/encb/clk_out1
    SLICE_X1Y7           FDRE                                         r  vga_2_hdmi/encb/q_m_reg_reg[0]/C
                         clock pessimism              0.435    -0.761    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.070    -0.691    vga_2_hdmi/encb/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_2_hdmi/encb/ade_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_2_hdmi/encb/ade_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.472     0.472    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.528    -2.055 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -1.399    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.373 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.593    -0.780    vga_2_hdmi/encb/clk_out1
    SLICE_X2Y15          FDRE                                         r  vga_2_hdmi/encb/ade_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.616 r  vga_2_hdmi/encb/ade_q_reg/Q
                         net (fo=1, routed)           0.110    -0.506    vga_2_hdmi/encb/ade_q
    SLICE_X2Y15          FDRE                                         r  vga_2_hdmi/encb/ade_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.862    -1.201    vga_2_hdmi/encb/clk_out1
    SLICE_X2Y15          FDRE                                         r  vga_2_hdmi/encb/ade_reg_reg/C
                         clock pessimism              0.421    -0.780    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.063    -0.717    vga_2_hdmi/encb/ade_reg_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y16     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y14     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y18     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[3]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y15     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y19     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.683      37.107     RAMB18_X2Y17     veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y16   clk_div_cmt_vga/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y16     vga_2_hdmi/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y15     vga_2_hdmi/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.683      38.016     OLOGIC_X0Y24     vga_2_hdmi/serial_clk/oserdes_m/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y16      vga_2_hdmi/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y16      vga_2_hdmi/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y17      vga_2_hdmi/srldly_0/srl[0].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y17      vga_2_hdmi/srldly_0/srl[0].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[10].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[10].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[11].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[11].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[14].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[14].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y16      vga_2_hdmi/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y16      vga_2_hdmi/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y17      vga_2_hdmi/srldly_0/srl[0].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y17      vga_2_hdmi/srldly_0/srl[0].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[10].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[10].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[11].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[11].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[14].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.841      18.861     SLICE_X2Y10      vga_2_hdmi/srldly_0/srl[14].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.968 }
Period(ns):         7.937
Sources:            { clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.937       5.781      BUFGCTRL_X0Y17   clk_div_cmt_vga/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y16     vga_2_hdmi/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y15     vga_2_hdmi/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y24     vga_2_hdmi/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y23     vga_2_hdmi/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y22     vga_2_hdmi/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y21     vga_2_hdmi/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y26     vga_2_hdmi/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.937       6.270      OLOGIC_X0Y25     vga_2_hdmi/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.937       6.688      MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.937       205.423    MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y21   clk_div_cmt_vga/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y2  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X64Y83    CA_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X64Y83    CB_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X65Y66    CC_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X64Y83    CD_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X64Y83    CE_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X64Y83    CF_1_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X64Y83    CG_1_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CA_1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CA_1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CB_1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CB_1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y66    CC_1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y66    CC_1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CD_1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CD_1_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CA_1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CA_1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CB_1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CB_1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y66    CC_1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X65Y66    CC_1_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CD_1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X64Y83    CD_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.776ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        67.057ns  (logic 13.108ns (19.548%)  route 53.949ns (80.452%))
  Logic Levels:           69  (CARRY4=8 LUT2=6 LUT3=9 LUT4=8 LUT5=9 LUT6=29)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 85.774 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          1.748    66.894    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124    67.018 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.757    67.775    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124    67.899 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    67.899    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.477 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/O[2]
                         net (fo=47, routed)          1.442    69.919    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/O[1]
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.301    70.220 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_9__26/O
                         net (fo=1, routed)           0.000    70.220    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_9__26_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.733 f  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           1.019    71.752    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124    71.876 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__597/O
                         net (fo=2, routed)           0.810    72.686    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/sel_red1_3
    SLICE_X14Y36         LUT4 (Prop_lut4_I0_O)        0.124    72.810 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106/O
                         net (fo=1, routed)           0.303    73.113    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I1_O)        0.124    73.237 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__591/O
                         net (fo=1, routed)           0.000    73.237    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_2
    SLICE_X14Y37         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.449    85.775    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/clk_core_BUFG
    SLICE_X14Y37         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.231    86.005    
                         clock uncertainty           -0.074    85.931    
    SLICE_X14Y37         FDCE (Setup_fdce_C_D)        0.081    86.012    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         86.012    
                         arrival time                         -73.237    
  -------------------------------------------------------------------
                         slack                                 12.776    

Slack (MET) :             13.332ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.215ns  (logic 12.317ns (18.602%)  route 53.898ns (81.398%))
  Logic Levels:           66  (CARRY4=7 LUT2=6 LUT3=9 LUT4=7 LUT5=9 LUT6=28)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 85.774 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    67.158    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    67.282 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    68.705    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    68.829 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    68.829    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    69.365 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    70.050    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    70.363 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    70.796    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    70.920 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.475    72.395    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X40Y42         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.449    85.775    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X40Y42         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[9]/C
                         clock pessimism              0.231    86.005    
                         clock uncertainty           -0.074    85.931    
    SLICE_X40Y42         FDCE (Setup_fdce_C_CE)      -0.205    85.726    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         85.726    
                         arrival time                         -72.395    
  -------------------------------------------------------------------
                         slack                                 13.332    

Slack (MET) :             13.372ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.651ns  (logic 12.651ns (19.270%)  route 53.000ns (80.730%))
  Logic Levels:           67  (CARRY4=9 LUT2=6 LUT3=9 LUT4=7 LUT5=10 LUT6=26)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 85.820 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          1.748    66.894    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124    67.018 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.757    67.775    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124    67.899 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    67.899    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.432 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    68.432    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.549 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    68.549    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    68.872 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[1]
                         net (fo=6, routed)           1.408    70.280    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[1]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.334    70.614 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_3__2/O
                         net (fo=4, routed)           1.217    71.831    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1_3[6]
    RAMB18_X0Y17         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.495    85.820    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0/CLKBWRCLK
                         clock pessimism              0.231    86.051    
                         clock uncertainty           -0.074    85.977    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    85.203    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0
  -------------------------------------------------------------------
                         required time                         85.203    
                         arrival time                         -71.831    
  -------------------------------------------------------------------
                         slack                                 13.372    

Slack (MET) :             13.373ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.651ns  (logic 12.651ns (19.270%)  route 53.000ns (80.730%))
  Logic Levels:           67  (CARRY4=9 LUT2=6 LUT3=9 LUT4=7 LUT5=10 LUT6=26)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 85.821 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          1.748    66.894    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124    67.018 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.757    67.775    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124    67.899 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    67.899    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.432 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    68.432    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.549 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    68.549    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    68.872 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[1]
                         net (fo=6, routed)           1.408    70.280    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[1]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.334    70.614 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_3__2/O
                         net (fo=4, routed)           1.217    71.831    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1_3[6]
    RAMB18_X0Y17         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.496    85.821    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0/CLKARDCLK
                         clock pessimism              0.231    86.052    
                         clock uncertainty           -0.074    85.978    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    85.204    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_0
  -------------------------------------------------------------------
                         required time                         85.204    
                         arrival time                         -71.831    
  -------------------------------------------------------------------
                         slack                                 13.373    

Slack (MET) :             13.396ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.152ns  (logic 12.317ns (18.619%)  route 53.835ns (81.381%))
  Logic Levels:           66  (CARRY4=7 LUT2=6 LUT3=9 LUT4=7 LUT5=9 LUT6=28)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 85.775 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    67.158    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    67.282 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    68.705    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    68.829 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    68.829    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    69.365 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    70.050    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    70.363 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    70.796    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    70.920 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.412    72.332    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X40Y43         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.450    85.776    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X40Y43         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[14]/C
                         clock pessimism              0.231    86.006    
                         clock uncertainty           -0.074    85.932    
    SLICE_X40Y43         FDCE (Setup_fdce_C_CE)      -0.205    85.727    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         85.727    
                         arrival time                         -72.332    
  -------------------------------------------------------------------
                         slack                                 13.396    

Slack (MET) :             13.415ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.132ns  (logic 12.317ns (18.625%)  route 53.815ns (81.375%))
  Logic Levels:           66  (CARRY4=7 LUT2=6 LUT3=9 LUT4=7 LUT5=9 LUT6=28)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 85.775 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    67.158    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    67.282 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    68.705    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    68.829 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    68.829    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    69.365 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    70.050    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    70.363 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    70.796    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    70.920 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.392    72.312    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X43Y45         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.450    85.776    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X43Y45         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[37]/C
                         clock pessimism              0.231    86.006    
                         clock uncertainty           -0.074    85.932    
    SLICE_X43Y45         FDCE (Setup_fdce_C_CE)      -0.205    85.727    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[37]
  -------------------------------------------------------------------
                         required time                         85.727    
                         arrival time                         -72.312    
  -------------------------------------------------------------------
                         slack                                 13.415    

Slack (MET) :             13.415ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[38]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.132ns  (logic 12.317ns (18.625%)  route 53.815ns (81.375%))
  Logic Levels:           66  (CARRY4=7 LUT2=6 LUT3=9 LUT4=7 LUT5=9 LUT6=28)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 85.775 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    67.158    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    67.282 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    68.705    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    68.829 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    68.829    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    69.365 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    70.050    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    70.363 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    70.796    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    70.920 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.392    72.312    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X43Y45         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.450    85.776    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X43Y45         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[38]/C
                         clock pessimism              0.231    86.006    
                         clock uncertainty           -0.074    85.932    
    SLICE_X43Y45         FDCE (Setup_fdce_C_CE)      -0.205    85.727    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[38]
  -------------------------------------------------------------------
                         required time                         85.727    
                         arrival time                         -72.312    
  -------------------------------------------------------------------
                         slack                                 13.415    

Slack (MET) :             13.455ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.773ns  (logic 12.623ns (19.192%)  route 53.150ns (80.808%))
  Logic Levels:           67  (CARRY4=9 LUT2=6 LUT3=9 LUT4=7 LUT5=10 LUT6=26)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.817ns = ( 85.817 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          1.748    66.894    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124    67.018 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.757    67.775    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124    67.899 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    67.899    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.432 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    68.432    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.549 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    68.549    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    68.872 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[1]
                         net (fo=6, routed)           1.408    70.280    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[1]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.306    70.586 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_3/O
                         net (fo=4, routed)           1.367    71.953    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ADDRARDADDR[6]
    RAMB18_X1Y14         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.492    85.817    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1/CLKBWRCLK
                         clock pessimism              0.231    86.048    
                         clock uncertainty           -0.074    85.974    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    85.408    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         85.408    
                         arrival time                         -71.953    
  -------------------------------------------------------------------
                         slack                                 13.455    

Slack (MET) :             13.456ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.564ns  (logic 12.651ns (19.296%)  route 52.913ns (80.704%))
  Logic Levels:           67  (CARRY4=9 LUT2=6 LUT3=9 LUT4=7 LUT5=10 LUT6=26)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.817ns = ( 85.817 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          1.748    66.894    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124    67.018 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.757    67.775    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124    67.899 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    67.899    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.432 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    68.432    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.549 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    68.549    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    68.872 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[1]
                         net (fo=6, routed)           1.408    70.280    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[1]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.334    70.614 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_3__2/O
                         net (fo=4, routed)           1.130    71.744    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1_3[6]
    RAMB18_X1Y15         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.492    85.817    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1/CLKBWRCLK
                         clock pessimism              0.231    86.048    
                         clock uncertainty           -0.074    85.974    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    85.200    veerwolf/rvtop/mem/iccm.iccm/mem_bank[2].iccm.iccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         85.200    
                         arrival time                         -71.744    
  -------------------------------------------------------------------
                         slack                                 13.456    

Slack (MET) :             13.457ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        65.773ns  (logic 12.623ns (19.192%)  route 53.150ns (80.808%))
  Logic Levels:           67  (CARRY4=9 LUT2=6 LUT3=9 LUT4=7 LUT5=10 LUT6=26)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 85.819 - 80.000 ) 
    Source Clock Delay      (SCD):    6.180ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.624     6.180    veerwolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X58Y98         FDCE                                         r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDCE (Prop_fdce_C_Q)         0.456     6.636 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]/Q
                         net (fo=11, routed)          1.094     7.730    veerwolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[1]
    SLICE_X57Y103        LUT2 (Prop_lut2_I0_O)        0.153     7.883 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_1/O
                         net (fo=103, routed)         0.782     8.666    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_3
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.327     8.993 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___173_i_2/O
                         net (fo=123, routed)         0.896     9.889    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[2]_1
    SLICE_X57Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.013 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          1.366    11.378    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.124    11.502 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.564    13.066    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X32Y101        LUT2 (Prop_lut2_I0_O)        0.152    13.218 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2/O
                         net (fo=6, routed)           0.761    13.979    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_2_n_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I1_O)        0.332    14.311 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_1/O
                         net (fo=5, routed)           0.836    15.146    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___178_i_3_0
    SLICE_X29Y104        LUT2 (Prop_lut2_I0_O)        0.124    15.270 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___179_i_1/O
                         net (fo=3, routed)           0.418    15.688    veerwolf/rvtop/veer/ifu/aln_n_156
    SLICE_X29Y102        LUT2 (Prop_lut2_I0_O)        0.124    15.812 r  veerwolf/rvtop/veer/ifu/i___179/O
                         net (fo=3, routed)           0.555    16.367    veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___167_i_1_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.491 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.777    17.268    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.124    17.392 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.474    17.866    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.990 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           1.144    19.134    veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X51Y105        LUT6 (Prop_lut6_I5_O)        0.124    19.258 f  veerwolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.929    20.187    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.311 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.248    21.559    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X34Y109        LUT4 (Prop_lut4_I2_O)        0.150    21.709 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.440    22.149    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X34Y109        LUT5 (Prop_lut5_I4_O)        0.328    22.477 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.600    23.076    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    23.200 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.557    23.758    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.773    24.654    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X32Y105        LUT3 (Prop_lut3_I1_O)        0.150    24.804 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           1.642    26.446    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X33Y129        LUT6 (Prop_lut6_I1_O)        0.332    26.778 r  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    26.778    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.310 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.532    28.842    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    28.966 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.149    29.115    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.124    29.239 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           0.873    30.113    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124    30.237 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.905    31.141    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X29Y107        LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.722    32.987    veerwolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.150    33.137 r  veerwolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.695    33.833    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X7Y97          LUT6 (Prop_lut6_I1_O)        0.332    34.165 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.667    34.832    veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.152    34.984 f  veerwolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.197    36.180    veerwolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.332    36.512 f  veerwolf/rvtop/veer/exu/dout[31]_i_5__0/O
                         net (fo=116, routed)         1.055    37.567    veerwolf/rvtop/veer/exu/i0_rs1_bypass_en_d
    SLICE_X15Y92         LUT5 (Prop_lut5_I4_O)        0.124    37.691 r  veerwolf/rvtop/veer/exu/dout[16]_i_3__0/O
                         net (fo=3, routed)           1.030    38.721    veerwolf/rvtop/veer/exu/dout_reg[16]_3
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124    38.845 r  veerwolf/rvtop/veer/exu/dout[16]_i_1__1/O
                         net (fo=23, routed)          1.382    40.227    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[16]
    SLICE_X36Y116        LUT4 (Prop_lut4_I1_O)        0.150    40.377 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2/O
                         net (fo=1, routed)           0.759    41.136    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_13__2_n_0
    SLICE_X38Y113        LUT5 (Prop_lut5_I4_O)        0.326    41.462 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_5__3/O
                         net (fo=2, routed)           0.456    41.918    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[18]
    SLICE_X40Y112        LUT3 (Prop_lut3_I0_O)        0.124    42.042 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2/O
                         net (fo=1, routed)           0.000    42.042    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[18]_i_9__2_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.440 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    42.440    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.554 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.554    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.668 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.668    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.053 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    43.474    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    43.847 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    44.444    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    44.568 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    45.621    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    45.745 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    46.624    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    46.744 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    48.959    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    49.286 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    49.746    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    49.870 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    50.291    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    50.415 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    51.636    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    51.756 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    52.224    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    52.551 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    52.958    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    53.082 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    53.378    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    53.502 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    54.133    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    54.257 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    55.736    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    55.860 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    56.704    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    56.828 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    57.337    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    57.461 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    58.275    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    58.399 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    59.341    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    59.465 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    59.901    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    60.025 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    61.052    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    61.176 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    61.676    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    61.800 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    63.100    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    63.224 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    64.022    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    64.146 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    65.022    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    65.146 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          1.748    66.894    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124    67.018 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.757    67.775    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124    67.899 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    67.899    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.432 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    68.432    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.549 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    68.549    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    68.872 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___30_i_1__2/O[1]
                         net (fo=6, routed)           1.408    70.280    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]_1[1]
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.306    70.586 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_3/O
                         net (fo=4, routed)           1.367    71.953    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ADDRARDADDR[6]
    RAMB18_X1Y14         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.494    85.819    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism              0.231    86.050    
                         clock uncertainty           -0.074    85.976    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    85.410    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].iccm.iccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         85.410    
                         arrival time                         -71.953    
  -------------------------------------------------------------------
                         slack                                 13.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.689%)  route 0.254ns (64.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.565     1.811    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X37Y6          FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141     1.952 r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]/Q
                         net (fo=2, routed)           0.254     2.206    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][0]
    SLICE_X29Y4          FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.835     2.361    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X29Y4          FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][0]/C
                         clock pessimism             -0.285     2.076    
    SLICE_X29Y4          FDCE (Hold_fdce_C_D)         0.070     2.146    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][0]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[size][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.016%)  route 0.236ns (58.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.563     1.809    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X38Y10         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[size][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.164     1.973 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[size][1]/Q
                         net (fo=2, routed)           0.236     2.209    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[size_n_0_][1]
    SLICE_X35Y10         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.831     2.357    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X35Y10         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/C
                         clock pessimism             -0.285     2.072    
    SLICE_X35Y10         FDCE (Hold_fdce_C_D)         0.075     2.147    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.843%)  route 0.276ns (66.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.565     1.811    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X37Y6          FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141     1.952 r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][2]/Q
                         net (fo=2, routed)           0.276     2.228    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][2]
    SLICE_X30Y6          FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.834     2.360    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X30Y6          FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][2]/C
                         clock pessimism             -0.285     2.075    
    SLICE_X30Y6          FDCE (Hold_fdce_C_D)         0.086     2.161    veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][2]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ram/read_id_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ram/s_axi_rid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.927%)  route 0.209ns (62.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.563     1.809    ram/clk_core_BUFG
    SLICE_X36Y10         FDRE                                         r  ram/read_id_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.128     1.937 r  ram/read_id_reg_reg[4]/Q
                         net (fo=1, routed)           0.209     2.147    ram/read_id_reg[4]
    SLICE_X34Y7          FDRE                                         r  ram/s_axi_rid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.832     2.358    ram/clk_core_BUFG
    SLICE_X34Y7          FDRE                                         r  ram/s_axi_rid_reg_reg[4]/C
                         clock pessimism             -0.285     2.073    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.006     2.079    ram/s_axi_rid_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_addrff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dec/tlu/mdseac_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.817%)  route 0.191ns (43.183%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.597     1.843    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_addrff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X59Y49         FDCE                                         r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_addrff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.984 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_addrff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/Q
                         net (fo=6, routed)           0.191     2.175    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_state_ff/genblock.dffs/buf_addr[1]__0[14]
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.045     2.220 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_state_ff/genblock.dffs/dout[21]_i_3__20/O
                         net (fo=1, routed)           0.000     2.220    veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_state_ff/genblock.dffs/dout[21]_i_3__20_n_0
    SLICE_X59Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     2.285 r  veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_state_ff/genblock.dffs/dout_reg[21]_i_1__1/O
                         net (fo=1, routed)           0.000     2.285    veerwolf/rvtop/veer/dec/tlu/mdseac_ff/genblock.genblock.dff/genblock.dffs/lsu_imprecise_error_addr_any[21]
    SLICE_X59Y50         FDCE                                         r  veerwolf/rvtop/veer/dec/tlu/mdseac_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.861     2.387    veerwolf/rvtop/veer/dec/tlu/mdseac_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X59Y50         FDCE                                         r  veerwolf/rvtop/veer/dec/tlu/mdseac_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
                         clock pessimism             -0.280     2.107    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.105     2.212    veerwolf/rvtop/veer/dec/tlu/mdseac_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ram/read_size_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.784%)  route 0.203ns (47.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.562     1.808    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X35Y10         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.128     1.936 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][1]/Q
                         net (fo=1, routed)           0.203     2.139    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size_n_0_][1]
    SLICE_X36Y10         LUT5 (Prop_lut5_I3_O)        0.099     2.238 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/read_size_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.238    ram/read_size_reg_reg[1]_0[1]
    SLICE_X36Y10         FDRE                                         r  ram/read_size_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.832     2.358    ram/clk_core_BUFG
    SLICE_X36Y10         FDRE                                         r  ram/read_size_reg_reg[1]/C
                         clock pessimism             -0.285     2.073    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.092     2.165    ram/read_size_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.077%)  route 0.256ns (60.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.561     1.807    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X38Y13         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDCE (Prop_fdce_C_Q)         0.164     1.971 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][12]/Q
                         net (fo=3, routed)           0.256     2.227    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][12]
    SLICE_X34Y12         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.829     2.355    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X34Y12         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]/C
                         clock pessimism             -0.285     2.070    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.083     2.153    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][12]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.dma_data_ff/genblock.genblock.dff/genblock.dffs/dout_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.genblock.dff/genblock.dffs/dout_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.566     1.812    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.dma_data_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y49         FDCE                                         r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.dma_data_ff/genblock.genblock.dff/genblock.dffs/dout_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.dma_data_ff/genblock.genblock.dff/genblock.dffs/dout_reg[39]/Q
                         net (fo=2, routed)           0.243     2.196    veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[63]_1[7]
    SLICE_X33Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.241 r  veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout[39]_i_1__4/O
                         net (fo=1, routed)           0.000     2.241    veerwolf/rvtop/veer/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.genblock.dff/genblock.dffs/dout_reg[39]_2
    SLICE_X33Y50         FDCE                                         r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.genblock.dff/genblock.dffs/dout_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.828     2.355    veerwolf/rvtop/veer/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y50         FDCE                                         r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.genblock.dff/genblock.dffs/dout_reg[39]/C
                         clock pessimism             -0.280     2.075    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.091     2.166    veerwolf/rvtop/veer/dma_ctrl/GenFifo[1].fifo_data_dff/genblock.genblock.dff/genblock.dffs/dout_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ram/read_size_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.028%)  route 0.208ns (47.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.562     1.808    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X35Y10         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.128     1.936 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size][2]/Q
                         net (fo=2, routed)           0.208     2.145    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[size_n_0_][2]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.098     2.243 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/read_size_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.243    ram/read_size_reg_reg[1]_0[0]
    SLICE_X36Y10         FDRE                                         r  ram/read_size_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.832     2.358    ram/clk_core_BUFG
    SLICE_X36Y10         FDRE                                         r  ram/read_size_reg_reg[0]/C
                         clock pessimism             -0.285     2.073    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.091     2.164    ram/read_size_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.269%)  route 0.243ns (59.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.563     1.809    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X30Y11         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.164     1.973 r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]/Q
                         net (fo=2, routed)           0.243     2.216    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[addr][13]
    SLICE_X36Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.828     2.354    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X36Y15         FDCE                                         r  veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][13]/C
                         clock pessimism             -0.285     2.069    
    SLICE_X36Y15         FDCE (Hold_fdce_C_D)         0.066     2.135    veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][13]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y2     ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y5     ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y2     ram/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y3     ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X0Y1     ram/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y2     ram/mem_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X2Y5     ram/mem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y4     ram/mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y0     ram/mem_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y3     ram/mem_reg_4_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       80.000      80.000     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X42Y64    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X42Y64    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X46Y68    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X42Y64    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X42Y64    veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.504ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.478ns (38.004%)  route 0.780ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 102.877 - 100.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.570     3.140    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.478     3.618 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.780     4.397    tap/dmi[9]
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.517   102.877    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.290   103.167    
                         clock uncertainty           -0.035   103.131    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.230   102.901    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        102.901    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                 98.504    

Slack (MET) :             98.583ns  (required time - arrival time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.518ns (40.074%)  route 0.775ns (59.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 102.811 - 100.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.570     3.140    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.518     3.658 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.775     4.432    tap/dmi[16]
    SLICE_X9Y0           FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451   102.811    tap/dmi_tck
    SLICE_X9Y0           FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism              0.307   103.118    
                         clock uncertainty           -0.035   103.082    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)       -0.067   103.015    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                        103.015    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                 98.583    

Slack (MET) :             98.603ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.518ns (38.921%)  route 0.813ns (61.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 102.811 - 100.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.570     3.140    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.518     3.658 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.813     4.470    tap/dmi[17]
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451   102.811    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.329   103.140    
                         clock uncertainty           -0.035   103.104    
    SLICE_X8Y0           FDRE (Setup_fdre_C_D)       -0.031   103.073    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        103.073    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                 98.603    

Slack (MET) :             98.614ns  (required time - arrival time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.518ns (39.164%)  route 0.805ns (60.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 102.878 - 100.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.636     3.206    tap/dmi_tck
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518     3.724 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.805     4.528    tap/dmi[30]
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.518   102.878    tap/dmi_tck
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism              0.328   103.206    
                         clock uncertainty           -0.035   103.170    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.028   103.142    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                        103.142    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                 98.614    

Slack (MET) :             98.631ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.518ns (40.185%)  route 0.771ns (59.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 102.811 - 100.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.570     3.140    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.518     3.658 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.771     4.429    tap/dmi[18]
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451   102.811    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.329   103.140    
                         clock uncertainty           -0.035   103.104    
    SLICE_X8Y0           FDRE (Setup_fdre_C_D)       -0.045   103.059    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        103.059    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                 98.631    

Slack (MET) :             98.674ns  (required time - arrival time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.794%)  route 0.613ns (56.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 102.811 - 100.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.570     3.140    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.478     3.618 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.613     4.231    tap/dmi[14]
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451   102.811    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism              0.329   103.140    
                         clock uncertainty           -0.035   103.104    
    SLICE_X8Y1           FDRE (Setup_fdre_C_D)       -0.199   102.905    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                        102.905    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                 98.674    

Slack (MET) :             98.776ns  (required time - arrival time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.518ns (45.208%)  route 0.628ns (54.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 102.811 - 100.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.570     3.140    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.518     3.658 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.628     4.285    tap/dmi[12]
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451   102.811    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism              0.329   103.140    
                         clock uncertainty           -0.035   103.104    
    SLICE_X8Y1           FDRE (Setup_fdre_C_D)       -0.043   103.061    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                        103.061    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                 98.776    

Slack (MET) :             98.790ns  (required time - arrival time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.840%)  route 0.612ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 102.878 - 100.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.636     3.206    tap/dmi_tck
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518     3.724 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.612     4.336    tap/dmi[29]
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.518   102.878    tap/dmi_tck
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism              0.328   103.206    
                         clock uncertainty           -0.035   103.170    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.045   103.125    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                        103.125    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 98.790    

Slack (MET) :             98.792ns  (required time - arrival time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.365%)  route 0.624ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 102.878 - 100.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.636     3.206    tap/dmi_tck
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518     3.724 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.624     4.347    tap/dmi[28]
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.518   102.878    tap/dmi_tck
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism              0.328   103.206    
                         clock uncertainty           -0.035   103.170    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.031   103.139    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                        103.139    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 98.792    

Slack (MET) :             98.803ns  (required time - arrival time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.456ns (44.426%)  route 0.570ns (55.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 102.811 - 100.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.473     1.473    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.569 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.636     3.206    tap/dmi_tck
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     3.662 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.570     4.232    tap/dmi[21]
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268   101.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451   102.811    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism              0.290   103.101    
                         clock uncertainty           -0.035   103.065    
    SLICE_X8Y1           FDRE (Setup_fdre_C_D)       -0.030   103.035    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                        103.035    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                                 98.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDSE (Prop_fdse_C_Q)         0.141     1.323 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.110     1.433    tap/dmi[4]
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.348     1.198    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.066     1.264    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.567     1.156    tap/dmi_tck
    SLICE_X9Y0           FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.297 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.112     1.409    tap/dmi[15]
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.837     1.519    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.347     1.172    
    SLICE_X8Y1           FDRE (Hold_fdre_C_D)         0.060     1.232    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.323 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.116     1.439    tap/dmi[31]
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.865     1.547    tap/dmi_tck
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism             -0.348     1.199    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.063     1.262    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X6Y3           FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     1.346 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.112     1.458    tap/dmi[1]
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism             -0.348     1.198    
    SLICE_X7Y4           FDSE (Hold_fdse_C_D)         0.070     1.268    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.424%)  route 0.163ns (53.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.596     1.185    tap/dmi_tck
    SLICE_X3Y2           FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.326 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.163     1.488    tap/dmi[24]
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.865     1.547    tap/dmi_tck
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism             -0.327     1.220    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.070     1.290    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.567     1.156    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.320 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.110     1.430    tap/dmi[10]
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.837     1.519    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.363     1.156    
    SLICE_X8Y1           FDRE (Hold_fdre_C_D)         0.064     1.220    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.130%)  route 0.179ns (55.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.183    tap/dmi_tck
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.324 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.179     1.502    tap/dmi[26]
    SLICE_X3Y2           FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.549    tap/dmi_tck
    SLICE_X3Y2           FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism             -0.327     1.222    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.066     1.288    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.323 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.164     1.487    tap/dmi[7]
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.348     1.198    
    SLICE_X7Y4           FDSE (Hold_fdse_C_D)         0.072     1.270    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.487%)  route 0.114ns (43.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.567     1.156    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.148     1.304 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.114     1.418    tap/dmi[20]
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.837     1.519    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism             -0.347     1.172    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.009     1.181    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.563     0.563    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.589 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.593     1.182    tap/dmi_tck
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDSE (Prop_fdse_C_Q)         0.141     1.323 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.172     1.495    tap/dmi[6]
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.364     1.182    
    SLICE_X7Y4           FDSE (Hold_fdse_C_D)         0.070     1.252    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X7Y4     tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y1     tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y1     tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y1     tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y1     tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y1     tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y0     tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y0     tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X8Y0     tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y4     tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y4     tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y4     tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X7Y4     tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X8Y1     tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.995ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.667ns (32.497%)  route 1.386ns (67.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.049    tap/dtmcs_tck
    SLICE_X2Y24          FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     3.567 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.386     4.952    tap/dtmcs[34]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.149     5.101 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.101    tap/dtmcs[33]_i_2_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   102.746    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.268   103.014    
                         clock uncertainty           -0.035   102.979    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.118   103.097    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.097    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                 97.995    

Slack (MET) :             98.013ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.671ns (32.417%)  route 1.399ns (67.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 102.688 - 100.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.564     2.995    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.518     3.513 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           1.399     4.912    tap/dtmcs[4]
    SLICE_X8Y13          LUT3 (Prop_lut3_I2_O)        0.153     5.065 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     5.065    tap/dtmcs[3]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445   102.688    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.307   102.995    
                         clock uncertainty           -0.035   102.960    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)        0.118   103.078    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.078    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                 98.013    

Slack (MET) :             98.102ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.671ns (33.883%)  route 1.309ns (66.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.049    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     3.567 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           1.309     4.876    tap/dtmcs[32]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.153     5.029 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     5.029    tap/dtmcs[31]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   102.746    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.303   103.049    
                         clock uncertainty           -0.035   103.014    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.118   103.132    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.132    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                 98.102    

Slack (MET) :             98.104ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.716ns (37.854%)  route 1.175ns (62.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 102.754 - 100.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.628     3.059    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.419     3.478 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           1.175     4.653    tap/dtmcs[15]
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.297     4.950 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000     4.950    tap/dtmcs[14]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   102.754    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.305   103.059    
                         clock uncertainty           -0.035   103.024    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.031   103.055    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.055    
                         arrival time                          -4.950    
  -------------------------------------------------------------------
                         slack                                 98.104    

Slack (MET) :             98.115ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.518ns (28.452%)  route 1.303ns (71.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 102.745 - 100.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.564     2.995    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.518     3.513 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           1.303     4.815    tap/dtmcs[2]
    SLICE_X2Y24          FDRE                                         r  tap/dtmcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502   102.745    tap/dtmcs_tck
    SLICE_X2Y24          FDRE                                         r  tap/dtmcs_reg[1]/C
                         clock pessimism              0.268   103.013    
                         clock uncertainty           -0.035   102.978    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)       -0.047   102.931    tap/dtmcs_reg[1]
  -------------------------------------------------------------------
                         required time                        102.931    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                 98.115    

Slack (MET) :             98.151ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.456ns (27.540%)  route 1.200ns (72.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 102.682 - 100.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.623     3.054    tap/dtmcs_tck
    SLICE_X4Y19          FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     3.510 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           1.200     4.710    tap/dtmcs[22]
    SLICE_X8Y19          FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.439   102.682    tap/dtmcs_tck
    SLICE_X8Y19          FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism              0.268   102.950    
                         clock uncertainty           -0.035   102.915    
    SLICE_X8Y19          FDRE (Setup_fdre_C_D)       -0.054   102.861    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                        102.861    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                 98.151    

Slack (MET) :             98.177ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.602ns (32.028%)  route 1.278ns (67.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.622     3.053    tap/dtmcs_tck
    SLICE_X5Y20          FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     3.509 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           1.278     4.786    tap/dtmcs[26]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.146     4.932 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     4.932    tap/dtmcs[25]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   102.746    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.281   103.027    
                         clock uncertainty           -0.035   102.992    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.118   103.110    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.110    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                 98.177    

Slack (MET) :             98.180ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.670ns (35.223%)  route 1.232ns (64.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.049    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.518     3.567 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           1.232     4.799    tap/dtmcs[30]
    SLICE_X6Y22          LUT3 (Prop_lut3_I2_O)        0.152     4.951 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     4.951    tap/dtmcs[29]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   102.746    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.303   103.049    
                         clock uncertainty           -0.035   103.014    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.118   103.132    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        103.132    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                 98.180    

Slack (MET) :             98.270ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.604ns (35.327%)  route 1.106ns (64.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 102.688 - 100.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.628     3.059    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     3.515 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           1.106     4.621    tap/dtmcs[10]
    SLICE_X14Y14         LUT3 (Prop_lut3_I2_O)        0.148     4.769 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     4.769    tap/dtmcs[9]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445   102.688    tap/dtmcs_tck
    SLICE_X14Y14         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.268   102.956    
                         clock uncertainty           -0.035   102.921    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.118   103.039    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        103.039    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                 98.270    

Slack (MET) :             98.300ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.668ns (39.062%)  route 1.042ns (60.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 102.751 - 100.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334     1.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.049    tap/dtmcs_tck
    SLICE_X2Y24          FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     3.567 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           1.042     4.609    tap/dtmcs[1]
    SLICE_X0Y29          LUT3 (Prop_lut3_I0_O)        0.150     4.759 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     4.759    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.508   102.751    tap/dtmcs_tck
    SLICE_X0Y29          FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism              0.268   103.019    
                         clock uncertainty           -0.035   102.984    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.075   103.059    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                        103.059    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                 98.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.114    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.255 r  tap/dtmcs_reg[12]/Q
                         net (fo=2, routed)           0.063     1.318    tap/dtmcs[12]
    SLICE_X5Y15          FDRE                                         r  tap/dtmcs_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.465    tap/dtmcs_tck
    SLICE_X5Y15          FDRE                                         r  tap/dtmcs_r_reg[12]/C
                         clock pessimism             -0.338     1.127    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.047     1.174    tap/dtmcs_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.146%)  route 0.060ns (26.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.087    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.251 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           0.060     1.311    tap/dtmcs[20]
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.438    tap/dtmcs_tck
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[20]/C
                         clock pessimism             -0.338     1.100    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.047     1.147    tap/dtmcs_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.584     1.109    tap/dtmcs_tck
    SLICE_X5Y20          FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.250 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.111     1.362    tap/dtmcs[26]
    SLICE_X7Y21          FDRE                                         r  tap/dtmcs_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.852     1.459    tap/dtmcs_tck
    SLICE_X7Y21          FDRE                                         r  tap/dtmcs_r_reg[26]/C
                         clock pessimism             -0.337     1.122    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.070     1.192    tap/dtmcs_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.697%)  route 0.099ns (41.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.114    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.255 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.099     1.354    tap/dtmcs[10]
    SLICE_X5Y15          FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.465    tap/dtmcs_tck
    SLICE_X5Y15          FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.338     1.127    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.057     1.184    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.583     1.108    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.148     1.256 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           0.059     1.315    tap/dtmcs[33]
    SLICE_X7Y22          FDRE                                         r  tap/dtmcs_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.851     1.458    tap/dtmcs_tck
    SLICE_X7Y22          FDRE                                         r  tap/dtmcs_r_reg[33]/C
                         clock pessimism             -0.337     1.121    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.018     1.139    tap/dtmcs_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.087    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.148     1.235 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.059     1.294    tap/dtmcs[5]
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.438    tap/dtmcs_tck
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism             -0.338     1.100    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.018     1.118    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.114    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.255 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           0.130     1.386    tap/dtmcs[16]
    SLICE_X5Y15          FDRE                                         r  tap/dtmcs_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.465    tap/dtmcs_tck
    SLICE_X5Y15          FDRE                                         r  tap/dtmcs_r_reg[16]/C
                         clock pessimism             -0.338     1.127    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.076     1.203    tap/dtmcs_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.087    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.148     1.235 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.073     1.308    tap/dtmcs[3]
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.438    tap/dtmcs_tck
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[3]/C
                         clock pessimism             -0.338     1.100    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.022     1.122    tap/dtmcs_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.087    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.251 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.094     1.345    tap/dtmcs[18]
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.438    tap/dtmcs_tck
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism             -0.338     1.100    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.057     1.157    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.499     0.499    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.525 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.087    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.148     1.235 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           0.074     1.309    tap/dtmcs[21]
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.438    tap/dtmcs_tck
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[21]/C
                         clock pessimism             -0.338     1.100    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.018     1.118    tap/dtmcs_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y29    tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y15    tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y15    tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y15    tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y15    tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y15    tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y15    tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y15    tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y15    tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y29    tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y29    tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y29    tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y29    tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y15    tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.046ns = ( 101.046 - 100.000 ) 
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.233     1.233    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.456     1.689 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.213    tap/idcode[0]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.124     2.337 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.337    tap/idcode[0]_i_1_n_0
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.046   101.046    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.187   101.233    
                         clock uncertainty           -0.035   101.198    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.029   101.227    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.227    
                         arrival time                          -2.337    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.465     0.465    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     0.606 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.793    tap/idcode[0]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.838 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.838    tap/idcode[0]_i_1_n_0
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.544     0.544    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.079     0.465    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.091     0.556    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y31  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y31  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y31  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y31  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y31  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_out1_clk_wiz_0

Setup :           73  Failing Endpoints,  Worst Slack      -13.817ns,  Total Violation     -849.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.817ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.987ns  (logic 1.524ns (38.225%)  route 2.463ns (61.775%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.857ns = ( 4957.461 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.109ns = ( 4966.109 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.553  4966.109    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  4966.565 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/Q
                         net (fo=9, routed)           0.633  4967.198    veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg_n_0_[13]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.124  4967.322 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0_i_5/O
                         net (fo=4, routed)           0.585  4967.907    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.124  4968.031 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000  4968.031    veerwolf/vgacon_wrapper/vgacon/dtg0_n_11
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491  4968.522 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748  4969.270    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329  4969.599 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.498  4970.097    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.441  4957.460    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X56Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]/C
                         clock pessimism              0.000  4957.460    
                         clock uncertainty           -0.658  4956.802    
    SLICE_X56Y26         FDRE (Setup_fdre_C_R)       -0.524  4956.278    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[2]
  -------------------------------------------------------------------
                         required time                       4956.279    
                         arrival time                       -4970.096    
  -------------------------------------------------------------------
                         slack                                -13.817    

Slack (VIOLATED) :        -13.586ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.849ns  (logic 1.524ns (39.591%)  route 2.325ns (60.409%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 4957.460 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.109ns = ( 4966.109 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.553  4966.109    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  4966.565 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/Q
                         net (fo=9, routed)           0.633  4967.198    veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg_n_0_[13]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.124  4967.322 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0_i_5/O
                         net (fo=4, routed)           0.585  4967.907    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.124  4968.031 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000  4968.031    veerwolf/vgacon_wrapper/vgacon/dtg0_n_11
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491  4968.522 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748  4969.270    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329  4969.599 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360  4969.959    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440  4957.459    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]/C
                         clock pessimism              0.000  4957.459    
                         clock uncertainty           -0.658  4956.801    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429  4956.372    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[0]
  -------------------------------------------------------------------
                         required time                       4956.373    
                         arrival time                       -4969.958    
  -------------------------------------------------------------------
                         slack                                -13.586    

Slack (VIOLATED) :        -13.586ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.849ns  (logic 1.524ns (39.591%)  route 2.325ns (60.409%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 4957.460 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.109ns = ( 4966.109 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.553  4966.109    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  4966.565 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/Q
                         net (fo=9, routed)           0.633  4967.198    veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg_n_0_[13]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.124  4967.322 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0_i_5/O
                         net (fo=4, routed)           0.585  4967.907    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.124  4968.031 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000  4968.031    veerwolf/vgacon_wrapper/vgacon/dtg0_n_11
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491  4968.522 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748  4969.270    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329  4969.599 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360  4969.959    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440  4957.459    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]/C
                         clock pessimism              0.000  4957.459    
                         clock uncertainty           -0.658  4956.801    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429  4956.372    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[1]
  -------------------------------------------------------------------
                         required time                       4956.373    
                         arrival time                       -4969.958    
  -------------------------------------------------------------------
                         slack                                -13.586    

Slack (VIOLATED) :        -13.586ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.849ns  (logic 1.524ns (39.591%)  route 2.325ns (60.409%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 4957.460 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.109ns = ( 4966.109 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.553  4966.109    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  4966.565 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/Q
                         net (fo=9, routed)           0.633  4967.198    veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg_n_0_[13]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.124  4967.322 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0_i_5/O
                         net (fo=4, routed)           0.585  4967.907    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.124  4968.031 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000  4968.031    veerwolf/vgacon_wrapper/vgacon/dtg0_n_11
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491  4968.522 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748  4969.270    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329  4969.599 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360  4969.959    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440  4957.459    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]/C
                         clock pessimism              0.000  4957.459    
                         clock uncertainty           -0.658  4956.801    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429  4956.372    veerwolf/vgacon_wrapper/vgacon/col_iter_reg[2]
  -------------------------------------------------------------------
                         required time                       4956.373    
                         arrival time                       -4969.958    
  -------------------------------------------------------------------
                         slack                                -13.586    

Slack (VIOLATED) :        -13.586ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.849ns  (logic 1.524ns (39.591%)  route 2.325ns (60.409%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 4957.460 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.109ns = ( 4966.109 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.553  4966.109    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  4966.565 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/Q
                         net (fo=9, routed)           0.633  4967.198    veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg_n_0_[13]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.124  4967.322 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0_i_5/O
                         net (fo=4, routed)           0.585  4967.907    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.124  4968.031 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000  4968.031    veerwolf/vgacon_wrapper/vgacon/dtg0_n_11
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491  4968.522 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748  4969.270    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329  4969.599 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360  4969.959    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440  4957.459    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]/C
                         clock pessimism              0.000  4957.459    
                         clock uncertainty           -0.658  4956.801    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429  4956.372    veerwolf/vgacon_wrapper/vgacon/o_vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                       4956.373    
                         arrival time                       -4969.958    
  -------------------------------------------------------------------
                         slack                                -13.586    

Slack (VIOLATED) :        -13.586ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.849ns  (logic 1.524ns (39.591%)  route 2.325ns (60.409%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 4957.460 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.109ns = ( 4966.109 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.553  4966.109    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  4966.565 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/Q
                         net (fo=9, routed)           0.633  4967.198    veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg_n_0_[13]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.124  4967.322 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0_i_5/O
                         net (fo=4, routed)           0.585  4967.907    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.124  4968.031 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000  4968.031    veerwolf/vgacon_wrapper/vgacon/dtg0_n_11
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491  4968.522 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748  4969.270    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329  4969.599 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360  4969.959    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440  4957.459    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]/C
                         clock pessimism              0.000  4957.459    
                         clock uncertainty           -0.658  4956.801    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429  4956.372    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[0]
  -------------------------------------------------------------------
                         required time                       4956.373    
                         arrival time                       -4969.958    
  -------------------------------------------------------------------
                         slack                                -13.586    

Slack (VIOLATED) :        -13.586ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.849ns  (logic 1.524ns (39.591%)  route 2.325ns (60.409%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 4957.460 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.109ns = ( 4966.109 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.553  4966.109    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456  4966.565 f  veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg[13]/Q
                         net (fo=9, routed)           0.633  4967.198    veerwolf/vgacon_wrapper/vgacon/init_row_col_pos_reg_n_0_[13]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.124  4967.322 r  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0_i_5/O
                         net (fo=4, routed)           0.585  4967.907    veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0
    SLICE_X57Y24         LUT6 (Prop_lut6_I1_O)        0.124  4968.031 r  veerwolf/vgacon_wrapper/vgacon/dtg0/row_iter4_carry__0_i_3/O
                         net (fo=1, routed)           0.000  4968.031    veerwolf/vgacon_wrapper/vgacon/dtg0_n_11
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491  4968.522 f  veerwolf/vgacon_wrapper/vgacon/row_iter4_carry__0/CO[1]
                         net (fo=1, routed)           0.748  4969.270    veerwolf/vgacon_wrapper/vgacon/row_iter4__5
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.329  4969.599 r  veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1/O
                         net (fo=7, routed)           0.360  4969.959    veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.440  4957.459    veerwolf/vgacon_wrapper/vgacon/clk_out1
    SLICE_X55Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]/C
                         clock pessimism              0.000  4957.459    
                         clock uncertainty           -0.658  4956.801    
    SLICE_X55Y26         FDRE (Setup_fdre_C_R)       -0.429  4956.372    veerwolf/vgacon_wrapper/vgacon/row_iter_reg[1]
  -------------------------------------------------------------------
                         required time                       4956.373    
                         arrival time                       -4969.958    
  -------------------------------------------------------------------
                         slack                                -13.586    

Slack (VIOLATED) :        -12.606ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.326ns  (logic 0.828ns (24.897%)  route 2.498ns (75.103%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -8.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 4957.540 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.193ns = ( 4966.193 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.637  4966.193    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y40         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.456  4966.649 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/Q
                         net (fo=21, routed)          1.058  4967.707    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_4
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124  4967.831 f  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_2/O
                         net (fo=1, routed)           0.643  4968.475    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_2_n_0
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.124  4968.599 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_1/O
                         net (fo=2, routed)           0.796  4969.395    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_1_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I0_O)        0.124  4969.519 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][3]_i_1/O
                         net (fo=1, routed)           0.000  4969.519    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][3]_i_1_n_0
    SLICE_X59Y41         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.520  4957.540    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X59Y41         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/C
                         clock pessimism              0.000  4957.540    
                         clock uncertainty           -0.658  4956.881    
    SLICE_X59Y41         FDRE (Setup_fdre_C_D)        0.031  4956.912    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]
  -------------------------------------------------------------------
                         required time                       4956.913    
                         arrival time                       -4969.519    
  -------------------------------------------------------------------
                         slack                                -12.606    

Slack (VIOLATED) :        -12.552ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.018%)  route 2.493ns (77.982%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -8.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 4957.540 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.193ns = ( 4966.193 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.637  4966.193    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y40         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.456  4966.649 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[2]/Q
                         net (fo=21, routed)          1.058  4967.707    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_4
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124  4967.831 f  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_2/O
                         net (fo=1, routed)           0.643  4968.475    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_2_n_0
    SLICE_X59Y42         LUT3 (Prop_lut3_I2_O)        0.124  4968.599 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_1/O
                         net (fo=2, routed)           0.792  4969.391    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][2]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.520  4957.540    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X59Y42         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][2]/C
                         clock pessimism              0.000  4957.540    
                         clock uncertainty           -0.658  4956.881    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)       -0.043  4956.838    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][2]
  -------------------------------------------------------------------
                         required time                       4956.839    
                         arrival time                       -4969.390    
  -------------------------------------------------------------------
                         slack                                -12.552    

Slack (VIOLATED) :        -12.056ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.318ns  (clk_out1_clk_wiz_0 rise@4960.318ns - clk_core rise@4960.000ns)
  Data Path Delay:        2.772ns  (logic 0.842ns (30.372%)  route 1.930ns (69.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.779ns = ( 4957.539 - 4960.318 ) 
    Source Clock Delay      (SCD):    6.193ns = ( 4966.193 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                   4960.000  4960.000 r  
    F14                                               0.000  4960.000 r  clk (IN)
                         net (fo=0)                   0.000  4960.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458  4961.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253  4962.711    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088  4962.799 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660  4964.459    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  4964.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.637  4966.193    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y40         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.419  4966.612 f  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[7]/Q
                         net (fo=13, routed)          1.134  4967.746    veerwolf/vgacon_wrapper/vgacon/char_rom/ascii_data_buff[0]
    SLICE_X58Y38         LUT5 (Prop_lut5_I2_O)        0.299  4968.044 f  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][4]_i_2/O
                         net (fo=1, routed)           0.796  4968.841    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][4]_i_2_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124  4968.965 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][4]_i_1/O
                         net (fo=1, routed)           0.000  4968.965    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][4]_i_1_n_0
    SLICE_X58Y39         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4960.318  4960.318 r  
    F14                  IBUF                         0.000  4960.318 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261  4961.579    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524  4954.054 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874  4955.928    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4956.019 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.519  4957.539    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X58Y39         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][4]/C
                         clock pessimism              0.000  4957.539    
                         clock uncertainty           -0.658  4956.880    
    SLICE_X58Y39         FDRE (Setup_fdre_C_D)        0.029  4956.909    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][4]
  -------------------------------------------------------------------
                         required time                       4956.910    
                         arrival time                       -4968.966    
  -------------------------------------------------------------------
                         slack                                -12.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.691ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.982%)  route 0.193ns (48.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.198ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X60Y42         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     2.005 f  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[4]/Q
                         net (fo=20, routed)          0.193     2.198    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_2
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.243 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][3]_i_1/O
                         net (fo=1, routed)           0.000     2.243    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][3]_i_1_n_0
    SLICE_X59Y41         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.865    -1.198    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X59Y41         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]/C
                         clock pessimism              0.000    -1.198    
                         clock uncertainty            0.658    -0.540    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.092    -0.448    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.704ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.381%)  route 0.359ns (68.619%))
  Logic Levels:           0  
  Clock Path Skew:        -3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X60Y42         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     2.005 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[3]/Q
                         net (fo=19, routed)          0.359     2.364    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_3
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.704ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.381%)  route 0.359ns (68.619%))
  Logic Levels:           0  
  Clock Path Skew:        -3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X60Y42         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     2.005 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[3]/Q
                         net (fo=19, routed)          0.359     2.364    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_3
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.710ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.034%)  route 0.364ns (68.966%))
  Logic Levels:           0  
  Clock Path Skew:        -3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X60Y42         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     2.005 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[4]/Q
                         net (fo=20, routed)          0.364     2.370    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_2
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.710ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.034%)  route 0.364ns (68.966%))
  Logic Levels:           0  
  Clock Path Skew:        -3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X60Y42         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     2.005 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[4]/Q
                         net (fo=20, routed)          0.364     2.370    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_2
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.720ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.180%)  route 0.398ns (73.820%))
  Logic Levels:           0  
  Clock Path Skew:        -3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y40         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/Q
                         net (fo=13, routed)          0.398     2.380    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_1
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y16         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.180%)  route 0.398ns (73.820%))
  Logic Levels:           0  
  Clock Path Skew:        -3.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y40         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/Q
                         net (fo=13, routed)          0.398     2.380    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_1
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.881    -1.182    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y17         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]/CLKARDCLK
                         clock pessimism              0.000    -1.182    
                         clock uncertainty            0.658    -0.524    
    RAMB18_X2Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.341    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.723ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.324%)  route 0.275ns (59.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y40         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[5]/Q
                         net (fo=13, routed)          0.275     2.257    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_1
    SLICE_X60Y38         LUT3 (Prop_lut3_I0_O)        0.045     2.302 r  veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][6]_i_1/O
                         net (fo=1, routed)           0.000     2.302    veerwolf/vgacon_wrapper/vgacon/char_rom/data[1][6]_i_1_n_0
    SLICE_X60Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.864    -1.199    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    SLICE_X60Y38         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][6]/C
                         clock pessimism              0.000    -1.199    
                         clock uncertainty            0.658    -0.541    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.121    -0.420    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.728ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.912%)  route 0.403ns (74.088%))
  Logic Levels:           0  
  Clock Path Skew:        -3.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y40         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/Q
                         net (fo=21, routed)          0.403     2.385    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_6
    RAMB18_X2Y14         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.879    -1.184    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y14         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]/CLKARDCLK
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.658    -0.526    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.343    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.728ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.912%)  route 0.403ns (74.088%))
  Logic Levels:           0  
  Clock Path Skew:        -3.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.595     1.841    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X58Y40         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  veerwolf/vgacon_wrapper/vgacon/ascii_data_buff_reg[0]/Q
                         net (fo=21, routed)          0.403     2.385    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[5]_6
    RAMB18_X2Y15         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517     0.517    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.319    -2.802 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -2.092    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.063 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         0.879    -1.184    veerwolf/vgacon_wrapper/vgacon/char_rom/clk_out1
    RAMB18_X2Y15         RAMB18E1                                     r  veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]/CLKARDCLK
                         clock pessimism              0.000    -1.184    
                         clock uncertainty            0.658    -0.526    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.343    veerwolf/vgacon_wrapper/vgacon/char_rom/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  2.728    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.096ns (16.791%)  route 5.431ns (83.209%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 13.721 - 10.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.635     6.191    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X62Y35         FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.456     6.647 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.233     7.881    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.005 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     8.005    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X58Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.222 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           2.771    10.992    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.299    11.291 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CC_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.427    12.719    CC_OBUF
    SLICE_X65Y66         FDRE                                         r  CC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.333    13.721    clk_IBUF
    SLICE_X65Y66         FDRE                                         r  CC_1_reg/C
                         clock pessimism              0.070    13.791    
                         clock uncertainty           -0.152    13.639    
    SLICE_X65Y66         FDRE (Setup_fdre_C_D)       -0.067    13.572    CC_1_reg
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CF_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.096ns (18.096%)  route 4.961ns (81.904%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 13.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.635     6.191    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X62Y35         FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.456     6.647 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.233     7.881    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.005 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     8.005    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X58Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.222 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           2.941    11.162    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X64Y83         LUT4 (Prop_lut4_I2_O)        0.299    11.461 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CF_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.787    12.248    CF_OBUF
    SLICE_X64Y83         FDRE                                         r  CF_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.240    13.628    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CF_1_reg/C
                         clock pessimism              0.070    13.698    
                         clock uncertainty           -0.152    13.546    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.030    13.516    CF_1_reg
  -------------------------------------------------------------------
                         required time                         13.516    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CD_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.125ns (19.939%)  route 4.517ns (80.061%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 13.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.635     6.191    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X62Y35         FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.456     6.647 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.233     7.881    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.005 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     8.005    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X58Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.222 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           2.771    10.992    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.328    11.320 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CD_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.513    11.834    CD_OBUF
    SLICE_X64Y83         FDRE                                         r  CD_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.240    13.628    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CD_1_reg/C
                         clock pessimism              0.070    13.698    
                         clock uncertainty           -0.152    13.546    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.248    13.298    CD_1_reg
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CA_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 1.096ns (19.206%)  route 4.611ns (80.794%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 13.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.635     6.191    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X62Y35         FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.456     6.647 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.233     7.881    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.005 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     8.005    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X58Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.222 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           2.795    11.017    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.299    11.316 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.582    11.898    CA_OBUF
    SLICE_X64Y83         FDRE                                         r  CA_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.240    13.628    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CA_1_reg/C
                         clock pessimism              0.070    13.698    
                         clock uncertainty           -0.152    13.546    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.031    13.515    CA_1_reg
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CG_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.249ns (22.812%)  route 4.226ns (77.188%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 13.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.566     6.122    veerwolf/syscon/clk_core_BUFG
    SLICE_X57Y34         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.419     6.541 r  veerwolf/syscon/Digits_Reg_reg[30]/Q
                         net (fo=1, routed)           1.071     7.612    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[30]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.297     7.909 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     7.909    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9_n_0
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     8.123 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           2.754    10.878    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.319    11.197 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CG_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.401    11.598    CG_OBUF
    SLICE_X64Y83         FDRE                                         r  CG_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.240    13.628    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CG_1_reg/C
                         clock pessimism              0.070    13.698    
                         clock uncertainty           -0.152    13.546    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.217    13.329    CG_1_reg
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CE_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.124ns (20.953%)  route 4.240ns (79.047%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 13.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.191ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.635     6.191    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X62Y35         FDCE                                         r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.456     6.647 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[16]/Q
                         net (fo=17, routed)          1.233     7.881    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[1]
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.005 f  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     8.005    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X58Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.222 f  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           2.795    11.017    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X65Y83         LUT4 (Prop_lut4_I1_O)        0.327    11.344 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CE_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.212    11.556    CE_OBUF
    SLICE_X64Y83         FDRE                                         r  CE_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.240    13.628    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CE_1_reg/C
                         clock pessimism              0.070    13.698    
                         clock uncertainty           -0.152    13.546    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.236    13.310    CE_1_reg
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CB_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.227ns (22.929%)  route 4.124ns (77.071%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -2.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 13.628 - 10.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.566     6.122    veerwolf/syscon/clk_core_BUFG
    SLICE_X57Y34         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.419     6.541 r  veerwolf/syscon/Digits_Reg_reg[30]/Q
                         net (fo=1, routed)           1.071     7.612    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[30]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.297     7.909 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     7.909    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_9_n_0
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I1_O)      0.214     8.123 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           2.754    10.878    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.297    11.175 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CB_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.299    11.474    CB_OBUF
    SLICE_X64Y83         FDRE                                         r  CB_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.240    13.628    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CB_1_reg/C
                         clock pessimism              0.070    13.698    
                         clock uncertainty           -0.152    13.546    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.026    13.520    CB_1_reg
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  2.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.616ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CE_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.360ns (24.545%)  route 1.107ns (75.455%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.592     1.838    veerwolf/syscon/clk_core_BUFG
    SLICE_X61Y34         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  veerwolf/syscon/Digits_Reg_reg[14]/Q
                         net (fo=1, routed)           0.054     2.033    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[14]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.078    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     2.140 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.974     3.115    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.112     3.227 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CE_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.078     3.305    CE_OBUF
    SLICE_X64Y83         FDRE                                         r  CE_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.314     1.728    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CE_1_reg/C
                         clock pessimism             -0.188     1.541    
                         clock uncertainty            0.152     1.693    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)        -0.004     1.689    CE_1_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.661ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CA_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.356ns (22.603%)  route 1.219ns (77.397%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.592     1.838    veerwolf/syscon/clk_core_BUFG
    SLICE_X61Y34         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  veerwolf/syscon/Digits_Reg_reg[14]/Q
                         net (fo=1, routed)           0.054     2.033    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[14]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.078    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     2.140 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.974     3.115    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X65Y83         LUT4 (Prop_lut4_I1_O)        0.108     3.223 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.190     3.413    CA_OBUF
    SLICE_X64Y83         FDRE                                         r  CA_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.314     1.728    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CA_1_reg/C
                         clock pessimism             -0.188     1.541    
                         clock uncertainty            0.152     1.693    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.059     1.752    CA_1_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CB_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.356ns (21.861%)  route 1.272ns (78.139%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.592     1.838    veerwolf/syscon/clk_core_BUFG
    SLICE_X61Y34         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  veerwolf/syscon/Digits_Reg_reg[14]/Q
                         net (fo=1, routed)           0.054     2.033    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[14]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.078    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     2.140 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.114     3.255    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.108     3.363 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CB_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.104     3.467    CB_OBUF
    SLICE_X64Y83         FDRE                                         r  CB_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.314     1.728    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CB_1_reg/C
                         clock pessimism             -0.188     1.541    
                         clock uncertainty            0.152     1.693    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.085     1.778    CB_1_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CD_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.362ns (23.193%)  route 1.199ns (76.807%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.592     1.838    veerwolf/syscon/clk_core_BUFG
    SLICE_X61Y34         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  veerwolf/syscon/Digits_Reg_reg[14]/Q
                         net (fo=1, routed)           0.054     2.033    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[14]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.078    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     2.140 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.954     3.095    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X65Y83         LUT4 (Prop_lut4_I1_O)        0.114     3.209 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CD_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.190     3.399    CD_OBUF
    SLICE_X64Y83         FDRE                                         r  CD_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.314     1.728    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CD_1_reg/C
                         clock pessimism             -0.188     1.541    
                         clock uncertainty            0.152     1.693    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.011     1.704    CD_1_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.809ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CG_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.355ns (21.369%)  route 1.306ns (78.631%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.592     1.838    veerwolf/syscon/clk_core_BUFG
    SLICE_X61Y34         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  veerwolf/syscon/Digits_Reg_reg[14]/Q
                         net (fo=1, routed)           0.054     2.033    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[14]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.078    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     2.140 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.114     3.255    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.107     3.362 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CG_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.138     3.500    CG_OBUF
    SLICE_X64Y83         FDRE                                         r  CG_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.314     1.728    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CG_1_reg/C
                         clock pessimism             -0.188     1.541    
                         clock uncertainty            0.152     1.693    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)        -0.002     1.691    CG_1_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CF_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.356ns (18.676%)  route 1.550ns (81.324%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.592     1.838    veerwolf/syscon/clk_core_BUFG
    SLICE_X61Y34         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  veerwolf/syscon/Digits_Reg_reg[14]/Q
                         net (fo=1, routed)           0.054     2.033    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[14]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.078    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     2.140 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           1.112     3.253    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X64Y83         LUT4 (Prop_lut4_I1_O)        0.108     3.361 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CF_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.384     3.744    CF_OBUF
    SLICE_X64Y83         FDRE                                         r  CF_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.314     1.728    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CF_1_reg/C
                         clock pessimism             -0.188     1.541    
                         clock uncertainty            0.152     1.693    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.053     1.746    CF_1_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.063ns  (arrival time - required time)
  Source:                 veerwolf/syscon/Digits_Reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CC_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.356ns (17.599%)  route 1.667ns (82.401%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.592     1.838    veerwolf/syscon/clk_core_BUFG
    SLICE_X61Y34         FDRE                                         r  veerwolf/syscon/Digits_Reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  veerwolf/syscon/Digits_Reg_reg[14]/Q
                         net (fo=1, routed)           0.054     2.033    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[14]
    SLICE_X60Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.078 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.078    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_8_n_0
    SLICE_X60Y34         MUXF7 (Prop_muxf7_I0_O)      0.062     2.140 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.954     3.095    veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[2]
    SLICE_X65Y83         LUT4 (Prop_lut4_I3_O)        0.108     3.203 r  veerwolf/syscon/SegDispl_Ctr/counter20/i_counter/CC_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.658     3.861    CC_OBUF
    SLICE_X65Y66         FDRE                                         r  CC_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.349     1.763    clk_IBUF
    SLICE_X65Y66         FDRE                                         r  CC_1_reg/C
                         clock pessimism             -0.188     1.575    
                         clock uncertainty            0.152     1.728    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.070     1.798    CC_1_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  2.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_core

Setup :            1  Failing Endpoint ,  Worst Slack       -5.629ns,  Total Violation       -5.629ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.629ns  (required time - arrival time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_core rise@1360.000ns - clk_out1_clk_wiz_2 rise@1359.375ns)
  Data Path Delay:        14.224ns  (logic 0.839ns (5.898%)  route 13.385ns (94.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.846ns = ( 1365.847 - 1360.000 ) 
    Source Clock Delay      (SCD):    -2.314ns = ( 1357.061 - 1359.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                   1359.375  1359.375 r  
    F14                  IBUF                         0.000  1359.375 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233  1360.608    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950  1353.658 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1355.324    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096  1355.420 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640  1357.060    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.419  1357.479 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[4]/Q
                         net (fo=2, routed)           8.829  1366.308    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/p_2_in[5]
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.296  1366.604 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/o_wb_dat[1]_i_3/O
                         net (fo=1, routed)           4.556  1371.161    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04_n_3
    SLICE_X60Y3          LUT5 (Prop_lut5_I1_O)        0.124  1371.285 r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat[1]_i_1/O
                         net (fo=1, routed)           0.000  1371.285    veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat[1]_i_1_n_0
    SLICE_X60Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   1360.000  1360.000 r  
    F14                                               0.000  1360.000 r  clk (IN)
                         net (fo=0)                   0.000  1360.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  1361.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  1362.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  1362.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  1364.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1364.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.521  1365.846    veerwolf/pmodD_wrapper/pmod_D_con/clk_core_BUFG
    SLICE_X60Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/C
                         clock pessimism              0.000  1365.846    
                         clock uncertainty           -0.267  1365.579    
    SLICE_X60Y3          FDRE (Setup_fdre_C_D)        0.077  1365.656    veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]
  -------------------------------------------------------------------
                         required time                       1365.656    
                         arrival time                       -1371.285    
  -------------------------------------------------------------------
                         slack                                 -5.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 0.567ns (5.792%)  route 9.222ns (94.208%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        9.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.195ns
    Source Clock Delay      (SCD):    -2.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.126ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.367    -2.478 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/status_filter_reg[3]/Q
                         net (fo=2, routed)           5.345     2.867    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/p_2_in[4]
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.100     2.967 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/o_wb_dat[1]_i_3/O
                         net (fo=1, routed)           3.876     6.844    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04_n_3
    SLICE_X60Y3          LUT5 (Prop_lut5_I1_O)        0.100     6.944 r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat[1]_i_1/O
                         net (fo=1, routed)           0.000     6.944    veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat[1]_i_1_n_0
    SLICE_X60Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.639     6.195    veerwolf/pmodD_wrapper/pmod_D_con/clk_core_BUFG
    SLICE_X60Y3          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]/C
                         clock pessimism              0.000     6.195    
                         clock uncertainty            0.267     6.463    
    SLICE_X60Y3          FDRE (Hold_fdre_C_D)         0.330     6.793    veerwolf/pmodD_wrapper/pmod_D_con/o_wb_dat_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.793    
                         arrival time                           6.944    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_core

Setup :           32  Failing Endpoints,  Worst Slack       -9.952ns,  Total Violation     -243.206ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.952ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.732ns  (logic 0.642ns (3.621%)  route 17.090ns (96.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 5045.833 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.259ns = ( 5037.424 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.621  5037.424    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.518  5037.942 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[5]/Q
                         net (fo=2, routed)          17.090  5055.031    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[5]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124  5055.155 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[5]_i_1/O
                         net (fo=1, routed)           0.000  5055.155    veerwolf/vgacon_wrapper/vgacon/dtg0_n_101
    SLICE_X59Y22         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.507  5045.832    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y22         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]/C
                         clock pessimism              0.000  5045.832    
                         clock uncertainty           -0.658  5045.174    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.029  5045.203    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[5]
  -------------------------------------------------------------------
                         required time                       5045.203    
                         arrival time                       -5055.155    
  -------------------------------------------------------------------
                         slack                                 -9.952    

Slack (VIOLATED) :        -9.682ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.523ns  (logic 0.642ns (3.664%)  route 16.881ns (96.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 5045.832 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.321ns = ( 5037.362 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.559  5037.362    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X56Y28         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518  5037.880 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[7]/Q
                         net (fo=10, routed)         16.881  5054.761    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[7]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.124  5054.885 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[19]_i_1/O
                         net (fo=1, routed)           0.000  5054.885    veerwolf/vgacon_wrapper/vgacon/dtg0_n_87
    SLICE_X61Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.506  5045.831    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X61Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[19]/C
                         clock pessimism              0.000  5045.831    
                         clock uncertainty           -0.658  5045.173    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.029  5045.202    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[19]
  -------------------------------------------------------------------
                         required time                       5045.202    
                         arrival time                       -5054.885    
  -------------------------------------------------------------------
                         slack                                 -9.682    

Slack (VIOLATED) :        -9.440ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.220ns  (logic 0.642ns (3.728%)  route 16.578ns (96.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 5045.832 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.261ns = ( 5037.422 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.619  5037.422    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518  5037.940 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[10]/Q
                         net (fo=2, routed)          16.578  5054.518    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[10]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.124  5054.642 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[10]_i_1/O
                         net (fo=1, routed)           0.000  5054.642    veerwolf/vgacon_wrapper/vgacon/dtg0_n_96
    SLICE_X59Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.506  5045.831    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[10]/C
                         clock pessimism              0.000  5045.831    
                         clock uncertainty           -0.658  5045.173    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.029  5045.202    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[10]
  -------------------------------------------------------------------
                         required time                       5045.202    
                         arrival time                       -5054.642    
  -------------------------------------------------------------------
                         slack                                 -9.440    

Slack (VIOLATED) :        -9.319ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.099ns  (logic 0.642ns (3.755%)  route 16.457ns (96.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 5045.830 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.261ns = ( 5037.422 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.619  5037.422    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518  5037.940 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[9]/Q
                         net (fo=2, routed)          16.457  5054.397    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[9]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124  5054.521 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[9]_i_1/O
                         net (fo=1, routed)           0.000  5054.521    veerwolf/vgacon_wrapper/vgacon/dtg0_n_97
    SLICE_X61Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.504  5045.829    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X61Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[9]/C
                         clock pessimism              0.000  5045.829    
                         clock uncertainty           -0.658  5045.171    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.031  5045.202    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[9]
  -------------------------------------------------------------------
                         required time                       5045.202    
                         arrival time                       -5054.521    
  -------------------------------------------------------------------
                         slack                                 -9.319    

Slack (VIOLATED) :        -9.316ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        17.095ns  (logic 0.642ns (3.756%)  route 16.453ns (96.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 5045.830 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.261ns = ( 5037.422 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.619  5037.422    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y25         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518  5037.940 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[13]/Q
                         net (fo=2, routed)          16.453  5054.393    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[13]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124  5054.517 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[13]_i_1/O
                         net (fo=1, routed)           0.000  5054.517    veerwolf/vgacon_wrapper/vgacon/dtg0_n_93
    SLICE_X61Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.504  5045.829    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X61Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[13]/C
                         clock pessimism              0.000  5045.829    
                         clock uncertainty           -0.658  5045.171    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.029  5045.200    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[13]
  -------------------------------------------------------------------
                         required time                       5045.200    
                         arrival time                       -5054.516    
  -------------------------------------------------------------------
                         slack                                 -9.316    

Slack (VIOLATED) :        -9.208ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        16.877ns  (logic 0.518ns (3.069%)  route 16.359ns (96.931%))
  Logic Levels:           0  
  Clock Path Skew:        8.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 5045.835 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.255ns = ( 5037.428 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625  5037.428    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y28         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518  5037.946 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[26]/Q
                         net (fo=2, routed)          16.359  5054.305    veerwolf/vgacon_wrapper/vgacon/pix_num_reg[26]
    SLICE_X63Y28         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.510  5045.835    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X63Y28         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[26]/C
                         clock pessimism              0.000  5045.835    
                         clock uncertainty           -0.658  5045.177    
    SLICE_X63Y28         FDRE (Setup_fdre_C_D)       -0.081  5045.096    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[26]
  -------------------------------------------------------------------
                         required time                       5045.096    
                         arrival time                       -5054.304    
  -------------------------------------------------------------------
                         slack                                 -9.208    

Slack (VIOLATED) :        -8.999ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        16.823ns  (logic 0.668ns (3.971%)  route 16.155ns (96.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 5045.832 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.258ns = ( 5037.425 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.622  5037.425    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y27         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.518  5037.943 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[20]/Q
                         net (fo=2, routed)          16.155  5054.098    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[20]
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.150  5054.248 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[20]_i_1/O
                         net (fo=1, routed)           0.000  5054.248    veerwolf/vgacon_wrapper/vgacon/dtg0_n_86
    SLICE_X59Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.506  5045.831    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]/C
                         clock pessimism              0.000  5045.831    
                         clock uncertainty           -0.658  5045.173    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.075  5045.248    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]
  -------------------------------------------------------------------
                         required time                       5045.248    
                         arrival time                       -5054.247    
  -------------------------------------------------------------------
                         slack                                 -8.999    

Slack (VIOLATED) :        -8.958ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        16.645ns  (logic 0.518ns (3.112%)  route 16.127ns (96.888%))
  Logic Levels:           0  
  Clock Path Skew:        8.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 5045.835 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.254ns = ( 5037.429 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.626  5037.429    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y29         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518  5037.947 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[29]/Q
                         net (fo=2, routed)          16.127  5054.074    veerwolf/vgacon_wrapper/vgacon/pix_num_reg[29]
    SLICE_X63Y28         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.510  5045.835    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X63Y28         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[29]/C
                         clock pessimism              0.000  5045.835    
                         clock uncertainty           -0.658  5045.177    
    SLICE_X63Y28         FDRE (Setup_fdre_C_D)       -0.061  5045.116    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[29]
  -------------------------------------------------------------------
                         required time                       5045.116    
                         arrival time                       -5054.074    
  -------------------------------------------------------------------
                         slack                                 -8.958    

Slack (VIOLATED) :        -8.937ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        16.776ns  (logic 0.642ns (3.827%)  route 16.134ns (96.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 5045.830 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.320ns = ( 5037.363 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.560  5037.363    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X56Y29         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518  5037.881 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[9]/Q
                         net (fo=10, routed)         16.134  5054.015    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[9]
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.124  5054.139 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[21]_i_1/O
                         net (fo=1, routed)           0.000  5054.139    veerwolf/vgacon_wrapper/vgacon/dtg0_n_85
    SLICE_X61Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.504  5045.829    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X61Y24         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[21]/C
                         clock pessimism              0.000  5045.829    
                         clock uncertainty           -0.658  5045.171    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.031  5045.202    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[21]
  -------------------------------------------------------------------
                         required time                       5045.202    
                         arrival time                       -5054.139    
  -------------------------------------------------------------------
                         slack                                 -8.937    

Slack (VIOLATED) :        -8.619ns  (required time - arrival time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.317ns  (clk_core rise@5040.000ns - clk_out1_clk_wiz_0 rise@5039.683ns)
  Data Path Delay:        16.329ns  (logic 0.580ns (3.552%)  route 15.749ns (96.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 5045.767 - 5040.000 ) 
    Source Clock Delay      (SCD):    -2.255ns = ( 5037.428 - 5039.683 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   5039.683  5039.683 r  
    F14                  IBUF                         0.000  5039.683 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336  5041.019    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.281  5033.738 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968  5035.706    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5035.802 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.625  5037.428    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456  5037.884 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[3]/Q
                         net (fo=10, routed)         15.749  5053.632    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[3]
    SLICE_X55Y22         LUT3 (Prop_lut3_I2_O)        0.124  5053.756 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[3]_i_1/O
                         net (fo=1, routed)           0.000  5053.756    veerwolf/vgacon_wrapper/vgacon/dtg0_n_103
    SLICE_X55Y22         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                   5040.000  5040.000 r  
    F14                                               0.000  5040.000 r  clk (IN)
                         net (fo=0)                   0.000  5040.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388  5041.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181  5042.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5042.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582  5044.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  5044.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.441  5045.766    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y22         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[3]/C
                         clock pessimism              0.000  5045.766    
                         clock uncertainty           -0.658  5045.108    
    SLICE_X55Y22         FDRE (Setup_fdre_C_D)        0.029  5045.137    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[3]
  -------------------------------------------------------------------
                         required time                       5045.137    
                         arrival time                       -5053.756    
  -------------------------------------------------------------------
                         slack                                 -8.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 0.467ns (4.447%)  route 10.035ns (95.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    -2.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.507    -2.791    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y22         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.367    -2.424 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[4]/Q
                         net (fo=8, routed)          10.035     7.612    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[4]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.100     7.712 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[4]_i_1/O
                         net (fo=1, routed)           0.000     7.712    veerwolf/vgacon_wrapper/vgacon/dtg0_n_102
    SLICE_X59Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.621     6.177    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[4]/C
                         clock pessimism              0.000     6.177    
                         clock uncertainty            0.658     6.836    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.270     7.106    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.106    
                         arrival time                           7.712    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.707ns  (logic 0.467ns (4.362%)  route 10.240ns (95.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    -2.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.506    -2.792    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.367    -2.425 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[10]/Q
                         net (fo=8, routed)          10.240     7.815    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[10]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.100     7.915 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[10]_i_1/O
                         net (fo=1, routed)           0.000     7.915    veerwolf/vgacon_wrapper/vgacon/dtg0_n_96
    SLICE_X59Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.621     6.177    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[10]/C
                         clock pessimism              0.000     6.177    
                         clock uncertainty            0.658     6.836    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.269     7.105    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.105    
                         arrival time                           7.915    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.659ns  (logic 0.467ns (4.381%)  route 10.192ns (95.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.115ns
    Source Clock Delay      (SCD):    -2.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.509    -2.789    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.367    -2.422 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[1]/Q
                         net (fo=10, routed)         10.192     7.770    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[1]
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.100     7.870 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[1]_i_1/O
                         net (fo=1, routed)           0.000     7.870    veerwolf/vgacon_wrapper/vgacon/dtg0_n_105
    SLICE_X57Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.559     6.115    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X57Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[1]/C
                         clock pessimism              0.000     6.115    
                         clock uncertainty            0.658     6.774    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.269     7.043    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.043    
                         arrival time                           7.870    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 0.467ns (4.246%)  route 10.531ns (95.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.181ns
    Source Clock Delay      (SCD):    -2.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.509    -2.789    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.367    -2.422 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[2]/Q
                         net (fo=10, routed)         10.531     8.109    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[2]
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.100     8.209 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[2]_i_1/O
                         net (fo=1, routed)           0.000     8.209    veerwolf/vgacon_wrapper/vgacon/dtg0_n_104
    SLICE_X59Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.625     6.181    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]/C
                         clock pessimism              0.000     6.181    
                         clock uncertainty            0.658     6.840    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.269     7.109    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.109    
                         arrival time                           8.209    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.939ns  (logic 0.418ns (3.821%)  route 10.521ns (96.179%))
  Logic Levels:           0  
  Clock Path Skew:        8.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.178ns
    Source Clock Delay      (SCD):    -2.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.509    -2.789    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y28         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.418    -2.371 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[24]/Q
                         net (fo=2, routed)          10.521     8.150    veerwolf/vgacon_wrapper/vgacon/pix_num_reg[24]
    SLICE_X61Y27         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.622     6.178    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X61Y27         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[24]/C
                         clock pessimism              0.000     6.178    
                         clock uncertainty            0.658     6.837    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.192     7.029    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.029    
                         arrival time                           8.150    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.029ns  (logic 0.467ns (4.234%)  route 10.562ns (95.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.181ns
    Source Clock Delay      (SCD):    -2.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.509    -2.789    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.367    -2.422 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[0]/Q
                         net (fo=10, routed)         10.562     8.140    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[0]
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.100     8.240 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[0]_i_1/O
                         net (fo=1, routed)           0.000     8.240    veerwolf/vgacon_wrapper/vgacon/dtg0_n_106
    SLICE_X59Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.625     6.181    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y21         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[0]/C
                         clock pessimism              0.000     6.181    
                         clock uncertainty            0.658     6.840    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.270     7.110    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.110    
                         arrival time                           8.240    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.518ns (4.647%)  route 10.629ns (95.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.112ns
    Source Clock Delay      (SCD):    -2.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.507    -2.791    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y22         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.418    -2.373 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[3]/Q
                         net (fo=2, routed)          10.629     8.256    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[3]
    SLICE_X55Y22         LUT3 (Prop_lut3_I0_O)        0.100     8.356 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[3]_i_1/O
                         net (fo=1, routed)           0.000     8.356    veerwolf/vgacon_wrapper/vgacon/dtg0_n_103
    SLICE_X55Y22         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.556     6.112    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X55Y22         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[3]/C
                         clock pessimism              0.000     6.112    
                         clock uncertainty            0.658     6.771    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.269     7.040    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.040    
                         arrival time                           8.356    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.237ns  (logic 0.467ns (4.156%)  route 10.770ns (95.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    -2.792ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.506    -2.792    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X58Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.367    -2.425 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row_reg[11]/Q
                         net (fo=8, routed)          10.770     8.346    veerwolf/vgacon_wrapper/vgacon/dtg0/y_pixel_cntr[11]
    SLICE_X59Y23         LUT3 (Prop_lut3_I2_O)        0.100     8.446 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[11]_i_1/O
                         net (fo=1, routed)           0.000     8.446    veerwolf/vgacon_wrapper/vgacon/dtg0_n_95
    SLICE_X59Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.621     6.177    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y23         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[11]/C
                         clock pessimism              0.000     6.177    
                         clock uncertainty            0.658     6.836    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.270     7.106    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.106    
                         arrival time                           8.446    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.331ns  (logic 0.540ns (4.766%)  route 10.791ns (95.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.177ns
    Source Clock Delay      (SCD):    -2.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.445    -2.853    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X56Y29         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.418    -2.435 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column_reg[8]/Q
                         net (fo=10, routed)         10.791     8.356    veerwolf/vgacon_wrapper/vgacon/dtg0/x_pixel_cntr[8]
    SLICE_X59Y26         LUT3 (Prop_lut3_I2_O)        0.122     8.478 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[20]_i_1/O
                         net (fo=1, routed)           0.000     8.478    veerwolf/vgacon_wrapper/vgacon/dtg0_n_86
    SLICE_X59Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.621     6.177    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X59Y26         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]/C
                         clock pessimism              0.000     6.177    
                         clock uncertainty            0.658     6.836    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.289     7.125    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.125    
                         arrival time                           8.478    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.289ns  (logic 0.518ns (4.589%)  route 10.771ns (95.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.175ns
    Source Clock Delay      (SCD):    -2.794ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.658ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.356ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout1_buf/O
                         net (fo=285, routed)         1.504    -2.794    veerwolf/vgacon_wrapper/vgacon/dtg0/clk_out1
    SLICE_X60Y25         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.418    -2.376 r  veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[15]/Q
                         net (fo=2, routed)          10.771     8.395    veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num_reg[15]
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.100     8.495 r  veerwolf/vgacon_wrapper/vgacon/dtg0/o_wb_dat[15]_i_1/O
                         net (fo=1, routed)           0.000     8.495    veerwolf/vgacon_wrapper/vgacon/dtg0_n_91
    SLICE_X61Y25         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.619     6.175    veerwolf/vgacon_wrapper/vgacon/clk_core_BUFG
    SLICE_X61Y25         FDRE                                         r  veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[15]/C
                         clock pessimism              0.000     6.175    
                         clock uncertainty            0.658     6.834    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.270     7.104    veerwolf/vgacon_wrapper/vgacon/o_wb_dat_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.104    
                         arrival time                           8.495    
  -------------------------------------------------------------------
                         slack                                  1.391    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.991ns  (logic 2.033ns (13.562%)  route 12.958ns (86.438%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 325.768 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          3.019   317.915    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.124   318.039 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[7]_i_1__91/O
                         net (fo=1, routed)           0.000   318.039    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[7]
    SLICE_X32Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.443   325.768    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
                         clock pessimism              0.000   325.768    
                         clock uncertainty           -0.152   325.616    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)        0.029   325.645    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                        325.645    
                         arrival time                        -318.040    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.605ns  (logic 2.033ns (13.920%)  route 12.572ns (86.080%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 325.763 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.633   317.530    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X31Y19         LUT5 (Prop_lut5_I1_O)        0.124   317.654 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[29]_i_1__72/O
                         net (fo=1, routed)           0.000   317.654    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[29]
    SLICE_X31Y19         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.437   325.763    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y19         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
                         clock pessimism              0.000   325.763    
                         clock uncertainty           -0.152   325.610    
    SLICE_X31Y19         FDCE (Setup_fdce_C_D)        0.029   325.639    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                        325.639    
                         arrival time                        -317.654    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.495ns  (logic 2.033ns (14.026%)  route 12.462ns (85.974%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 325.763 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.523   317.420    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124   317.544 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[15]_i_1__80/O
                         net (fo=1, routed)           0.000   317.544    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[15]
    SLICE_X32Y18         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.438   325.763    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y18         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
                         clock pessimism              0.000   325.763    
                         clock uncertainty           -0.152   325.611    
    SLICE_X32Y18         FDCE (Setup_fdce_C_D)        0.031   325.642    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                        325.642    
                         arrival time                        -317.544    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.111ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.484ns  (logic 2.033ns (14.036%)  route 12.451ns (85.964%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 325.767 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.512   317.409    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124   317.533 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[20]_i_1__77/O
                         net (fo=1, routed)           0.000   317.533    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[20]
    SLICE_X31Y16         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.441   325.767    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y16         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]/C
                         clock pessimism              0.000   325.767    
                         clock uncertainty           -0.152   325.614    
    SLICE_X31Y16         FDCE (Setup_fdce_C_D)        0.029   325.643    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                        325.643    
                         arrival time                        -317.533    
  -------------------------------------------------------------------
                         slack                                  8.111    

Slack (MET) :             8.114ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.486ns  (logic 2.033ns (14.034%)  route 12.453ns (85.966%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 325.771 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.515   317.411    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.124   317.535 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[3]_i_1__109/O
                         net (fo=1, routed)           0.000   317.535    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[3]
    SLICE_X28Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.445   325.771    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X28Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/C
                         clock pessimism              0.000   325.771    
                         clock uncertainty           -0.152   325.618    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)        0.031   325.649    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                        325.649    
                         arrival time                        -317.535    
  -------------------------------------------------------------------
                         slack                                  8.114    

Slack (MET) :             8.122ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.470ns  (logic 2.033ns (14.050%)  route 12.437ns (85.950%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 325.763 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.498   317.394    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X32Y18         LUT5 (Prop_lut5_I1_O)        0.124   317.518 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[15]_i_1__81/O
                         net (fo=1, routed)           0.000   317.518    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[15]
    SLICE_X32Y18         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.438   325.763    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y18         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
                         clock pessimism              0.000   325.763    
                         clock uncertainty           -0.152   325.611    
    SLICE_X32Y18         FDCE (Setup_fdce_C_D)        0.029   325.640    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                        325.640    
                         arrival time                        -317.518    
  -------------------------------------------------------------------
                         slack                                  8.122    

Slack (MET) :             8.123ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.474ns  (logic 2.033ns (14.045%)  route 12.441ns (85.955%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 325.767 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.503   317.399    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124   317.523 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_1__78/O
                         net (fo=1, routed)           0.000   317.523    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[22]
    SLICE_X31Y15         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.442   325.768    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y15         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/C
                         clock pessimism              0.000   325.768    
                         clock uncertainty           -0.152   325.615    
    SLICE_X31Y15         FDCE (Setup_fdce_C_D)        0.031   325.646    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                        325.646    
                         arrival time                        -317.523    
  -------------------------------------------------------------------
                         slack                                  8.123    

Slack (MET) :             8.129ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.516ns  (logic 2.033ns (14.005%)  route 12.483ns (85.995%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 325.766 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.545   317.441    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124   317.565 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[21]_i_1__79/O
                         net (fo=1, routed)           0.000   317.565    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[21]
    SLICE_X30Y17         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.440   325.766    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X30Y17         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
                         clock pessimism              0.000   325.766    
                         clock uncertainty           -0.152   325.613    
    SLICE_X30Y17         FDCE (Setup_fdce_C_D)        0.081   325.694    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                        325.694    
                         arrival time                        -317.565    
  -------------------------------------------------------------------
                         slack                                  8.129    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.461ns  (logic 2.033ns (14.059%)  route 12.428ns (85.941%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 325.771 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.490   317.386    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X28Y14         LUT5 (Prop_lut5_I3_O)        0.124   317.510 r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[3]_i_1__110/O
                         net (fo=1, routed)           0.000   317.510    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[3]
    SLICE_X28Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.445   325.771    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X28Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]/C
                         clock pessimism              0.000   325.771    
                         clock uncertainty           -0.152   325.618    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)        0.029   325.647    veerwolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                        325.647    
                         arrival time                        -317.510    
  -------------------------------------------------------------------
                         slack                                  8.137    

Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.431ns  (logic 2.033ns (14.088%)  route 12.398ns (85.912%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 325.768 - 320.000 ) 
    Source Clock Delay      (SCD):    3.049ns = ( 303.049 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.334   301.334    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   301.430 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618   303.049    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456   303.505 r  tap/dtmcs_r_reg[39]/Q
                         net (fo=7, routed)           1.906   305.411    tap/dmi_reg_addr[5]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.124   305.535 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.646   307.181    tap/dout[30]_i_6__6_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.154   307.335 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          1.729   309.064    tap/dtmcs_r_reg[34]_7
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.353   309.417 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.361   310.778    tap/dtmcs_r_reg[34]_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.326   311.104 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           1.160   312.264    veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I0_O)        0.124   312.388 f  veerwolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__109/O
                         net (fo=2, routed)           0.835   313.223    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_3
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124   313.347 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.494   313.841    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124   313.965 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__26/O
                         net (fo=5, routed)           0.807   314.772    veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124   314.896 r  veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.460   317.356    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.124   317.480 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[12]_i_1__85/O
                         net (fo=1, routed)           0.000   317.480    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[12]
    SLICE_X28Y16         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    F14                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388   321.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181   322.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   322.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582   324.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   324.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.443   325.768    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X28Y16         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C
                         clock pessimism              0.000   325.768    
                         clock uncertainty           -0.152   325.616    
    SLICE_X28Y16         FDCE (Setup_fdce_C_D)        0.031   325.647    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                        325.647    
                         arrival time                        -317.480    
  -------------------------------------------------------------------
                         slack                                  8.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.571ns (14.467%)  route 3.376ns (85.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.182ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511     2.754    tap/dtmcs_tck
    SLICE_X5Y15          FDRE                                         r  tap/dtmcs_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.337     3.091 r  tap/dtmcs_r_reg[15]/Q
                         net (fo=8, routed)           3.376     6.467    tap/Q[13]
    SLICE_X5Y18          LUT3 (Prop_lut3_I0_O)        0.234     6.701 r  tap/dout[13]_i_1__85/O
                         net (fo=1, routed)           0.000     6.701    veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]_4
    SLICE_X5Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.626     6.182    veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X5Y18          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/C
                         clock pessimism              0.000     6.182    
                         clock uncertainty            0.152     6.335    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.289     6.624    veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.624    
                         arrival time                           6.701    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.518ns (13.106%)  route 3.434ns (86.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.186ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.504     2.747    tap/dtmcs_tck
    SLICE_X2Y23          FDRE                                         r  tap/dtmcs_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.418     3.165 r  tap/dtmcs_r_reg[2]/Q
                         net (fo=8, routed)           3.434     6.599    tap/Q[0]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.100     6.699 r  tap/dout[0]_i_1__378/O
                         net (fo=1, routed)           0.000     6.699    veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_3
    SLICE_X7Y15          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.630     6.186    veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y15          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.000     6.186    
                         clock uncertainty            0.152     6.339    
    SLICE_X7Y15          FDCE (Hold_fdce_C_D)         0.269     6.608    veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           6.699    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.467ns (12.026%)  route 3.416ns (87.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.113ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.505     2.748    tap/dtmcs_tck
    SLICE_X7Y21          FDRE                                         r  tap/dtmcs_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.367     3.115 r  tap/dtmcs_r_reg[26]/Q
                         net (fo=7, routed)           3.416     6.531    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[24]
    SLICE_X9Y21          LUT5 (Prop_lut5_I3_O)        0.100     6.631 r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[24]_i_1__78/O
                         net (fo=1, routed)           0.000     6.631    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[24]
    SLICE_X9Y21          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.557     6.113    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X9Y21          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
                         clock pessimism              0.000     6.113    
                         clock uncertainty            0.152     6.266    
    SLICE_X9Y21          FDCE (Hold_fdce_C_D)         0.269     6.535    veerwolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.535    
                         arrival time                           6.631    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.467ns (11.847%)  route 3.475ns (88.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.110ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X9Y13          FDRE                                         r  tap/dtmcs_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.367     3.055 r  tap/dtmcs_r_reg[19]/Q
                         net (fo=7, routed)           3.475     6.530    veerwolf/axi2wb/Q[0]
    SLICE_X11Y22         LUT6 (Prop_lut6_I1_O)        0.100     6.630 r  veerwolf/axi2wb/dout[17]_i_1__84/O
                         net (fo=1, routed)           0.000     6.630    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/D[9]
    SLICE_X11Y22         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.554     6.110    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y22         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C
                         clock pessimism              0.000     6.110    
                         clock uncertainty            0.152     6.263    
    SLICE_X11Y22         FDCE (Hold_fdce_C_D)         0.269     6.532    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.532    
                         arrival time                           6.630    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.467ns (11.954%)  route 3.440ns (88.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.113ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503     2.746    tap/dtmcs_tck
    SLICE_X7Y22          FDRE                                         r  tap/dtmcs_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.367     3.113 r  tap/dtmcs_r_reg[29]/Q
                         net (fo=7, routed)           3.440     6.553    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[27]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.100     6.653 r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[27]_i_1__69/O
                         net (fo=1, routed)           0.000     6.653    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[27]
    SLICE_X15Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.557     6.113    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X15Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
                         clock pessimism              0.000     6.113    
                         clock uncertainty            0.152     6.266    
    SLICE_X15Y21         FDCE (Hold_fdce_C_D)         0.269     6.535    veerwolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.535    
                         arrival time                           6.653    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.467ns (11.920%)  route 3.451ns (88.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.113ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503     2.746    tap/dtmcs_tck
    SLICE_X7Y22          FDRE                                         r  tap/dtmcs_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.367     3.113 r  tap/dtmcs_r_reg[31]/Q
                         net (fo=8, routed)           3.451     6.564    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_dbg_dff/genblock.dffs/dout_reg[31][7]
    SLICE_X11Y21         LUT6 (Prop_lut6_I0_O)        0.100     6.664 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_dbg_dff/genblock.dffs/dout[29]_i_1__75/O
                         net (fo=1, routed)           0.000     6.664    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/D[21]
    SLICE_X11Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.557     6.113    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X11Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
                         clock pessimism              0.000     6.113    
                         clock uncertainty            0.152     6.266    
    SLICE_X11Y21         FDCE (Hold_fdce_C_D)         0.270     6.536    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]
  -------------------------------------------------------------------
                         required time                         -6.536    
                         arrival time                           6.664    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.769ns (19.248%)  route 3.226ns (80.752%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.188ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502     2.745    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.367     3.112 f  tap/dtmcs_r_reg[36]/Q
                         net (fo=7, routed)           1.502     4.614    tap/dmi_reg_addr[2]
    SLICE_X2Y22          LUT5 (Prop_lut5_I3_O)        0.121     4.735 f  tap/dout[9]_i_4__12/O
                         net (fo=10, routed)          1.724     6.459    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]_2
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.281     6.740 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout[9]_i_1__97/O
                         net (fo=1, routed)           0.000     6.740    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/din0[9]
    SLICE_X3Y16          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.632     6.188    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X3Y16          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
                         clock pessimism              0.000     6.188    
                         clock uncertainty            0.152     6.341    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.270     6.611    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.611    
                         arrival time                           6.740    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.467ns (11.668%)  route 3.535ns (88.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.109ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.505     2.748    tap/dtmcs_tck
    SLICE_X7Y21          FDRE                                         r  tap/dtmcs_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.367     3.115 r  tap/dtmcs_r_reg[28]/Q
                         net (fo=8, routed)           3.535     6.650    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_dbg_dff/genblock.dffs/dout_reg[31][4]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.100     6.750 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_dbg_dff/genblock.dffs/dout[26]_i_1__77/O
                         net (fo=1, routed)           0.000     6.750    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/D[18]
    SLICE_X12Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.553     6.109    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X12Y23         FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                         clock pessimism              0.000     6.109    
                         clock uncertainty            0.152     6.262    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.331     6.593    veerwolf/rvtop/veer/dbg/dbg_data0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.750    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 0.518ns (12.901%)  route 3.497ns (87.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.119ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X12Y14         FDRE                                         r  tap/dtmcs_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.418     3.106 r  tap/dtmcs_r_reg[8]/Q
                         net (fo=6, routed)           3.497     6.603    tap/Q[6]
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100     6.703 r  tap/dout[6]_i_1__98/O
                         net (fo=1, routed)           0.000     6.703    veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]_1
    SLICE_X9Y16          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.563     6.119    veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X9Y16          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C
                         clock pessimism              0.000     6.119    
                         clock uncertainty            0.152     6.272    
    SLICE_X9Y16          FDCE (Hold_fdce_C_D)         0.270     6.542    veerwolf/rvtop/veer/dbg/dmcommand_regno_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.542    
                         arrival time                           6.703    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.567ns (14.116%)  route 3.450ns (85.884%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.176ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.502     2.745    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.367     3.112 f  tap/dtmcs_r_reg[40]/Q
                         net (fo=9, routed)           1.738     4.850    tap/dmi_reg_addr[6]
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.100     4.950 r  tap/dout[1]_i_2__56/O
                         net (fo=5, routed)           1.712     6.661    tap/dout[1]_i_2__56_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.100     6.761 r  tap/dout[1]_i_1__159/O
                         net (fo=1, routed)           0.000     6.761    veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[1]_1[1]
    SLICE_X5Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.620     6.176    veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/clk_core_BUFG
    SLICE_X5Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[1]/C
                         clock pessimism              0.000     6.176    
                         clock uncertainty            0.152     6.329    
    SLICE_X5Y22          FDCE (Hold_fdce_C_D)         0.270     6.599    veerwolf/rvtop/veer/dbg/dbg_abstractauto_reg/genblock.dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.599    
                         arrival time                           6.761    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       14.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.550ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.985ns  (logic 0.602ns (30.330%)  route 1.383ns (69.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 102.688 - 100.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 86.118 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.562    86.118    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X15Y17         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDCE (Prop_fdce_C_Q)         0.456    86.574 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/Q
                         net (fo=2, routed)           1.383    87.957    tap/dmi_reg_rdata[7]
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.146    88.103 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000    88.103    tap/dtmcs[9]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445   102.688    tap/dtmcs_tck
    SLICE_X14Y14         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000   102.688    
                         clock uncertainty           -0.152   102.536    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.118   102.654    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                        102.654    
                         arrival time                         -88.103    
  -------------------------------------------------------------------
                         slack                                 14.550    

Slack (MET) :             14.575ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.716%)  route 1.207ns (65.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 102.688 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns = ( 86.188 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.632    86.188    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X6Y14          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.518    86.706 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/Q
                         net (fo=2, routed)           1.207    87.914    tap/dmi_reg_rdata[16]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.124    88.038 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000    88.038    tap/dtmcs[18]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445   102.688    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000   102.688    
                         clock uncertainty           -0.152   102.536    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)        0.077   102.613    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        102.613    
                         arrival time                         -88.038    
  -------------------------------------------------------------------
                         slack                                 14.575    

Slack (MET) :             14.771ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.719ns  (logic 0.642ns (37.338%)  route 1.077ns (62.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 102.688 - 100.000 ) 
    Source Clock Delay      (SCD):    6.124ns = ( 86.124 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.568    86.124    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y11          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDCE (Prop_fdce_C_Q)         0.518    86.642 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/Q
                         net (fo=1, routed)           1.077    87.720    tap/dmi_reg_rdata[0]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.124    87.844 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    87.844    tap/dtmcs[2]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445   102.688    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   102.688    
                         clock uncertainty           -0.152   102.536    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)        0.079   102.615    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        102.615    
                         arrival time                         -87.844    
  -------------------------------------------------------------------
                         slack                                 14.771    

Slack (MET) :             14.824ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.623ns  (logic 0.642ns (39.545%)  route 0.981ns (60.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 102.754 - 100.000 ) 
    Source Clock Delay      (SCD):    6.186ns = ( 86.186 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.630    86.186    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X6Y15          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518    86.704 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.981    87.686    tap/dmi_reg_rdata[14]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.124    87.810 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    87.810    tap/dtmcs[16]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.511   102.754    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   102.754    
                         clock uncertainty           -0.152   102.602    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.032   102.634    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        102.634    
                         arrival time                         -87.810    
  -------------------------------------------------------------------
                         slack                                 14.824    

Slack (MET) :             14.986ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.505ns  (logic 0.642ns (42.645%)  route 0.863ns (57.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 102.688 - 100.000 ) 
    Source Clock Delay      (SCD):    6.123ns = ( 86.123 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.567    86.123    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X10Y12         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    86.641 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/Q
                         net (fo=2, routed)           0.863    87.505    tap/dmi_reg_rdata[2]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.124    87.629 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000    87.629    tap/dtmcs[4]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445   102.688    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000   102.688    
                         clock uncertainty           -0.152   102.536    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)        0.079   102.615    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        102.615    
                         arrival time                         -87.629    
  -------------------------------------------------------------------
                         slack                                 14.986    

Slack (MET) :             15.011ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.552ns  (logic 0.642ns (41.373%)  route 0.910ns (58.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    6.110ns = ( 86.110 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.554    86.110    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X10Y22         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518    86.628 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[30]/Q
                         net (fo=1, routed)           0.910    87.538    tap/dmi_reg_rdata[30]
    SLICE_X6Y22          LUT3 (Prop_lut3_I0_O)        0.124    87.662 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000    87.662    tap/dtmcs[32]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   102.746    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000   102.746    
                         clock uncertainty           -0.152   102.594    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.079   102.673    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        102.673    
                         arrival time                         -87.662    
  -------------------------------------------------------------------
                         slack                                 15.011    

Slack (MET) :             15.018ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.580ns  (logic 0.668ns (42.279%)  route 0.912ns (57.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    6.113ns = ( 86.113 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.557    86.113    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X10Y21         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.518    86.631 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.912    87.543    tap/dmi_reg_rdata[27]
    SLICE_X6Y22          LUT3 (Prop_lut3_I0_O)        0.150    87.693 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000    87.693    tap/dtmcs[29]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   102.746    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000   102.746    
                         clock uncertainty           -0.152   102.594    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.118   102.712    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                        102.712    
                         arrival time                         -87.693    
  -------------------------------------------------------------------
                         slack                                 15.018    

Slack (MET) :             15.019ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.447ns  (logic 0.606ns (41.889%)  route 0.841ns (58.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 102.688 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns = ( 86.188 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.632    86.188    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y14          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.456    86.644 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/Q
                         net (fo=2, routed)           0.841    87.485    tap/dmi_reg_rdata[19]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150    87.635 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    87.635    tap/dtmcs[21]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445   102.688    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   102.688    
                         clock uncertainty           -0.152   102.536    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)        0.118   102.654    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        102.654    
                         arrival time                         -87.635    
  -------------------------------------------------------------------
                         slack                                 15.019    

Slack (MET) :             15.027ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.505ns  (logic 0.674ns (44.779%)  route 0.831ns (55.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    6.179ns = ( 86.179 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.623    86.179    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X6Y21          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518    86.697 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.831    87.529    tap/dmi_reg_rdata[31]
    SLICE_X6Y22          LUT3 (Prop_lut3_I0_O)        0.156    87.685 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000    87.685    tap/dtmcs[33]_i_2_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   102.746    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000   102.746    
                         clock uncertainty           -0.152   102.594    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.118   102.712    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        102.712    
                         arrival time                         -87.685    
  -------------------------------------------------------------------
                         slack                                 15.027    

Slack (MET) :             15.029ns  (required time - arrival time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.573ns  (logic 0.666ns (42.346%)  route 0.907ns (57.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 102.746 - 100.000 ) 
    Source Clock Delay      (SCD):    6.110ns = ( 86.110 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    81.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660    84.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    84.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.554    86.110    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X10Y22         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518    86.628 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.907    87.535    tap/dmi_reg_rdata[23]
    SLICE_X6Y22          LUT3 (Prop_lut3_I0_O)        0.148    87.683 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    87.683    tap/dtmcs[25]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151   101.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.503   102.746    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   102.746    
                         clock uncertainty           -0.152   102.594    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.118   102.712    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        102.712    
                         arrival time                         -87.683    
  -------------------------------------------------------------------
                         slack                                 15.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.564     1.810    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X15Y13         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.141     1.951 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.087     2.038    tap/dmi_reg_rdata[4]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.045     2.083 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     2.083    tap/dtmcs[6]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.438    tap/dtmcs_tck
    SLICE_X14Y13         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.152     1.590    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.120     1.710    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.564     1.810    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X15Y13         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.141     1.951 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.140     2.091    tap/dmi_reg_rdata[5]
    SLICE_X14Y13         LUT3 (Prop_lut3_I0_O)        0.046     2.137 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     2.137    tap/dtmcs[7]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.438    tap/dtmcs_tck
    SLICE_X14Y13         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.152     1.590    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.131     1.721    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.967%)  route 0.126ns (40.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.586     1.832    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.973 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.126     2.099    tap/dmi_reg_rdata[25]
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.048     2.147 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     2.147    tap/dtmcs[27]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.460    tap/dtmcs_tck
    SLICE_X5Y20          FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.152     1.612    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.107     1.719    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.011%)  route 0.145ns (40.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.583     1.829    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X6Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.164     1.993 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.145     2.138    tap/dmi_reg_rdata[26]
    SLICE_X6Y22          LUT3 (Prop_lut3_I0_O)        0.045     2.183 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     2.183    tap/dtmcs[28]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.851     1.458    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.458    
                         clock uncertainty            0.152     1.610    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121     1.731    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.564     1.810    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X13Y14         FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.141     1.951 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.186     2.137    tap/dmi_reg_rdata[6]
    SLICE_X14Y14         LUT3 (Prop_lut3_I0_O)        0.045     2.182 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     2.182    tap/dtmcs[8]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.438    tap/dtmcs_tck
    SLICE_X14Y14         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.152     1.590    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.120     1.710    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.844%)  route 0.166ns (47.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.592     1.838    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X3Y16          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.979 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/Q
                         net (fo=2, routed)           0.166     2.145    tap/dmi_reg_rdata[10]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.045     2.190 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000     2.190    tap/dtmcs[12]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.465    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.152     1.617    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.092     1.709    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.796%)  route 0.180ns (49.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.586     1.832    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y20          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.973 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.180     2.153    tap/dmi_reg_rdata[24]
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.045     2.198 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     2.198    tap/dtmcs[26]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.853     1.460    tap/dtmcs_tck
    SLICE_X5Y20          FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     1.460    
                         clock uncertainty            0.152     1.612    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091     1.703    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.450%)  route 0.182ns (46.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.591     1.837    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X6Y15          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.164     2.001 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.182     2.183    tap/dmi_reg_rdata[11]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.045     2.228 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     2.228    tap/dtmcs[13]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.465    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.152     1.617    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.107     1.724    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.213ns (50.923%)  route 0.205ns (49.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.564     1.810    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X8Y14          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164     1.974 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/Q
                         net (fo=2, routed)           0.205     2.179    tap/dmi_reg_rdata[1]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.049     2.228 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     2.228    tap/dtmcs[3]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.831     1.438    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.152     1.590    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.131     1.721    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.187ns (46.595%)  route 0.214ns (53.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.592     1.838    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X3Y16          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.979 r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/Q
                         net (fo=2, routed)           0.214     2.194    tap/dmi_reg_rdata[9]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.046     2.240 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     2.240    tap/dtmcs[11]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.465    tap/dtmcs_tck
    SLICE_X4Y15          FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.152     1.617    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.107     1.724    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       49.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.619ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.701ns  (logic 0.604ns (2.034%)  route 29.097ns (97.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 85.931 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       26.163    35.868    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X31Y146        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.606    85.931    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y146        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
                         clock pessimism              0.239    86.170    
                         clock uncertainty           -0.074    86.096    
    SLICE_X31Y146        FDCE (Recov_fdce_C_CLR)     -0.609    85.487    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         85.487    
                         arrival time                         -35.868    
  -------------------------------------------------------------------
                         slack                                 49.619    

Slack (MET) :             49.619ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[15]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.701ns  (logic 0.604ns (2.034%)  route 29.097ns (97.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 85.931 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       26.163    35.868    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X31Y146        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.606    85.931    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y146        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
                         clock pessimism              0.239    86.170    
                         clock uncertainty           -0.074    86.096    
    SLICE_X31Y146        FDCE (Recov_fdce_C_CLR)     -0.609    85.487    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         85.487    
                         arrival time                         -35.868    
  -------------------------------------------------------------------
                         slack                                 49.619    

Slack (MET) :             49.619ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.701ns  (logic 0.604ns (2.034%)  route 29.097ns (97.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 85.931 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       26.163    35.868    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X31Y146        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.606    85.931    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y146        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
                         clock pessimism              0.239    86.170    
                         clock uncertainty           -0.074    86.096    
    SLICE_X31Y146        FDCE (Recov_fdce_C_CLR)     -0.609    85.487    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         85.487    
                         arrival time                         -35.868    
  -------------------------------------------------------------------
                         slack                                 49.619    

Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.747ns  (logic 0.604ns (2.030%)  route 29.143ns (97.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 85.930 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       26.209    35.914    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X30Y142        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.605    85.930    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X30Y142        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
                         clock pessimism              0.239    86.169    
                         clock uncertainty           -0.074    86.095    
    SLICE_X30Y142        FDCE (Recov_fdce_C_CLR)     -0.523    85.572    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         85.572    
                         arrival time                         -35.914    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.747ns  (logic 0.604ns (2.030%)  route 29.143ns (97.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 85.930 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       26.209    35.914    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X30Y142        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.605    85.930    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X30Y142        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
                         clock pessimism              0.239    86.169    
                         clock uncertainty           -0.074    86.095    
    SLICE_X30Y142        FDCE (Recov_fdce_C_CLR)     -0.523    85.572    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         85.572    
                         arrival time                         -35.914    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.705ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.701ns  (logic 0.604ns (2.034%)  route 29.097ns (97.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 85.931 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       26.163    35.868    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X30Y146        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.606    85.931    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X30Y146        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[20]/C
                         clock pessimism              0.239    86.170    
                         clock uncertainty           -0.074    86.096    
    SLICE_X30Y146        FDCE (Recov_fdce_C_CLR)     -0.523    85.573    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         85.573    
                         arrival time                         -35.868    
  -------------------------------------------------------------------
                         slack                                 49.705    

Slack (MET) :             49.705ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.701ns  (logic 0.604ns (2.034%)  route 29.097ns (97.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 85.931 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       26.163    35.868    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X30Y146        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.606    85.931    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X30Y146        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
                         clock pessimism              0.239    86.170    
                         clock uncertainty           -0.074    86.096    
    SLICE_X30Y146        FDCE (Recov_fdce_C_CLR)     -0.523    85.573    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         85.573    
                         arrival time                         -35.868    
  -------------------------------------------------------------------
                         slack                                 49.705    

Slack (MET) :             49.764ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.556ns  (logic 0.604ns (2.044%)  route 28.952ns (97.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 85.931 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       26.017    35.723    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X31Y145        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.606    85.931    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X31Y145        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C
                         clock pessimism              0.239    86.170    
                         clock uncertainty           -0.074    86.096    
    SLICE_X31Y145        FDCE (Recov_fdce_C_CLR)     -0.609    85.487    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         85.487    
                         arrival time                         -35.723    
  -------------------------------------------------------------------
                         slack                                 49.764    

Slack (MET) :             49.805ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[22]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.516ns  (logic 0.604ns (2.046%)  route 28.912ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 85.931 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.977    35.682    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X32Y145        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.606    85.931    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y145        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[22]/C
                         clock pessimism              0.239    86.170    
                         clock uncertainty           -0.074    86.096    
    SLICE_X32Y145        FDCE (Recov_fdce_C_CLR)     -0.609    85.487    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         85.487    
                         arrival time                         -35.682    
  -------------------------------------------------------------------
                         slack                                 49.805    

Slack (MET) :             49.805ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        29.516ns  (logic 0.604ns (2.046%)  route 28.912ns (97.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 85.931 - 80.000 ) 
    Source Clock Delay      (SCD):    6.167ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)        2.934     9.557    clk_gen/rst_core
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.148     9.705 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       25.977    35.682    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]_7
    SLICE_X32Y145        FDCE                                         f  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    F14                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    82.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    82.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582    84.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.606    85.931    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y145        FDCE                                         r  veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                         clock pessimism              0.239    86.170    
                         clock uncertainty           -0.074    86.096    
    SLICE_X32Y145        FDCE (Recov_fdce_C_CLR)     -0.609    85.487    veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_a_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         85.487    
                         arrival time                         -35.682    
  -------------------------------------------------------------------
                         slack                                 49.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.948%)  route 0.567ns (73.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X2Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.364     2.361    clk_gen/dmcontrol_reg_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.406 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.202     2.609    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]_0
    SLICE_X6Y23          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.851     2.377    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X6Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                         clock pessimism             -0.514     1.863    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.796    veerwolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.948%)  route 0.567ns (73.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X2Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.364     2.361    clk_gen/dmcontrol_reg_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.406 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.202     2.609    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_12
    SLICE_X7Y23          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.851     2.377    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C
                         clock pessimism             -0.514     1.863    
    SLICE_X7Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.771    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.948%)  route 0.567ns (73.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X2Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.364     2.361    clk_gen/dmcontrol_reg_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.406 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.202     2.609    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_12
    SLICE_X7Y23          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.851     2.377    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]/C
                         clock pessimism             -0.514     1.863    
    SLICE_X7Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.771    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.948%)  route 0.567ns (73.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X2Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.364     2.361    clk_gen/dmcontrol_reg_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.406 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.202     2.609    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_12
    SLICE_X7Y23          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.851     2.377    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
                         clock pessimism             -0.514     1.863    
    SLICE_X7Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.771    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.948%)  route 0.567ns (73.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X2Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.364     2.361    clk_gen/dmcontrol_reg_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.406 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.202     2.609    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_12
    SLICE_X7Y23          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.851     2.377    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]/C
                         clock pessimism             -0.514     1.863    
    SLICE_X7Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.771    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.948%)  route 0.567ns (73.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X2Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.364     2.361    clk_gen/dmcontrol_reg_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.406 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.202     2.609    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_12
    SLICE_X7Y23          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.851     2.377    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]/C
                         clock pessimism             -0.514     1.863    
    SLICE_X7Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.771    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.948%)  route 0.567ns (73.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X2Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.364     2.361    clk_gen/dmcontrol_reg_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.406 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.202     2.609    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_12
    SLICE_X7Y23          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.851     2.377    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
                         clock pessimism             -0.514     1.863    
    SLICE_X7Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.771    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.209ns (26.948%)  route 0.567ns (73.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X2Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.364     2.361    clk_gen/dmcontrol_reg_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.406 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.202     2.609    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_12
    SLICE_X7Y23          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.851     2.377    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X7Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
                         clock pessimism             -0.514     1.863    
    SLICE_X7Y23          FDCE (Remov_fdce_C_CLR)     -0.092     1.771    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.578%)  route 0.577ns (73.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X2Y22          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.997 r  veerwolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/Q
                         net (fo=5, routed)           0.364     2.361    clk_gen/dmcontrol_reg_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.406 f  clk_gen/dout[31]_i_2__95/O
                         net (fo=253, routed)         0.213     2.620    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]_11
    SLICE_X3Y21          FDCE                                         f  veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.856     2.382    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/clk_core_BUFG
    SLICE_X3Y21          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]/C
                         clock pessimism             -0.535     1.847    
    SLICE_X3Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.755    veerwolf/rvtop/veer/dbg/dmabstractcs_error_reg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.231ns (31.111%)  route 0.511ns (68.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.583     1.829    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/clk_core_BUFG
    SLICE_X4Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.128     1.957 f  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout_reg[0]/Q
                         net (fo=10, routed)          0.291     2.248    veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/Q[0]
    SLICE_X4Y22          LUT3 (Prop_lut3_I1_O)        0.103     2.351 f  veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/dout[3]_i_3__59/O
                         net (fo=4, routed)           0.221     2.572    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[3]_4
    SLICE_X3Y23          FDCE                                         f  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.853     2.379    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/clk_core_BUFG
    SLICE_X3Y23          FDCE                                         r  veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[0]/C
                         clock pessimism             -0.514     1.865    
    SLICE_X3Y23          FDCE (Remov_fdce_C_CLR)     -0.159     1.706    veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.865    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/SS_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.597ns  (logic 4.147ns (43.211%)  route 5.450ns (56.789%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/SS_reg/C
    SLICE_X44Y16         FDSE (Prop_fdse_C_Q)         0.422     0.422 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/SS_reg/Q
                         net (fo=1, routed)           5.450     5.872    SS_OBUF
    B13                  OBUF (Prop_obuf_I_O)         3.725     9.597 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     9.597    SS
    B13                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 4.196ns (46.609%)  route 4.806ns (53.391%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg/C
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg/Q
                         net (fo=2, routed)           0.261     0.785    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/CE_reg_n_0
    SLICE_X43Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.909 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.545     5.454    SCLK_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.548     9.002 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.002    SCLK
    A14                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 1.495ns (24.965%)  route 4.493ns (75.035%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    B14                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           4.493     5.989    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/MISO
    SLICE_X47Y18         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.040ns  (logic 0.583ns (19.177%)  route 2.457ns (80.823%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y16         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           0.768     1.227    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.351 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.689     3.040    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y21         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.040ns  (logic 0.583ns (19.177%)  route 2.457ns (80.823%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y16         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           0.768     1.227    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.351 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.689     3.040    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y21         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.040ns  (logic 0.583ns (19.177%)  route 2.457ns (80.823%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y16         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           0.768     1.227    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.351 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.689     3.040    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y21         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.040ns  (logic 0.583ns (19.177%)  route 2.457ns (80.823%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDSE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/C
    SLICE_X44Y16         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/Q
                         net (fo=8, routed)           0.768     1.227    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[0]
    SLICE_X47Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.351 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1/O
                         net (fo=40, routed)          1.689     3.040    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0
    SLICE_X52Y21         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.686ns  (logic 0.609ns (22.669%)  route 2.077ns (77.331%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[3]/C
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[3]/Q
                         net (fo=44, routed)          2.077     2.536    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.150     2.686 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[25]_i_1/O
                         net (fo=1, routed)           0.000     2.686    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[25]_i_1_n_0
    SLICE_X52Y21         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 0.583ns (21.914%)  route 2.077ns (78.086%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[3]/C
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[3]/Q
                         net (fo=44, routed)          2.077     2.536    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.660 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[24]_i_1/O
                         net (fo=1, routed)           0.000     2.660    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[24]_i_1_n_0
    SLICE_X52Y21         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.631ns  (logic 1.119ns (42.529%)  route 1.512ns (57.471%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg[0]/C
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.828     1.250    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg_n_0_[0]
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.323     1.573 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount[4]_i_2/O
                         net (fo=1, routed)           0.684     2.257    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount[4]_i_2_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I1_O)        0.374     2.631 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount[4]_i_1/O
                         net (fo=1, routed)           0.000     2.631    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount[4]
    SLICE_X42Y15         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/bitCount_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[39]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.151ns (57.052%)  route 0.114ns (42.948%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[39]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[39]/Q
                         net (fo=1, routed)           0.114     0.265    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]
    SLICE_X53Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.151ns (55.769%)  route 0.120ns (44.231%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[35]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[35]/Q
                         net (fo=1, routed)           0.120     0.271    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[35]
    SLICE_X53Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.191ns (68.784%)  route 0.087ns (31.216%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[0]/C
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[0]/Q
                         net (fo=1, routed)           0.087     0.233    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[0]
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.278 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[8]_i_1/O
                         net (fo=1, routed)           0.000     0.278    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[8]_i_1_n_0
    SLICE_X49Y14         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[34]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[34]/Q
                         net (fo=1, routed)           0.116     0.283    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[34]
    SLICE_X53Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.167ns (58.502%)  route 0.118ns (41.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]/Q
                         net (fo=2, routed)           0.118     0.285    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[30]
    SLICE_X53Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.151ns (52.617%)  route 0.136ns (47.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[27]/C
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[27]/Q
                         net (fo=2, routed)           0.136     0.287    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[27]
    SLICE_X50Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.898%)  route 0.180ns (56.102%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR_reg[4]/C
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR_reg[4]/Q
                         net (fo=2, routed)           0.180     0.321    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/Q[4]
    SLICE_X47Y14         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.146ns (45.450%)  route 0.175ns (54.550%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[10]/C
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[10]/Q
                         net (fo=2, routed)           0.175     0.321    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[10]
    SLICE_X49Y18         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.232ns (71.839%)  route 0.091ns (28.161%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[2]/C
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[2]/Q
                         net (fo=3, routed)           0.091     0.224    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[2]
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.099     0.323 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.323    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[3]_i_1_n_0
    SLICE_X44Y14         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[37]/C
                            (rising edge-triggered cell FDRE)
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.151ns (46.217%)  route 0.176ns (53.783%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[37]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[37]/Q
                         net (fo=1, routed)           0.176     0.327    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR[37]
    SLICE_X53Y23         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[37]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.941ns  (logic 0.456ns (3.271%)  route 13.485ns (96.729%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.485    20.108    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X54Y27         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[36]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.941ns  (logic 0.456ns (3.271%)  route 13.485ns (96.729%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.485    20.108    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X54Y27         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[36]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[38]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.941ns  (logic 0.456ns (3.271%)  route 13.485ns (96.729%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.485    20.108    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X54Y27         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[38]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[33]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.645ns  (logic 0.456ns (3.342%)  route 13.189ns (96.658%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.189    19.811    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X54Y25         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[33]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.459ns  (logic 0.456ns (3.388%)  route 13.003ns (96.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.003    19.626    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X50Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.459ns  (logic 0.456ns (3.388%)  route 13.003ns (96.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.003    19.626    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X50Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.459ns  (logic 0.456ns (3.388%)  route 13.003ns (96.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.003    19.626    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X50Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.459ns  (logic 0.456ns (3.388%)  route 13.003ns (96.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.003    19.626    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X50Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.459ns  (logic 0.456ns (3.388%)  route 13.003ns (96.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.003    19.626    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X50Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.459ns  (logic 0.456ns (3.388%)  route 13.003ns (96.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.712    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.800 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.660     4.460    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.556 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.611     6.167    clk_gen/clk_core_BUFG
    SLICE_X0Y79          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     6.623 r  clk_gen/o_rst_core_reg/Q
                         net (fo=2364, routed)       13.003    19.626    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/rst_core
    SLICE_X50Y22         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/DOUT_reg[27]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.312%)  route 0.184ns (49.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.560     1.806    veerwolf/Pmod_Joystick/genSndRec/clk_core_BUFG
    SLICE_X44Y17         FDRE                                         r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.947 f  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/Q
                         net (fo=4, routed)           0.184     2.131    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/sndRec
    SLICE_X44Y16         LUT3 (Prop_lut3_I1_O)        0.045     2.176 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.176    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[0]_i_1_n_0
    SLICE_X44Y16         FDSE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.177%)  route 0.185ns (49.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.560     1.806    veerwolf/Pmod_Joystick/genSndRec/clk_core_BUFG
    SLICE_X44Y17         FDRE                                         r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.947 r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/Q
                         net (fo=4, routed)           0.185     2.132    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/sndRec
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.045     2.177 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[4]_i_1/O
                         net (fo=1, routed)           0.000     2.177    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[4]_i_1_n_0
    SLICE_X44Y16         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.231ns (27.818%)  route 0.599ns (72.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.560     1.806    veerwolf/Pmod_Joystick/genSndRec/clk_core_BUFG
    SLICE_X44Y17         FDRE                                         r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141     1.947 r  veerwolf/Pmod_Joystick/genSndRec/CLKOUT_reg/Q
                         net (fo=4, routed)           0.310     2.257    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/sndRec
    SLICE_X44Y16         LUT6 (Prop_lut6_I4_O)        0.045     2.302 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[1]_i_2/O
                         net (fo=1, routed)           0.289     2.592    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[1]_i_2_n_0
    SLICE_X44Y14         LUT3 (Prop_lut3_I2_O)        0.045     2.637 r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.637    veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState[1]_i_1_n_0
    SLICE_X44Y14         FDRE                                         r  veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.550ns  (logic 0.965ns (62.247%)  route 0.585ns (37.753%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.588     1.834    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X63Y29         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.975 r  veerwolf/gpio_module/rgpio_oe_reg[23]/Q
                         net (fo=2, routed)           0.585     2.560    i_sw_IOBUF[7]_inst/T
    P2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.384 r  i_sw_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.384    i_sw[7]
    P2                                                                r  i_sw[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.560ns  (logic 0.965ns (61.853%)  route 0.595ns (38.147%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.587     1.833    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X65Y22         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.974 r  veerwolf/gpio_module/rgpio_oe_reg[20]/Q
                         net (fo=2, routed)           0.595     2.569    i_sw_IOBUF[4]_inst/T
    T1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.393 r  i_sw_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.393    i_sw[4]
    T1                                                                r  i_sw[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.575ns  (logic 0.988ns (62.713%)  route 0.587ns (37.287%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.597     1.843    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y43         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDPE (Prop_fdpe_C_Q)         0.164     2.007 r  veerwolf/gpio_module/rgpio_oe_reg[29]/Q
                         net (fo=2, routed)           0.587     2.595    i_sw_IOBUF[13]_inst/T
    L1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.419 r  i_sw_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.419    i_sw[13]
    L1                                                                r  i_sw[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.591ns  (logic 0.965ns (60.657%)  route 0.626ns (39.343%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.588     1.834    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X63Y29         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.975 r  veerwolf/gpio_module/rgpio_oe_reg[25]/Q
                         net (fo=2, routed)           0.626     2.601    i_sw_IOBUF[9]_inst/T
    N2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.425 r  i_sw_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.425    i_sw[9]
    N2                                                                r  i_sw[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 0.965ns (60.454%)  route 0.631ns (39.546%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.588     1.834    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X63Y29         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.975 r  veerwolf/gpio_module/rgpio_oe_reg[24]/Q
                         net (fo=2, routed)           0.631     2.606    i_sw_IOBUF[8]_inst/T
    P1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.430 r  i_sw_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.430    i_sw[8]
    P1                                                                r  i_sw[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.595ns  (logic 0.988ns (61.936%)  route 0.607ns (38.064%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.593     1.839    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y34         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDPE (Prop_fdpe_C_Q)         0.164     2.003 r  veerwolf/gpio_module/rgpio_oe_reg[28]/Q
                         net (fo=2, routed)           0.607     2.610    i_sw_IOBUF[12]_inst/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.434 r  i_sw_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.434    i_sw[12]
    M1                                                                r  i_sw[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 veerwolf/gpio_module/rgpio_oe_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 0.988ns (61.795%)  route 0.611ns (38.205%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.504     1.221    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.593     1.839    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y34         FDPE                                         r  veerwolf/gpio_module/rgpio_oe_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDPE (Prop_fdpe_C_Q)         0.164     2.003 r  veerwolf/gpio_module/rgpio_oe_reg[26]/Q
                         net (fo=2, routed)           0.611     2.614    i_sw_IOBUF[10]_inst/T
    N1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.438 r  i_sw_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.438    i_sw[10]
    N1                                                                r  i_sw[10] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            o_pmodD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 4.021ns (58.750%)  route 2.823ns (41.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.640    -2.314    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.796 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/Q
                         net (fo=1, routed)           2.823     1.027    lopt
    L4                   OBUF (Prop_obuf_I_O)         3.503     4.530 r  o_pmodD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.530    o_pmodD[0]
    L4                                                                r  o_pmodD[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            o_pmodD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.368ns (63.155%)  route 0.798ns (36.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.597    -0.807    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.643 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/n_trigger_reg_lopt_replica/Q
                         net (fo=1, routed)           0.798     0.155    lopt
    L4                   OBUF (Prop_obuf_I_O)         1.204     1.359 r  o_pmodD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.359    o_pmodD[0]
    L4                                                                r  o_pmodD[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_2_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.667    -2.214    vga_2_hdmi/serial_g/clk_x5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_2_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.742 r  vga_2_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.741    vga_2_hdmi/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     0.098 r  vga_2_hdmi/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.098    o_hdmi_d_n[1]
    R17                                                               r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.667    -2.214    vga_2_hdmi/serial_g/clk_x5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_2_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.742 r  vga_2_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.741    vga_2_hdmi/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     0.097 r  vga_2_hdmi/OBUFDS_G/O
                         net (fo=0)                   0.000     0.097    o_hdmi_d_p[1]
    R16                                                               r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 2.294ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.675    -2.206    vga_2_hdmi/serial_b/clk_x5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_2_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.734 r  vga_2_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.733    vga_2_hdmi/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    1.822     0.090 r  vga_2_hdmi/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.090    o_hdmi_d_n[0]
    T15                                                               r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.294ns  (logic 2.293ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.675    -2.206    vga_2_hdmi/serial_b/clk_x5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_2_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.734 r  vga_2_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.733    vga_2_hdmi/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     1.821     0.089 r  vga_2_hdmi/OBUFDS_B/O
                         net (fo=0)                   0.000     0.089    o_hdmi_d_p[0]
    R15                                                               r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.216    vga_2_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_2_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.744 r  vga_2_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.743    vga_2_hdmi/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     0.083 r  vga_2_hdmi/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.083    o_hdmi_clk_n
    T14                                                               r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.216    vga_2_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_2_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.744 r  vga_2_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.743    vga_2_hdmi/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     0.082 r  vga_2_hdmi/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.082    o_hdmi_clk_p
    R14                                                               r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 2.296ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.216    vga_2_hdmi/serial_r/clk_x5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_2_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.744 r  vga_2_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.743    vga_2_hdmi/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    1.824     0.082 r  vga_2_hdmi/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.082    o_hdmi_d_n[2]
    P16                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 2.295ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.336     1.336    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.281    -5.945 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.968    -3.976    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.880 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.216    vga_2_hdmi/serial_r/clk_x5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_2_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.744 r  vga_2_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.743    vga_2_hdmi/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     1.823     0.081 r  vga_2_hdmi/OBUFDS_R/O
                         net (fo=0)                   0.000     0.081    o_hdmi_d_p[2]
    N15                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_2_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.155ns  (logic 2.154ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.775    vga_2_hdmi/serial_r/clk_x5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_2_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.326 r  vga_2_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.325    vga_2_hdmi/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     1.705    -0.620 r  vga_2_hdmi/OBUFDS_R/O
                         net (fo=0)                   0.000    -0.620    o_hdmi_d_p[2]
    N15                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.156ns  (logic 2.155ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.775    vga_2_hdmi/serial_r/clk_x5
    OLOGIC_X0Y26         OSERDESE2                                    r  vga_2_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.326 r  vga_2_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.325    vga_2_hdmi/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    1.706    -0.619 r  vga_2_hdmi/OBUFDS_R/OB
                         net (fo=0)                   0.000    -0.619    o_hdmi_d_n[2]
    P16                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.157ns  (logic 2.156ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.775    vga_2_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_2_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.326 r  vga_2_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.325    vga_2_hdmi/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     1.707    -0.618 r  vga_2_hdmi/OBUFDS_CLK/O
                         net (fo=0)                   0.000    -0.618    o_hdmi_clk_p
    R14                                                               r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.158ns  (logic 2.157ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.775    vga_2_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_2_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.326 r  vga_2_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.325    vga_2_hdmi/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    1.708    -0.617 r  vga_2_hdmi/OBUFDS_CLK/OB
                         net (fo=0)                   0.000    -0.617    o_hdmi_clk_n
    T14                                                               r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.153ns  (logic 2.152ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.532    -2.766    vga_2_hdmi/serial_b/clk_x5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_2_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.317 r  vga_2_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.316    vga_2_hdmi/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     1.703    -0.613 r  vga_2_hdmi/OBUFDS_B/O
                         net (fo=0)                   0.000    -0.613    o_hdmi_d_p[0]
    R15                                                               r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.154ns  (logic 2.153ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.532    -2.766    vga_2_hdmi/serial_b/clk_x5
    OLOGIC_X0Y16         OSERDESE2                                    r  vga_2_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.317 r  vga_2_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.316    vga_2_hdmi/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    1.704    -0.612 r  vga_2_hdmi/OBUFDS_B/OB
                         net (fo=0)                   0.000    -0.612    o_hdmi_d_n[0]
    T15                                                               r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.170ns  (logic 2.169ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.525    -2.773    vga_2_hdmi/serial_g/clk_x5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_2_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.324 r  vga_2_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.323    vga_2_hdmi/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.720    -0.604 r  vga_2_hdmi/OBUFDS_G/O
                         net (fo=0)                   0.000    -0.604    o_hdmi_d_p[1]
    R16                                                               r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_2_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.968ns period=7.937ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.171ns  (logic 2.170ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkout2_buf/O
                         net (fo=8, routed)           1.525    -2.773    vga_2_hdmi/serial_g/clk_x5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_2_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.324 r  vga_2_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.323    vga_2_hdmi/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.721    -0.603 r  vga_2_hdmi/OBUFDS_G/OB
                         net (fo=0)                   0.000    -0.603    o_hdmi_d_n[1]
    R17                                                               r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     7.712    clk_gen/clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.800 f  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.814    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.667    clk_gen/clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.029ns (1.771%)  route 1.609ns (98.229%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    F14                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.517    25.517    clk_div_cmt_vga/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.319    22.198 f  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.710    22.908    clk_div_cmt_vga/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    22.937 f  clk_div_cmt_vga/inst/clkf_buf/O
                         net (fo=1, routed)           0.899    23.836    clk_div_cmt_vga/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.583ns  (logic 0.091ns (2.540%)  route 3.492ns (97.460%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.261     1.261    clk_div_cmt_vga/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.524    -6.263 r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.874    -4.389    clk_div_cmt_vga/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    -4.298 r  clk_div_cmt_vga/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -2.680    clk_div_cmt_vga/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_div_cmt_vga/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_2 fall edge)
                                                      5.000     5.000 f  
    F14                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     5.480    clk_div_cmt_hc_sr04/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.339 f  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.873    clk_div_cmt_hc_sr04/inst/clkfbout_clk_wiz_2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.902 f  clk_div_cmt_hc_sr04/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     3.713    clk_div_cmt_hc_sr04/inst/clkfbout_buf_clk_wiz_2
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clkfbout_clk_wiz_2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -2.926    clk_div_cmt_hc_sr04/inst/clkfbout_buf_clk_wiz_2
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CF_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.733ns  (logic 4.163ns (61.822%)  route 2.571ns (38.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.596     4.054    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CF_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     4.532 r  CF_1_reg/Q
                         net (fo=1, routed)           2.571     7.103    CF_1_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.685    10.788 r  CF_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.788    CF_1
    H4                                                                r  CF_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 4.006ns (61.475%)  route 2.511ns (38.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.596     4.054    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CB_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     4.572 r  CB_1_reg/Q
                         net (fo=1, routed)           2.511     7.083    CB_1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.488    10.572 r  CB_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.572    CB_1
    J3                                                                r  CB_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CG_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.278ns  (logic 4.170ns (66.428%)  route 2.108ns (33.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.596     4.054    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CG_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.478     4.532 r  CG_1_reg/Q
                         net (fo=1, routed)           2.108     6.640    CG_1_OBUF
    D1                   OBUF (Prop_obuf_I_O)         3.692    10.332 r  CG_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.332    CG_1
    D1                                                                r  CG_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.134ns  (logic 4.043ns (65.908%)  route 2.091ns (34.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.596     4.054    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CA_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     4.572 r  CA_1_reg/Q
                         net (fo=1, routed)           2.091     6.664    CA_1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.525    10.188 r  CA_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.188    CA_1
    F4                                                                r  CA_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CE_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 4.049ns (66.836%)  route 2.009ns (33.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.596     4.054    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CE_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     4.572 r  CE_1_reg/Q
                         net (fo=1, routed)           2.009     6.581    CE_1_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.531    10.112 r  CE_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.112    CE_1
    B1                                                                r  CE_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CD_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 4.049ns (68.005%)  route 1.905ns (31.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.596     4.054    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CD_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     4.572 r  CD_1_reg/Q
                         net (fo=1, routed)           1.905     6.477    CD_1_OBUF
    C2                   OBUF (Prop_obuf_I_O)         3.531    10.008 r  CD_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.008    CD_1
    C2                                                                r  CD_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 4.000ns (70.510%)  route 1.673ns (29.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=10, routed)          2.712     4.170    clk_IBUF
    SLICE_X65Y66         FDRE                                         r  CC_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.456     4.626 r  CC_1_reg/Q
                         net (fo=1, routed)           1.673     6.299    CC_1_OBUF
    D2                   OBUF (Prop_obuf_I_O)         3.544     9.844 r  CC_1_OBUF_inst/O
                         net (fo=0)                   0.000     9.844    CC_1
    D2                                                                r  CC_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CC_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.386ns (80.861%)  route 0.328ns (19.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.176     1.402    clk_IBUF
    SLICE_X65Y66         FDRE                                         r  CC_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  CC_1_reg/Q
                         net (fo=1, routed)           0.328     1.871    CC_1_OBUF
    D2                   OBUF (Prop_obuf_I_O)         1.245     3.116 r  CC_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.116    CC_1
    D2                                                                r  CC_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CD_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.396ns (76.957%)  route 0.418ns (23.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.151     1.378    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CD_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.542 r  CD_1_reg/Q
                         net (fo=1, routed)           0.418     1.959    CD_1_OBUF
    C2                   OBUF (Prop_obuf_I_O)         1.232     3.191 r  CD_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.191    CD_1
    C2                                                                r  CD_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CE_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.395ns (74.291%)  route 0.483ns (25.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.151     1.378    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CE_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.542 r  CE_1_reg/Q
                         net (fo=1, routed)           0.483     2.024    CE_1_OBUF
    B1                   OBUF (Prop_obuf_I_O)         1.231     3.256 r  CE_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.256    CE_1
    B1                                                                r  CE_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.390ns (72.993%)  route 0.514ns (27.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.151     1.378    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CA_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.542 r  CA_1_reg/Q
                         net (fo=1, routed)           0.514     2.056    CA_1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.226     3.281 r  CA_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.281    CA_1
    F4                                                                r  CA_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CG_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.422ns (72.607%)  route 0.537ns (27.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.151     1.378    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CG_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148     1.526 r  CG_1_reg/Q
                         net (fo=1, routed)           0.537     2.062    CG_1_OBUF
    D1                   OBUF (Prop_obuf_I_O)         1.274     3.336 r  CG_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.336    CG_1
    D1                                                                r  CG_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CB_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.354ns (66.149%)  route 0.693ns (33.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.151     1.378    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CB_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.542 r  CB_1_reg/Q
                         net (fo=1, routed)           0.693     2.234    CB_1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.190     3.424 r  CB_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.424    CB_1
    J3                                                                r  CB_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CF_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.411ns (65.543%)  route 0.742ns (34.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.151     1.378    clk_IBUF
    SLICE_X64Y83         FDRE                                         r  CF_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.148     1.526 r  CF_1_reg/Q
                         net (fo=1, routed)           0.742     2.267    CF_1_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.263     3.530 r  CF_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.530    CF_1
    H4                                                                r  CF_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_core

Max Delay         15556 Endpoints
Min Delay         15556 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.725ns  (logic 13.200ns (28.868%)  route 32.525ns (71.132%))
  Logic Levels:           53  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=5 LUT4=5 LUT5=7 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          1.748    39.383    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124    39.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.757    40.263    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124    40.387 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    40.387    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    40.965 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/O[2]
                         net (fo=47, routed)          1.442    42.407    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/O[1]
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.301    42.708 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_9__26/O
                         net (fo=1, routed)           0.000    42.708    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_9__26_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.221 f  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           1.019    44.240    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124    44.364 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__597/O
                         net (fo=2, routed)           0.810    45.174    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/sel_red1_3
    SLICE_X14Y36         LUT4 (Prop_lut4_I0_O)        0.124    45.298 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106/O
                         net (fo=1, routed)           0.303    45.601    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I1_O)        0.124    45.725 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__591/O
                         net (fo=1, routed)           0.000    45.725    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_2
    SLICE_X14Y37         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.449     5.774    veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/clk_core_BUFG
    SLICE_X14Y37         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.884ns  (logic 12.409ns (27.647%)  route 32.474ns (72.353%))
  Logic Levels:           50  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=7 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    39.647    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    39.771 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    41.193    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    41.317 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    41.317    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    41.853 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    42.539    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    42.852 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    43.285    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    43.409 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.475    44.884    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X40Y42         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.449     5.774    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X40Y42         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[9]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.874ns  (logic 12.952ns (28.863%)  route 31.922ns (71.137%))
  Logic Levels:           51  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=7 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          1.748    39.383    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124    39.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.757    40.263    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124    40.387 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    40.387    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    40.965 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/O[2]
                         net (fo=47, routed)          1.442    42.407    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/O[1]
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.301    42.708 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_9__26/O
                         net (fo=1, routed)           0.000    42.708    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_9__26_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.221 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           1.037    44.258    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    44.382 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__595/O
                         net (fo=2, routed)           0.492    44.874    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/sel_red1_1
    SLICE_X15Y35         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.448     5.773    veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/clk_core_BUFG
    SLICE_X15Y35         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[1].selred1/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.851ns  (logic 12.952ns (28.878%)  route 31.899ns (71.122%))
  Logic Levels:           51  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=7 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          1.748    39.383    veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124    39.507 r  veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__41/O
                         net (fo=103, routed)         0.757    40.263    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124    40.387 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    40.387    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    40.965 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/O[2]
                         net (fo=47, routed)          1.442    42.407    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/O[1]
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.301    42.708 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_9__26/O
                         net (fo=1, routed)           0.000    42.708    veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_9__26_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    43.221 r  veerwolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           1.015    44.236    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124    44.360 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__593/O
                         net (fo=2, routed)           0.491    44.851    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/sel_red1_0
    SLICE_X14Y36         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.448     5.773    veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/clk_core_BUFG
    SLICE_X14Y36         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/mem_bank[0].selred1/dout_reg[0]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.821ns  (logic 12.409ns (27.686%)  route 32.412ns (72.314%))
  Logic Levels:           50  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=7 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    39.647    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    39.771 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    41.193    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    41.317 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    41.317    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    41.853 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    42.539    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    42.852 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    43.285    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    43.409 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.412    44.821    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X40Y43         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.450     5.775    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X40Y43         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[14]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.801ns  (logic 12.409ns (27.698%)  route 32.392ns (72.302%))
  Logic Levels:           50  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=7 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    39.647    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    39.771 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    41.193    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    41.317 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    41.317    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    41.853 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    42.539    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    42.852 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    43.285    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    43.409 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.392    44.801    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X43Y45         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.450     5.775    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X43Y45         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[37]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[38]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.801ns  (logic 12.409ns (27.698%)  route 32.392ns (72.302%))
  Logic Levels:           50  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=7 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    39.647    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    39.771 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    41.193    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    41.317 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    41.317    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    41.853 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    42.539    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    42.852 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    43.285    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    43.409 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.392    44.801    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X43Y45         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.450     5.775    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X43Y45         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[38]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[35]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.760ns  (logic 12.409ns (27.724%)  route 32.351ns (72.276%))
  Logic Levels:           50  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=7 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    39.647    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    39.771 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    41.193    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    41.317 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    41.317    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    41.853 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    42.539    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    42.852 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    43.285    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    43.409 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.351    44.760    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X42Y44         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.450     5.775    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X42Y44         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[35]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.760ns  (logic 12.409ns (27.724%)  route 32.351ns (72.276%))
  Logic Levels:           50  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=7 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    39.647    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    39.771 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    41.193    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    41.317 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    41.317    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    41.853 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    42.539    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    42.852 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    43.285    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    43.409 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.351    44.760    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X42Y44         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.450     5.775    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X42Y44         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[36]/C

Slack:                    inf
  Source:                 veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[33]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.716ns  (logic 12.409ns (27.751%)  route 32.307ns (72.249%))
  Logic Levels:           50  (CARRY4=15 DSP48E1=1 LUT2=2 LUT3=5 LUT4=4 LUT5=7 LUT6=16)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y50          DSP48E1                      0.000     0.000 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    veerwolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.639     3.641 r  veerwolf/rvtop/veer/exu/i_mul/prod_x0__2/P[1]
                         net (fo=2, routed)           1.277     4.918    veerwolf/rvtop/veer/exu/i_mul/p_1_in[18]
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.124     5.042 r  veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3/O
                         net (fo=1, routed)           0.000     5.042    veerwolf/rvtop/veer/exu/i_mul/dout[19]_i_12__3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.422 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.009     5.431    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_6_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.548 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.548    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.665 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.665    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.782 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.782    veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.899 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.899    veerwolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.016 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.016    veerwolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.133 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.133    veerwolf/rvtop/veer/exu/i_mul/dout_reg[11]_i_6_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.250 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.250    veerwolf/rvtop/veer/exu/i_mul/dout_reg[15]_i_5_n_0
    SLICE_X12Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.367 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.367    veerwolf/rvtop/veer/exu/i_mul/dout_reg[19]_i_5_n_0
    SLICE_X12Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.484 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.484    veerwolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_6__0_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.601 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.601    veerwolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_7_n_0
    SLICE_X12Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.916 r  veerwolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.676     7.592    veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6[3]
    SLICE_X17Y127        LUT5 (Prop_lut5_I0_O)        0.307     7.899 r  veerwolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_4__43/O
                         net (fo=2, routed)           1.799     9.698    veerwolf/rvtop/veer/exu/i_mul_n_31
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.150     9.848 r  veerwolf/rvtop/veer/exu/dout[31]_i_2__0/O
                         net (fo=3, routed)           1.105    10.953    veerwolf/rvtop/veer/exu/exu_i0_result_x[31]
    SLICE_X16Y102        LUT5 (Prop_lut5_I4_O)        0.326    11.279 r  veerwolf/rvtop/veer/exu/dout[31]_i_5/O
                         net (fo=2, routed)           0.650    11.929    veerwolf/rvtop/veer/exu/i0_rs2_bypass_data_d_0[31]
    SLICE_X16Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.053 r  veerwolf/rvtop/veer/exu/dout[31]_i_1/O
                         net (fo=14, routed)          1.521    13.574    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs2_d_0[31]
    SLICE_X41Y113        LUT2 (Prop_lut2_I0_O)        0.150    13.724 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_3/O
                         net (fo=2, routed)           0.814    14.538    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_0_in8_in
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.332    14.870 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7/O
                         net (fo=1, routed)           0.000    14.870    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_7_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.271 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.271    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.542 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_9__0/CO[0]
                         net (fo=1, routed)           0.421    15.963    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/cout
    SLICE_X37Y116        LUT6 (Prop_lut6_I4_O)        0.373    16.336 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0/O
                         net (fo=4, routed)           0.596    16.932    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_5__0_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    17.056 r  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1/O
                         net (fo=7, routed)           1.053    18.110    veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[50]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.124    18.234 f  veerwolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.880    19.113    veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X39Y118        LUT5 (Prop_lut5_I2_O)        0.120    19.233 f  veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.214    21.447    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.327    21.774 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__3/O
                         net (fo=5, routed)           0.461    22.235    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X61Y87         LUT4 (Prop_lut4_I0_O)        0.124    22.359 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.421    22.780    veerwolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X58Y87         LUT5 (Prop_lut5_I2_O)        0.124    22.904 r  veerwolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          1.220    24.124    veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout_reg[0]_2
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.120    24.244 f  veerwolf/rvtop/veer/ifu/mem_ctl/wr_flop[4].byp_data_valid_ff/dout[0]_i_1__253/O
                         net (fo=2, routed)           0.468    24.712    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/ic_miss_buff_data_valid_in[1]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.327    25.039 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4/O
                         net (fo=1, routed)           0.407    25.446    veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_4_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.570 r  veerwolf/rvtop/veer/ifu/mem_ctl/imb_f_ff/genblock.dff/genblock.dffs/i___124_i_1/O
                         net (fo=1, routed)           0.296    25.866    veerwolf/rvtop/veer/ifu/mem_ctl_n_190
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    25.990 f  veerwolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.631    26.621    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X55Y86         LUT6 (Prop_lut6_I4_O)        0.124    26.745 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          1.480    28.225    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X47Y75         LUT4 (Prop_lut4_I3_O)        0.124    28.349 r  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          0.844    29.193    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.317 f  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33/O
                         net (fo=1, routed)           0.509    29.826    veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_7__33_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.950 r  veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[0]_i_4__70/O
                         net (fo=1, routed)           0.814    30.764    veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[0]_4
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.124    30.888 f  veerwolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[0]_i_2__217/O
                         net (fo=2, routed)           0.941    31.829    veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[0]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    31.953 f  veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.436    32.389    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124    32.513 r  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           1.027    33.541    veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.665 f  veerwolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.500    34.165    veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__4
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    34.289 f  veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.299    35.588    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    35.712 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__4/O
                         net (fo=2, routed)           0.798    36.511    veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.124    36.635 r  veerwolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__576/O
                         net (fo=4, routed)           0.876    37.511    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.124    37.635 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__4/O
                         net (fo=23, routed)          2.012    39.647    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    39.771 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[4]_i_1__6/O
                         net (fo=11, routed)          1.422    41.193    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/iccm_rw_addr[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124    41.317 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0/O
                         net (fo=1, routed)           0.000    41.317    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_7__0_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    41.853 r  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_3__0/CO[2]
                         net (fo=1, routed)           0.686    42.539    veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/mem/iccm.iccm/redundant_data0_en3
    SLICE_X15Y37         LUT6 (Prop_lut6_I1_O)        0.313    42.852 f  veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/i___22_i_2__0/O
                         net (fo=1, routed)           0.433    43.285    veerwolf/rvtop/mem/dout_reg[0]_10
    SLICE_X15Y37         LUT3 (Prop_lut3_I2_O)        0.124    43.409 r  veerwolf/rvtop/mem/i___22/O
                         net (fo=39, routed)          1.307    44.716    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[0]_3
    SLICE_X37Y44         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.569    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.582     4.234    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.325 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       1.448     5.773    veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/clk_core_BUFG
    SLICE_X37Y44         FDCE                                         r  veerwolf/rvtop/mem/iccm.iccm/r0_data/genblock.dffs/dout_reg[33]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[11]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.234ns (44.151%)  route 0.296ns (55.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  i_sw[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[11]_inst/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  i_sw_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           0.296     0.530    veerwolf/gpio_module/sync_reg[31]_0[11]
    SLICE_X64Y35         FDCE                                         r  veerwolf/gpio_module/sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.863     2.389    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y35         FDCE                                         r  veerwolf/gpio_module/sync_reg[27]/C

Slack:                    inf
  Source:                 i_sw[9]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.224ns (39.727%)  route 0.340ns (60.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  i_sw[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[9]_inst/IO
    N2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_sw_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           0.340     0.563    veerwolf/gpio_module/sync_reg[31]_0[9]
    SLICE_X64Y32         FDCE                                         r  veerwolf/gpio_module/sync_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.860     2.386    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y32         FDCE                                         r  veerwolf/gpio_module/sync_reg[25]/C

Slack:                    inf
  Source:                 i_sw[15]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.218ns (38.279%)  route 0.352ns (61.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  i_sw[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[15]_inst/IO
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_sw_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           0.352     0.570    veerwolf/gpio_module/sync_reg[31]_0[15]
    SLICE_X65Y43         FDCE                                         r  veerwolf/gpio_module/sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.868     2.394    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X65Y43         FDCE                                         r  veerwolf/gpio_module/sync_reg[31]/C

Slack:                    inf
  Source:                 i_sw[10]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.220ns (37.796%)  route 0.362ns (62.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  i_sw[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[10]_inst/IO
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_sw_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           0.362     0.581    veerwolf/gpio_module/sync_reg[31]_0[10]
    SLICE_X62Y33         FDCE                                         r  veerwolf/gpio_module/sync_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.861     2.387    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X62Y33         FDCE                                         r  veerwolf/gpio_module/sync_reg[26]/C

Slack:                    inf
  Source:                 i_sw[1]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.222ns (37.211%)  route 0.375ns (62.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_sw[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[1]_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  i_sw_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           0.375     0.597    veerwolf/gpio_module/sync_reg[31]_0[1]
    SLICE_X63Y20         FDCE                                         r  veerwolf/gpio_module/sync_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.857     2.383    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X63Y20         FDCE                                         r  veerwolf/gpio_module/sync_reg[17]/C

Slack:                    inf
  Source:                 i_sw[14]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.225ns (37.662%)  route 0.373ns (62.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  i_sw[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[14]_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_sw_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           0.373     0.598    veerwolf/gpio_module/sync_reg[31]_0[14]
    SLICE_X65Y40         FDCE                                         r  veerwolf/gpio_module/sync_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.867     2.393    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X65Y40         FDCE                                         r  veerwolf/gpio_module/sync_reg[30]/C

Slack:                    inf
  Source:                 i_sw[2]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.221ns (36.677%)  route 0.381ns (63.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  i_sw[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[2]_inst/IO
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_sw_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           0.381     0.602    veerwolf/gpio_module/sync_reg[31]_0[2]
    SLICE_X64Y15         FDCE                                         r  veerwolf/gpio_module/sync_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.862     2.388    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y15         FDCE                                         r  veerwolf/gpio_module/sync_reg[18]/C

Slack:                    inf
  Source:                 i_sw[12]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.218ns (35.619%)  route 0.395ns (64.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  i_sw[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[12]_inst/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_sw_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           0.395     0.613    veerwolf/gpio_module/sync_reg[31]_0[12]
    SLICE_X64Y35         FDCE                                         r  veerwolf/gpio_module/sync_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.863     2.389    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y35         FDCE                                         r  veerwolf/gpio_module/sync_reg[28]/C

Slack:                    inf
  Source:                 i_sw[7]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.225ns (36.588%)  route 0.390ns (63.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  i_sw[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[7]_inst/IO
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_sw_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           0.390     0.615    veerwolf/gpio_module/sync_reg[31]_0[7]
    SLICE_X64Y27         FDCE                                         r  veerwolf/gpio_module/sync_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.855     2.381    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X64Y27         FDCE                                         r  veerwolf/gpio_module/sync_reg[23]/C

Slack:                    inf
  Source:                 i_sw[13]
                            (input port)
  Destination:            veerwolf/gpio_module/sync_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.217ns (35.272%)  route 0.398ns (64.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  i_sw[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[13]_inst/IO
    L1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_sw_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           0.398     0.615    veerwolf/gpio_module/sync_reg[31]_0[13]
    SLICE_X65Y44         FDCE                                         r  veerwolf/gpio_module/sync_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.895    clk_gen/clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.550     1.498    clk_core
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.527 r  clk_core_BUFG_inst/O
                         net (fo=12654, routed)       0.868     2.394    veerwolf/gpio_module/clk_core_BUFG
    SLICE_X65Y44         FDCE                                         r  veerwolf/gpio_module/sync_reg[29]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_2

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 1.570ns (30.839%)  route 3.520ns (69.161%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT3 (Prop_lut3_I2_O)        0.124     3.996 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2/O
                         net (fo=33, routed)          1.093     5.089    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2_n_0
    SLICE_X64Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.523    -2.844    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[0]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 1.596ns (31.786%)  route 3.424ns (68.214%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.150     4.022 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.997     5.019    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.521    -2.846    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[29]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 1.596ns (31.786%)  route 3.424ns (68.214%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.150     4.022 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.997     5.019    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.521    -2.846    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[30]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 1.596ns (31.786%)  route 3.424ns (68.214%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.150     4.022 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.997     5.019    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.521    -2.846    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[31]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 1.596ns (31.786%)  route 3.424ns (68.214%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.150     4.022 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.997     5.019    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.521    -2.846    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y7          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[32]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.570ns (31.757%)  route 3.373ns (68.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT3 (Prop_lut3_I2_O)        0.124     3.996 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2/O
                         net (fo=33, routed)          0.946     4.942    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2_n_0
    SLICE_X63Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.523    -2.844    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[1]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.570ns (31.757%)  route 3.373ns (68.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT3 (Prop_lut3_I2_O)        0.124     3.996 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2/O
                         net (fo=33, routed)          0.946     4.942    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2_n_0
    SLICE_X63Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.523    -2.844    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[2]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.570ns (31.757%)  route 3.373ns (68.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT3 (Prop_lut3_I2_O)        0.124     3.996 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2/O
                         net (fo=33, routed)          0.946     4.942    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2_n_0
    SLICE_X63Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.523    -2.844    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[3]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 1.570ns (31.757%)  route 3.373ns (68.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 r  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT3 (Prop_lut3_I2_O)        0.124     3.996 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2/O
                         net (fo=33, routed)          0.946     4.942    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2_n_0
    SLICE_X63Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.523    -2.844    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y0          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[4]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.881ns  (logic 1.596ns (32.688%)  route 3.286ns (67.312%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         1.446     1.446 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           2.427     3.872    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.150     4.022 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.859     4.881    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162     1.162    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         1.522    -2.845    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X63Y6          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/prev_echo_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.214ns (19.999%)  route 0.855ns (80.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.855     1.069    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/prev_echo_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X65Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/prev_echo_pulse_reg/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.258ns (19.361%)  route 1.073ns (80.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.968     1.181    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.044     1.225 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.106     1.331    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[10]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.258ns (19.361%)  route 1.073ns (80.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.968     1.181    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.044     1.225 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.106     1.331    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[11]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.258ns (19.361%)  route 1.073ns (80.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.968     1.181    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.044     1.225 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.106     1.331    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[12]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.258ns (19.361%)  route 1.073ns (80.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.968     1.181    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.044     1.225 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.106     1.331    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[1]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.258ns (19.361%)  route 1.073ns (80.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.968     1.181    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.044     1.225 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.106     1.331    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[3]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.258ns (19.361%)  route 1.073ns (80.639%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.968     1.181    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.044     1.225 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.106     1.331    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X64Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[9]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.258ns (18.490%)  route 1.136ns (81.510%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.968     1.181    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.044     1.225 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.168     1.394    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[13]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.258ns (18.490%)  route 1.136ns (81.510%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.968     1.181    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.044     1.225 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.168     1.394    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[14]/C

Slack:                    inf
  Source:                 i_pmodD[0]
                            (input port)
  Destination:            veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.258ns (18.490%)  route 1.136ns (81.510%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 f  i_pmodD[0] (IN)
                         net (fo=0)                   0.000     0.000    i_pmodD[0]
    N4                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  i_pmodD_IBUF[0]_inst/O
                         net (fo=4, routed)           0.968     1.181    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/i_pmodD_IBUF[0]
    SLICE_X64Y2          LUT4 (Prop_lut4_I0_O)        0.044     1.225 r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_1/O
                         net (fo=66, routed)          0.168     1.394    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    clk_div_cmt_hc_sr04/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  clk_div_cmt_hc_sr04/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    clk_div_cmt_hc_sr04/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  clk_div_cmt_hc_sr04/inst/clkout1_buf/O
                         net (fo=127, routed)         0.869    -1.230    veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/counter_reg[0]_0
    SLICE_X62Y2          FDRE                                         r  veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/output_cnt_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dmi

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 0.146ns (3.944%)  route 3.556ns (96.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.589     3.702    tap/dmi_0
    SLICE_X9Y0           FDRE                                         r  tap/dmi_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X9Y0           FDRE                                         r  tap/dmi_reg[15]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.146ns (4.156%)  route 3.367ns (95.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.399     3.513    tap/dmi_0
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[16]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.146ns (4.156%)  route 3.367ns (95.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.399     3.513    tap/dmi_0
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[17]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.146ns (4.156%)  route 3.367ns (95.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.399     3.513    tap/dmi_0
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[18]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.146ns (4.156%)  route 3.367ns (95.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.399     3.513    tap/dmi_0
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X8Y0           FDRE                                         r  tap/dmi_reg[19]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.373ns  (logic 0.146ns (4.329%)  route 3.227ns (95.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.259     3.373    tap/dmi_0
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[10]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.373ns  (logic 0.146ns (4.329%)  route 3.227ns (95.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.259     3.373    tap/dmi_0
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[11]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.373ns  (logic 0.146ns (4.329%)  route 3.227ns (95.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.259     3.373    tap/dmi_0
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.373ns  (logic 0.146ns (4.329%)  route 3.227ns (95.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.259     3.373    tap/dmi_0
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.373ns  (logic 0.146ns (4.329%)  route 3.227ns (95.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           1.967     1.967    tap/dmi_sel
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.146     2.113 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.259     3.373    tap/dmi_0
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.268     1.268    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.359 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.451     2.811    tap/dmi_tck
    SLICE_X8Y1           FDRE                                         r  tap/dmi_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/TDI
                            (internal pin)
  Destination:            tap/dmi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.000ns (0.000%)  route 0.803ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TDI
                         net (fo=1, routed)           0.803     0.803    tap/dmi_tdi
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y3           FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.048ns (4.046%)  route 1.138ns (95.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           0.765     0.765    tap/dmi_shift
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.048     0.813 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.374     1.186    tap/dmi_0
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.048ns (4.046%)  route 1.138ns (95.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           0.765     0.765    tap/dmi_shift
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.048     0.813 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.374     1.186    tap/dmi_0
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.048ns (4.046%)  route 1.138ns (95.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           0.765     0.765    tap/dmi_shift
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.048     0.813 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.374     1.186    tap/dmi_0
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SHIFT
                            (internal pin)
  Destination:            tap/dmi_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.048ns (4.046%)  route 1.138ns (95.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SHIFT
                         net (fo=3, routed)           0.765     0.765    tap/dmi_shift
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.048     0.813 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.374     1.186    tap/dmi_0
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.864     1.546    tap/dmi_tck
    SLICE_X7Y4           FDSE                                         r  tap/dmi_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.045ns (3.641%)  route 1.191ns (96.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.785     0.785    tap/dmi_capture
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.830 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.236    tap/dmi[31]_i_1_n_0
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.865     1.547    tap/dmi_tck
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[21]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.045ns (3.641%)  route 1.191ns (96.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.785     0.785    tap/dmi_capture
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.830 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.236    tap/dmi[31]_i_1_n_0
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.865     1.547    tap/dmi_tck
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[22]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.045ns (3.641%)  route 1.191ns (96.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.785     0.785    tap/dmi_capture
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.830 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.236    tap/dmi[31]_i_1_n_0
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.865     1.547    tap/dmi_tck
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[23]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.045ns (3.641%)  route 1.191ns (96.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.785     0.785    tap/dmi_capture
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.830 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.236    tap/dmi[31]_i_1_n_0
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.865     1.547    tap/dmi_tck
    SLICE_X7Y2           FDRE                                         r  tap/dmi_reg[26]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.045ns (3.641%)  route 1.191ns (96.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           0.785     0.785    tap/dmi_capture
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.830 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.406     1.236    tap/dmi[31]_i_1_n_0
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.653     0.653    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.682 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.865     1.547    tap/dmi_tck
    SLICE_X6Y2           FDRE                                         r  tap/dmi_reg[27]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dtmcs

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 0.157ns (3.989%)  route 3.779ns (96.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.779     3.779    tap/dtmcs_capture
    SLICE_X8Y13          LUT3 (Prop_lut3_I1_O)        0.157     3.936 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.936    tap/dtmcs[5]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.903ns  (logic 0.124ns (3.177%)  route 3.779ns (96.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.779     3.779    tap/dtmcs_capture
    SLICE_X8Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.903 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     3.903    tap/dtmcs[4]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.124ns (3.200%)  route 3.751ns (96.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           1.492     1.492    tap/dtmcs_sel
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.259     3.875    tap/dtmcs_r1
    SLICE_X12Y14         FDRE                                         r  tap/dtmcs_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X12Y14         FDRE                                         r  tap/dtmcs_r_reg[8]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.875ns  (logic 0.124ns (3.200%)  route 3.751ns (96.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           1.492     1.492    tap/dtmcs_sel
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.259     3.875    tap/dtmcs_r1
    SLICE_X12Y14         FDRE                                         r  tap/dtmcs_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X12Y14         FDRE                                         r  tap/dtmcs_r_reg[9]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SHIFT
                            (internal pin)
  Destination:            tap/dtmcs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 0.153ns (4.037%)  route 3.637ns (95.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SHIFT
                         net (fo=1, routed)           1.432     1.432    tap/dtmcs_shift
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.153     1.585 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.205     3.790    tap/dtmcs_2
    SLICE_X14Y13         FDRE                                         r  tap/dtmcs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X14Y13         FDRE                                         r  tap/dtmcs_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SHIFT
                            (internal pin)
  Destination:            tap/dtmcs_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 0.153ns (4.037%)  route 3.637ns (95.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SHIFT
                         net (fo=1, routed)           1.432     1.432    tap/dtmcs_shift
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.153     1.585 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.205     3.790    tap/dtmcs_2
    SLICE_X14Y13         FDRE                                         r  tap/dtmcs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X14Y13         FDRE                                         r  tap/dtmcs_reg[7]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.735ns  (logic 0.124ns (3.320%)  route 3.611ns (96.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           1.492     1.492    tap/dtmcs_sel
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     1.616 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          2.119     3.735    tap/dtmcs_r1
    SLICE_X12Y13         FDRE                                         r  tap/dtmcs_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X12Y13         FDRE                                         r  tap/dtmcs_r_reg[7]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.699ns  (logic 0.124ns (3.353%)  route 3.575ns (96.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.575     3.575    tap/dtmcs_capture
    SLICE_X8Y13          LUT3 (Prop_lut3_I1_O)        0.124     3.699 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     3.699    tap/dtmcs[2]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[2]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.692ns  (logic 0.117ns (3.169%)  route 3.575ns (96.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.575     3.575    tap/dtmcs_capture
    SLICE_X8Y13          LUT3 (Prop_lut3_I1_O)        0.117     3.692 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     3.692    tap/dtmcs[3]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X8Y13          FDRE                                         r  tap/dtmcs_reg[3]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SHIFT
                            (internal pin)
  Destination:            tap/dtmcs_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 0.153ns (4.192%)  route 3.497ns (95.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SHIFT
                         net (fo=1, routed)           1.432     1.432    tap/dtmcs_shift
    SLICE_X9Y29          LUT3 (Prop_lut3_I1_O)        0.153     1.585 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          2.065     3.650    tap/dtmcs_2
    SLICE_X14Y14         FDRE                                         r  tap/dtmcs_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.151     1.151    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.242 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.445     2.688    tap/dtmcs_tck
    SLICE_X14Y14         FDRE                                         r  tap/dtmcs_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/TDI
                            (internal pin)
  Destination:            tap/dtmcs_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.000ns (0.000%)  route 0.712ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TDI
                         net (fo=1, routed)           0.712     0.712    tap/dtmcs_tdi
    SLICE_X2Y24          FDRE                                         r  tap/dtmcs_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.850     1.457    tap/dtmcs_tck
    SLICE_X2Y24          FDRE                                         r  tap/dtmcs_reg[40]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.044ns (5.578%)  route 0.745ns (94.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           0.745     0.745    tap/dtmcs_sel
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.044     0.789 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.789    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.462    tap/dtmcs_tck
    SLICE_X0Y29          FDRE                                         r  tap/dtmcs_r_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.698%)  route 0.745ns (94.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           0.745     0.745    tap/dtmcs_sel
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.045     0.790 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.790    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.462    tap/dtmcs_tck
    SLICE_X0Y29          FDRE                                         r  tap/dtmcs_r_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.043ns (5.016%)  route 0.814ns (94.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           0.544     0.544    tap/dtmcs_sel
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.043     0.587 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          0.270     0.857    tap/dtmcs_2
    SLICE_X1Y29          FDRE                                         r  tap/dtmcs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.462    tap/dtmcs_tck
    SLICE_X1Y29          FDRE                                         r  tap/dtmcs_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.045ns (4.936%)  route 0.867ns (95.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.867     0.867    tap/dtmcs_capture
    SLICE_X6Y22          LUT3 (Prop_lut3_I1_O)        0.045     0.912 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     0.912    tap/dtmcs[32]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.851     1.458    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[32]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.045ns (4.925%)  route 0.869ns (95.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           0.544     0.544    tap/dtmcs_sel
    SLICE_X9Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.589 r  tap/dtmcs[40]_i_1/O
                         net (fo=9, routed)           0.324     0.914    tap/dtmcs[40]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  tap/dtmcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.462    tap/dtmcs_tck
    SLICE_X1Y29          FDRE                                         r  tap/dtmcs_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.049ns (5.352%)  route 0.867ns (94.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.867     0.867    tap/dtmcs_capture
    SLICE_X6Y22          LUT3 (Prop_lut3_I1_O)        0.049     0.916 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     0.916    tap/dtmcs[33]_i_2_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.851     1.458    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[33]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.045ns (4.888%)  route 0.876ns (95.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.876     0.876    tap/dtmcs_capture
    SLICE_X6Y22          LUT3 (Prop_lut3_I1_O)        0.045     0.921 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     0.921    tap/dtmcs[30]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.851     1.458    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[30]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.049ns (5.299%)  route 0.876ns (94.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          0.876     0.876    tap/dtmcs_capture
    SLICE_X6Y22          LUT3 (Prop_lut3_I1_O)        0.049     0.925 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     0.925    tap/dtmcs[31]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.851     1.458    tap/dtmcs_tck
    SLICE_X6Y22          FDRE                                         r  tap/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SEL
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.045ns (4.547%)  route 0.945ns (95.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SEL
                         net (fo=5, routed)           0.661     0.661    tap/dtmcs_sel
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.706 r  tap/dtmcs_r[40]_i_1/O
                         net (fo=39, routed)          0.284     0.990    tap/dtmcs_r1
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.578     0.578    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.607 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.850     1.457    tap/dtmcs_tck
    SLICE_X1Y24          FDRE                                         r  tap/dtmcs_r_reg[35]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_idcode

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/SEL
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.507ns  (logic 0.124ns (8.231%)  route 1.383ns (91.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/SEL
                         net (fo=1, routed)           1.383     1.383    tap/idcode_sel
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.124     1.507 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.507    tap/idcode[0]_i_1_n_0
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.046     1.046    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/CAPTURE
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.045ns (9.711%)  route 0.418ns (90.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/CAPTURE
                         net (fo=1, routed)           0.418     0.418    tap/idcode_capture
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.045     0.463 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    tap/idcode[0]_i_1_n_0
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.544     0.544    tap/idcode_tck
    SLICE_X28Y31         FDRE                                         r  tap/idcode_reg[0]/C





