$date
	Fri Apr 18 23:22:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! e [3:0] $end
$var reg 4 " b [3:0] $end
$scope module dut $end
$var wire 4 # b [3:0] $end
$var wire 10 $ w [9:0] $end
$var wire 4 % e [3:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b11 %
b1000011100 $
b0 #
b0 "
b11 !
$end
#5
b100 !
b100 %
b1001100 $
b1 "
b1 #
b1 &
#10
b101 !
b101 %
b110100 $
b10 "
b10 #
b10 &
#15
b110 !
b110 %
b101100100 $
b11 "
b11 #
b11 &
#20
b111 !
b111 %
b1010011000 $
b100 "
b100 #
b100 &
#25
b1000 !
b1000 %
b1010 $
b101 "
b101 #
b101 &
#30
b1001 !
b1001 %
b10001 $
b110 "
b110 #
b110 &
#35
b1010 !
b1010 %
b100000011 $
b111 "
b111 #
b111 &
#40
b1011 !
b1011 %
b1000011100 $
b1000 "
b1000 #
b1000 &
#45
b1100 !
b1100 %
b1001100 $
b1001 "
b1001 #
b1001 &
#50
b1010 &
