MIG: 02:48:22 : ################# RUNNING MIG BATCH ###################
MIG: 02:48:22 : MIG::Writing IN file for 'vc707mig1gb'...compDirPath: /opt/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb
MIG: 02:48:22 : synp_flow:  -- synthesis_mode: Other
MIG: 02:48:22 : outputDirectory: /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/_tmp/
MIG: 02:48:22 : vivado_mode: xpg_pa
MIG: 02:48:22 : HDL Language: Verilog
MIG: 02:48:22 : compInfo: false
MIG: 02:48:22 : Vivado Options xc7a100t fgg484 -2
MIG: 02:48:22 : 1: xc7a100t 2: fgg484 3: -2
MIG: 02:48:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 02:48:22 : xilinx_path: /opt/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 02:48:22 : Without MYMIG
MIG: 02:48:22 : mig_exec path: /opt/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 02:48:22 : mig_exec path: /opt/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 02:48:22 : mig_bin: /opt/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 02:48:22 : /opt/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -- /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/xil_upgrade.out -- /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/xil_upgrade.in
MIG: 02:48:22 : Running /opt/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/xil_upgrade.in -cg_exc_out /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/xil_upgrade.out ... 
MIG: 02:48:32 : After isWin
MIG: 02:48:32 : result: 0
