{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669846373947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669846373950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:12:53 2022 " "Processing started: Wed Nov 30 17:12:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669846373950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846373950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846373950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669846374341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669846374341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v " "Found entity 1: lhnRISC621_v" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v_tb " "Found entity 1: lhnRISC621_v_tb" {  } { { "lhnRISC621_v_tb.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_ir2assembly_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_ir2assembly_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_ir2assembly_v " "Found entity 1: lhn_ir2assembly_v" {  } { { "lhn_ir2assembly_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_ir2assembly_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_mm " "Found entity 1: lhn_mm" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_mm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_v " "Found entity 1: lhn_pll_v" {  } { { "lhn_pll_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_3_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_3_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_3_v " "Found entity 1: lhn_pll_3_v" {  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_3_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_v " "Found entity 1: lhn_cache_v" {  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cam_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cam_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_CAM_v " "Found entity 1: lhn_CAM_v" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_3to8_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_3to8_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_3to8_dec " "Found entity 1: lhn_3to8_dec" {  } { { "lhn_3to8_dec.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_3to8_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_2w_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_2w_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_2w_v " "Found entity 1: lhn_cache_2w_v" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846379905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846379905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lhnRISC621_v " "Elaborating entity \"lhnRISC621_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669846379997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 lhnRISC621_v.v(387) " "Verilog HDL assignment warning at lhnRISC621_v.v(387): truncated value with size 14 to match size of target (12)" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669846380006 "|lhnRISC621_v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_2w_v lhn_cache_2w_v:my_cache " "Elaborating entity \"lhn_cache_2w_v\" for hierarchy \"lhn_cache_2w_v:my_cache\"" {  } { { "lhnRISC621_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_pll_3_v lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll " "Elaborating entity \"lhn_pll_3_v\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\"" {  } { { "lhn_cache_2w_v.v" "my_pll" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\"" {  } { { "lhn_pll_3_v.v" "altpll_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\"" {  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component " "Instantiated megafunction \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 83333 " "Parameter \"clk1_phase_shift\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 166667 " "Parameter \"clk2_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lhn_pll_3_v " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lhn_pll_3_v\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380065 ""}  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_pll_3_v.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846380065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lhn_pll_3_v_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lhn_pll_3_v_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_3_v_altpll " "Found entity 1: lhn_pll_3_v_altpll" {  } { { "db/lhn_pll_3_v_altpll.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lhn_pll_3_v_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846380102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_pll_3_v_altpll lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated " "Elaborating entity \"lhn_pll_3_v_altpll\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_CAM_v lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0 " "Elaborating entity \"lhn_CAM_v\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\"" {  } { { "lhn_cache_2w_v.v" "my_cam0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380108 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[0\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380109 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[1\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[2\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[3\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[4\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[5\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[6\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[0\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[1\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380110 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[2\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[2\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380111 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[3\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[3\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380111 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[4\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[4\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380111 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[5\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[5\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380111 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[6\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[6\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380111 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[7\] lhn_CAM_v.v(31) " "Inferred latch for \"cam_mem\[7\]\[7\]\" at lhn_CAM_v.v(31)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380111 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|lhn_CAM_v:my_cam0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_mm lhn_cache_2w_v:my_cache\|lhn_mm:my_ram " "Elaborating entity \"lhn_mm\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\"" {  } { { "lhn_cache_2w_v.v" "my_ram" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\"" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab11.mif " "Parameter \"init_file\" = \"lab11.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380156 ""}  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_mm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846380156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3i1 " "Found entity 1: altsyncram_m3i1" {  } { { "db/altsyncram_m3i1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/altsyncram_m3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846380195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m3i1 lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_m3i1:auto_generated " "Elaborating entity \"altsyncram_m3i1\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_mm:my_ram\|altsyncram:altsyncram_component\|altsyncram_m3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_cache_v lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache " "Elaborating entity \"lhn_cache_v\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\"" {  } { { "lhn_cache_2w_v.v" "my_cache" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\"" {  } { { "lhn_cache_v.v" "altsyncram_component" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\"" {  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846380214 ""}  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_v.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846380214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6g1 " "Found entity 1: altsyncram_h6g1" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/altsyncram_h6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846380250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846380250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6g1 lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated " "Elaborating entity \"altsyncram_h6g1\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_cache_v:my_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_3to8_dec lhn_cache_2w_v:my_cache\|lhn_3to8_dec:my_dec " "Elaborating entity \"lhn_3to8_dec\" for hierarchy \"lhn_cache_2w_v:my_cache\|lhn_3to8_dec:my_dec\"" {  } { { "lhn_cache_2w_v.v" "my_dec" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lhn_ir2assembly_v lhn_ir2assembly_v:IWdecode " "Elaborating entity \"lhn_ir2assembly_v\" for hierarchy \"lhn_ir2assembly_v:IWdecode\"" {  } { { "lhnRISC621_v.v" "IWdecode" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846380255 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhn_cache_2w_v:my_cache\|cache_clk " "Found clock multiplexer lhn_cache_2w_v:my_cache\|cache_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669846380419 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|cache_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lhn_cache_2w_v:my_cache\|mem_clk " "Found clock multiplexer lhn_cache_2w_v:my_cache\|mem_clk" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669846380419 "|lhnRISC621_v|lhn_cache_2w_v:my_cache|mem_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1669846380419 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[0\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[0\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[1\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[1\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[2\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[2\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[3\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[3\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[4\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[4\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[5\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[5\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[6\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[6\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[7\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[7\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[8\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[8\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[9\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[9\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[10\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[10\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[11\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[11\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[12\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[12\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|MEM_out\[13\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|MEM_out\[13\]\" feeding internal logic into a wire" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_cache_2w_v.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\] " "Converted tri-state buffer \"lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhn_CAM_v.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669846380476 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669846380476 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add3\"" {  } { { "lhnRISC621_v.v" "Add3" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 178 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846386129 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "lhnRISC621_v.v" "Mult0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 215 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846386129 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "lhnRISC621_v.v" "Div0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846386129 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lhnRISC621_v.v" "Mod0" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846386129 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add5\"" {  } { { "lhnRISC621_v.v" "Add5" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 193 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846386129 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add4\"" {  } { { "lhnRISC621_v.v" "Add4" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 187 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669846386129 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669846386129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846386171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add3 " "Instantiated megafunction \"lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386171 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846386171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846386205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846386205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846386238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386238 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846386238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846386273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846386273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 229 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846386302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386302 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 229 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846386302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846386337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846386337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846386349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846386349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846386368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846386368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846386379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386379 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846386379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846386414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846386414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add5 " "Elaborated megafunction instantiation \"lpm_add_sub:Add5\"" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846386423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add5 " "Instantiated megafunction \"lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669846386423 ""}  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669846386423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cui " "Found entity 1: add_sub_cui" {  } { { "db/add_sub_cui.tdf" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/db/add_sub_cui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669846386458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846386458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669846386887 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[7\] GND " "Pin \"ICis\[7\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[15\] GND " "Pin \"ICis\[15\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[23\] GND " "Pin \"ICis\[23\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[31\] GND " "Pin \"ICis\[31\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[39\] GND " "Pin \"ICis\[39\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[47\] GND " "Pin \"ICis\[47\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[55\] GND " "Pin \"ICis\[55\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[63\] GND " "Pin \"ICis\[63\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[71\] GND " "Pin \"ICis\[71\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[79\] GND " "Pin \"ICis\[79\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[79]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[85\] GND " "Pin \"ICis\[85\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[85]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[87\] GND " "Pin \"ICis\[87\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[87]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[93\] GND " "Pin \"ICis\[93\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[93]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ICis\[95\] GND " "Pin \"ICis\[95\]\" is stuck at GND" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621pipe_cache_v_restored/lhnRISC621_v.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669846390899 "|lhnRISC621_v|ICis[95]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669846390899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669846390983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669846393843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669846393843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4283 " "Implemented 4283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669846394005 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669846394005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4141 " "Implemented 4141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669846394005 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669846394005 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1669846394005 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669846394005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669846394005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669846394026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:13:14 2022 " "Processing ended: Wed Nov 30 17:13:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669846394026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669846394026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669846394026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669846394026 ""}
