%Warning-DECLFILENAME: rtl/cache_wrapper.v:8:8: Filename 'cache_wrapper' does not match MODULE name: 'prim_arbiter_ppc'
    8 | module prim_arbiter_ppc (
      |        ^~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.036
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:2096:6: Cell pin connected by name with empty reference: 'cnt_after_commit_o'
 2096 |     .cnt_after_commit_o(),
      |      ^~~~~~~~~~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                          ... For warning description see https://verilator.org/warn/PINCONNECTEMPTY?v=5.036
                          ... Use "/* verilator lint_off PINCONNECTEMPTY */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:2116:6: Cell pin connected by name with empty reference: 'cnt_after_commit_o'
 2116 |     .cnt_after_commit_o(),
      |      ^~~~~~~~~~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5314:4: Cell pin connected by name with empty reference: 'full_o'
 5314 |   .full_o(),
      |    ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5315:4: Cell pin connected by name with empty reference: 'depth_o'
 5315 |   .depth_o(),
      |    ^~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5331:4: Cell pin connected by name with empty reference: 'rvalid_o'
 5331 |   .rvalid_o(),
      |    ^~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5334:4: Cell pin connected by name with empty reference: 'full_o'
 5334 |   .full_o(),
      |    ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5335:4: Cell pin connected by name with empty reference: 'depth_o'
 5335 |   .depth_o(),
      |    ^~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5354:6: Cell pin connected by name with empty reference: 'rvalid_o'
 5354 |     .rvalid_o(),
      |      ^~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5357:6: Cell pin connected by name with empty reference: 'full_o'
 5357 |     .full_o(),
      |      ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5358:6: Cell pin connected by name with empty reference: 'depth_o'
 5358 |     .depth_o(),
      |      ^~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5359:6: Cell pin connected by name with empty reference: 'err_o'
 5359 |     .err_o()
      |      ^~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5389:4: Cell pin connected by name with empty reference: 'full_o'
 5389 |   .full_o(),
      |    ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:5390:4: Cell pin connected by name with empty reference: 'depth_o'
 5390 |   .depth_o(),
      |    ^~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6142:4: Cell pin connected by name with empty reference: 'data_o'
 6142 |   .data_o(),
      |    ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6143:4: Cell pin connected by name with empty reference: 'syndrome_o'
 6143 |   .syndrome_o(),
      |    ^~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6317:4: Cell pin connected by name with empty reference: 'data_o'
 6317 |   .data_o(),
      |    ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6318:4: Cell pin connected by name with empty reference: 'syndrome_o'
 6318 |   .syndrome_o(),
      |    ^~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6687:4: Cell pin connected by name with empty reference: 'wdepth_o'
 6687 |   .wdepth_o(),
      |    ^~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6688:4: Cell pin connected by name with empty reference: 'rdepth_o'
 6688 |   .rdepth_o()
      |    ^~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6708:4: Cell pin connected by name with empty reference: 'wdepth_o'
 6708 |   .wdepth_o(),
      |    ^~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6709:4: Cell pin connected by name with empty reference: 'rdepth_o'
 6709 |   .rdepth_o()
      |    ^~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6790:4: Cell pin connected by name with empty reference: 'full_o'
 6790 |   .full_o(),
      |    ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6791:4: Cell pin connected by name with empty reference: 'depth_o'
 6791 |   .depth_o(),
      |    ^~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6792:4: Cell pin connected by name with empty reference: 'err_o'
 6792 |   .err_o()
      |    ^~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6811:4: Cell pin connected by name with empty reference: 'full_o'
 6811 |   .full_o(),
      |    ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6812:4: Cell pin connected by name with empty reference: 'depth_o'
 6812 |   .depth_o(),
      |    ^~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6813:4: Cell pin connected by name with empty reference: 'err_o'
 6813 |   .err_o()
      |    ^~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6872:4: Cell pin connected by name with empty reference: 'data_o'
 6872 |   .data_o(),
      |    ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:6873:4: Cell pin connected by name with empty reference: 'syndrome_o'
 6873 |   .syndrome_o(),
      |    ^~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7129:4: Cell pin connected by name with empty reference: 'spare_rsp_o'
 7129 |   .spare_rsp_o()
      |    ^~~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7478:6: Cell pin connected by name with empty reference: 'spare_req_o'
 7478 |     .spare_req_o(),
      |      ^~~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7480:6: Cell pin connected by name with empty reference: 'spare_rsp_o'
 7480 |     .spare_rsp_o()
      |      ^~~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7688:6: Cell pin connected by name with empty reference: 'spare_req_o'
 7688 |     .spare_req_o(),
      |      ^~~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7690:6: Cell pin connected by name with empty reference: 'spare_rsp_o'
 7690 |     .spare_rsp_o()
      |      ^~~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7709:4: Cell pin connected by name with empty reference: 'spare_req_o'
 7709 |   .spare_req_o(),
      |    ^~~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7711:4: Cell pin connected by name with empty reference: 'spare_rsp_o'
 7711 |   .spare_rsp_o()
      |    ^~~~~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7739:6: Cell pin connected by name with empty reference: 'idx_o'
 7739 |     .idx_o(),
      |      ^~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:7757:6: Cell pin connected by name with empty reference: 'idx_o'
 7757 |     .idx_o(),
      |      ^~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8414:6: Cell pin connected by name with empty reference: 'rvalid_o'
 8414 |     .rvalid_o(),
      |      ^~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8417:6: Cell pin connected by name with empty reference: 'full_o'
 8417 |     .full_o(),
      |      ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8418:6: Cell pin connected by name with empty reference: 'depth_o'
 8418 |     .depth_o(),
      |      ^~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8419:6: Cell pin connected by name with empty reference: 'err_o'
 8419 |     .err_o()
      |      ^~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8545:6: Cell pin connected by name with empty reference: 'rvalid_o'
 8545 |     .rvalid_o(),
      |      ^~~~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8548:6: Cell pin connected by name with empty reference: 'full_o'
 8548 |     .full_o(),
      |      ^~~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-PINCONNECTEMPTY: rtl/cache_wrapper.v:8550:6: Cell pin connected by name with empty reference: 'err_o'
 8550 |     .err_o()
      |      ^~~~~
                          tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:8:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    8 | module prim_arbiter_ppc (
      |        ^~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
                       ... For warning description see https://verilator.org/warn/TIMESCALEMOD?v=5.036
                       ... Use "/* verilator lint_off TIMESCALEMOD */" and lint_on around source to disable this message.
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:311:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
  311 | module prim_cdc_rand_delay (
      |        ^~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:335:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
  335 | module prim_count (
      |        ^~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:708:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
  708 | module prim_fifo_async (
      |        ^~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:1094:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 1094 | module prim_fifo_async_simple (
      |        ^~~~~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:1197:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 1197 | module prim_fifo_async_sram_adapter (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:1754:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 1754 | module prim_fifo_sync (
      |        ^~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:1980:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 1980 | module prim_fifo_sync_cnt (
      |        ^~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2158:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2158 | module prim_filter (
      |        ^~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2232:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2232 | module prim_filter_ctr (
      |        ^~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2315:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2315 | module prim_flop (
      |        ^~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2343:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2343 | module prim_flop_2sync (
      |        ^~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2401:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2401 | module prim_secded_inv_39_32_dec (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2505:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2505 | module prim_secded_inv_39_32_enc (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2543:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2543 | module prim_secded_inv_64_57_dec (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2697:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2697 | module prim_secded_inv_64_57_enc (
      |        ^~~~~~~~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2735:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2735 | module prim_subreg (
      |        ^~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:2820:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 2820 | module prim_subreg_arb (
      |        ^~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:3419:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 3419 | module prim_subreg_ext (
      |        ^~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:3461:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 3461 | module prim_sync_reqack (
      |        ^~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:3820:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 3820 | module sram2tlul (
      |        ^~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:3928:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 3928 | module tlul_adapter_host (
      |        ^~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:4220:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 4220 | module tlul_adapter_reg (
      |        ^~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:4595:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 4595 | module tlul_adapter_sram (
      |        ^~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:5495:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 5495 | module tlul_assert (
      |        ^~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6032:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6032 | module tlul_assert_multiple (
      |        ^~~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6082:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6082 | module tlul_cmd_intg_chk (
      |        ^~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6170:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6170 | module tlul_cmd_intg_gen (
      |        ^~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6301:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6301 | module tlul_data_integ_dec (
      |        ^~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6324:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6324 | module tlul_data_integ_enc (
      |        ^~~~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6341:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6341 | module tlul_err (
      |        ^~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6500:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6500 | module tlul_err_resp (
      |        ^~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6622:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6622 | module tlul_fifo_async (
      |        ^~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6712:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6712 | module tlul_fifo_sync (
      |        ^~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6816:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6816 | module tlul_rsp_intg_chk (
      |        ^~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:6911:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 6911 | module tlul_rsp_intg_gen (
      |        ^~~~~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:7036:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 7036 | module tlul_socket_1n (
      |        ^~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:7532:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 7532 | module tlul_socket_m1 (
      |        ^~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:7817:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 7817 | module tlul_sram_byte (
      |        ^~~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:8643:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 8643 | module cache_wrapper (
      |        ^~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: rtl/cache_wrapper.v:9074:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
 9074 | module prim_ram (
      |        ^~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                       tb/cache_wrapper_tb.sv:3:8: ... Location of module with timescale
    3 | module cache_wrapper_tb;
      |        ^~~~~~~~~~~~~~~~
%Warning-VARHIDDEN: tb/cache_wrapper_tb.sv:76:82: Declaration of signal hides declaration in upper scope: 'data'
   76 |   task cpu_write(input logic [ADDR_WIDTH-1:0] addr, input logic [DATA_WIDTH-1:0] data);
      |                                                                                  ^~~~
                    tb/cache_wrapper_tb.sv:12:26: ... Location of original declaration
   12 |   logic [DATA_WIDTH-1:0] data;
      |                          ^~~~
                    ... For warning description see https://verilator.org/warn/VARHIDDEN?v=5.036
                    ... Use "/* verilator lint_off VARHIDDEN */" and lint_on around source to disable this message.
%Warning-VARHIDDEN: tb/cache_wrapper_tb.sv:92:82: Declaration of signal hides declaration in upper scope: 'data'
   92 |   task cpu_read(input logic [ADDR_WIDTH-1:0] addr, output logic [DATA_WIDTH-1:0] data);
      |                                                                                  ^~~~
                    tb/cache_wrapper_tb.sv:12:26: ... Location of original declaration
   12 |   logic [DATA_WIDTH-1:0] data;
      |                          ^~~~
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9112:12: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut.data_ram'
 9112 |    rdata_o <= 1'sb0;
      |            ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.036
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9112:12: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut.tag_ram'
 9112 |    rdata_o <= 1'sb0;
      |            ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8789:34: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8789 |   tag_addr_comb = (state_set_idx << $clog2(ASSOCIATIVITY)) + way_counter;
      |                                  ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:8789:17: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper_tb.dut'
 8789 |   tag_addr_comb = (state_set_idx << $clog2(ASSOCIATIVITY)) + way_counter;
      |                 ^
                     tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.036
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8845:16: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8845 |    resp_data_r <= 1'sb0;
      |                ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8847:16: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8847 |    cpu_rdata_o <= 1'sb0;
      |                ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8853:13: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8853 |    tag_addr <= 1'sb0;
      |             ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8855:14: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8855 |    tag_wdata <= 1'sb0;
      |              ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8861:14: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8861 |    data_addr <= 1'sb0;
      |              ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8863:15: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8863 |    data_wdata <= 1'sb0;
      |               ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8869:14: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8869 |    mem_adr_o <= 1'sb0;
      |              ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8871:16: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8871 |    mem_wdata_o <= 1'sb0;
      |                ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8875:13: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8875 |    hit_mask <= 1'sb0;
      |             ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8928:33: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8928 |      tag_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + way_counter;
      |                                 ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:8928:15: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper_tb.dut'
 8928 |      tag_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + way_counter;
      |               ^~
                     tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8945:15: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8945 |      hit_mask <= 1'sb0;
      |               ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8978:35: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8978 |       data_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + hit_way;
      |                                   ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:8978:17: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper_tb.dut'
 8978 |       data_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + hit_way;
      |                 ^~
                     tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:8984:16: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8984 |       repl_way <= repl_ptr_r[state_set_idx];
      |                ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9010:18: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'sh0' generates 1 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 9010 |      mem_wdata_o <= 1'sb0;
      |                  ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9030:34: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 9030 |       tag_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + repl_way;
      |                                  ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:9030:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper_tb.dut'
 9030 |       tag_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + repl_way;
      |                ^~
                     tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHEXPAND: rtl/cache_wrapper.v:9038:35: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'state_set_idx' generates 7 bits.
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 9038 |       data_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + repl_way;
      |                                   ^~
                      tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:9038:17: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
                                                : ... note: In instance 'cache_wrapper_tb.dut'
 9038 |       data_addr <= (state_set_idx << $clog2(ASSOCIATIVITY)) + repl_way;
      |                 ^~
                     tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-WIDTHTRUNC: rtl/cache_wrapper.v:9042:33: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's MODDIVS generates 32 bits.
                                                : ... note: In instance 'cache_wrapper_tb.dut'
 9042 |       repl_ptr_r[state_set_idx] <= (repl_way + 1) % ASSOCIATIVITY;
      |                                 ^~
                     tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-UNUSEDSIGNAL: tb/cache_wrapper_tb.sv:119:16: Signal is not used: 'mem_wdata_reg'
                                                    : ... note: In instance 'cache_wrapper_tb'
  119 |   logic [31:0] mem_wdata_reg;
      |                ^~~~~~~~~~~~~
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.036
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8730:26: Signal is not used: 'data_rdata'
                                                  : ... note: In instance 'cache_wrapper_tb.dut'
 8730 |  wire [DATA_WIDTH - 1:0] data_rdata;
      |                          ^~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8732:37: Signal is not driven, nor used: 'repl_ptr'
                                                  : ... note: In instance 'cache_wrapper_tb.dut'
 8732 |  wire [$clog2(ASSOCIATIVITY) - 1:0] repl_ptr [NUM_SETS - 1:0];
      |                                     ^~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8737:13: Signal is not driven, nor used: 'state_next'
                                                  : ... note: In instance 'cache_wrapper_tb.dut'
 8737 |  wire [2:0] state_next;
      |             ^~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8741:31: Signal is not used: 'cpu_index'
                                                  : ... note: In instance 'cache_wrapper_tb.dut'
 8741 |  wire [SET_INDEX_WIDTH - 1:0] cpu_index;
      |                               ^~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8755:6: Signal is not used: 'dirty_array'
                                                 : ... note: In instance 'cache_wrapper_tb.dut'
 8755 |  reg dirty_array [ASSOCIATIVITY - 1:0];
      |      ^~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8761:28: Signal is not used: 'hit_mask'
                                                  : ... note: In instance 'cache_wrapper_tb.dut'
 8761 |  reg [ASSOCIATIVITY - 1:0] hit_mask;
      |                            ^~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8773:36: Signal is not used: 'wb_way'
                                                  : ... note: In instance 'cache_wrapper_tb.dut'
 8773 |  reg [$clog2(ASSOCIATIVITY) - 1:0] wb_way;
      |                                    ^~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-UNUSEDSIGNAL: rtl/cache_wrapper.v:8781:56: Signal is not used: 'tag_addr_comb'
                                                  : ... note: In instance 'cache_wrapper_tb.dut'
 8781 |  reg [(SET_INDEX_WIDTH + $clog2(ASSOCIATIVITY)) - 1:0] tag_addr_comb;
      |                                                        ^~~~~~~~~~~~~
                       tb/cache_wrapper_tb.sv:53:1: ... note: In file included from 'cache_wrapper_tb.sv'
%Warning-CASEINCOMPLETE: tb/cache_wrapper_tb.sv:136:7: Case values incompletely covered (example pattern 0x2)
  136 |       case (mem_state)
      |       ^~~~
                         ... For warning description see https://verilator.org/warn/CASEINCOMPLETE?v=5.036
                         ... Use "/* verilator lint_off CASEINCOMPLETE */" and lint_on around source to disable this message.
%Warning-BLKSEQ: tb/cache_wrapper_tb.sv:139:23: Blocking assignment '=' in sequential logic process
                                              : ... Suggest using delayed assignment '<='
  139 |           wait_cycles = 0;
      |                       ^
                 ... For warning description see https://verilator.org/warn/BLKSEQ?v=5.036
                 ... Use "/* verilator lint_off BLKSEQ */" and lint_on around source to disable this message.
%Warning-BLKSEQ: tb/cache_wrapper_tb.sv:154:23: Blocking assignment '=' in sequential logic process
                                              : ... Suggest using delayed assignment '<='
  154 |           wait_cycles = wait_cycles + 1;
      |                       ^
%Warning-BLKSEQ: tb/cache_wrapper_tb.sv:131:19: Blocking assignment '=' in sequential logic process
                                              : ... Suggest using delayed assignment '<='
  131 |       wait_cycles = 0;
      |                   ^
%Warning-SYNCASYNCNET: tb/cache_wrapper_tb.sv:11:9: Signal flopped as both synchronous and async: 'cache_wrapper_tb.rst_n'
                       tb/cache_wrapper_tb.sv:127:10: ... Location of async usage
  127 |     if (!rst_n) begin
      |          ^~~~~
                       rtl/cache_wrapper.v:9110:8: ... Location of sync usage
 9110 |   if (!rst_ni)
      |        ^~~~~~
                       ... For warning description see https://verilator.org/warn/SYNCASYNCNET?v=5.036
                       ... Use "/* verilator lint_off SYNCASYNCNET */" and lint_on around source to disable this message.
make[1]: Entering directory '/home/eneadim/github/open-IP-SoC-env/sim/verilator'
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vcache_wrapper_tb.cpp Vcache_wrapper_tb___024root__DepSet_h97a007de__0.cpp Vcache_wrapper_tb___024root__DepSet_hebf59cc1__0.cpp Vcache_wrapper_tb__main.cpp Vcache_wrapper_tb__Trace__0.cpp Vcache_wrapper_tb___024root__Slow.cpp Vcache_wrapper_tb___024root__DepSet_h97a007de__0__Slow.cpp Vcache_wrapper_tb___024root__DepSet_hebf59cc1__0__Slow.cpp Vcache_wrapper_tb__Syms.cpp Vcache_wrapper_tb__Trace__0__Slow.cpp Vcache_wrapper_tb__TraceDecls__0__Slow.cpp > Vcache_wrapper_tb__ALL.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vcache_wrapper_tb__ALL.o Vcache_wrapper_tb__ALL.cpp
echo "" > Vcache_wrapper_tb__ALL.verilator_deplist.tmp
g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o Vcache_wrapper_tb__ALL.a    -pthread -lpthread -latomic   -o Vcache_wrapper_tb
rm Vcache_wrapper_tb__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/eneadim/github/open-IP-SoC-env/sim/verilator'
- V e r i l a t i o n   R e p o r t: Verilator 5.036 2025-04-27 rev v5.036-48-g0dc93c1d5
- Verilator: Built from 0.345 MB sources in 45 modules, into 0.120 MB in 11 C++ files needing 0.000 MB
- Verilator: Walltime 1.791 s (elab=0.020, cvt=0.014, bld=1.696); cpu 0.095 s on 1 threads; alloced 24.984 MB
