Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Apr  4 17:17:42 2023
| Host             : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command          : report_power -file TEST_02_Block_wrapper_power_routed.rpt -pb TEST_02_Block_wrapper_power_summary_routed.pb -rpx TEST_02_Block_wrapper_power_routed.rpx
| Design           : TEST_02_Block_wrapper
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.932        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.738        |
| Device Static (W)        | 1.194        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 96.7         |
| Junction Temperature (C) | 28.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |       36 |       --- |             --- |
| CLB Logic                |     0.008 |    12289 |       --- |             --- |
|   LUT as Logic           |     0.007 |     4518 |    425280 |            1.06 |
|   Register               |    <0.001 |     5800 |    850560 |            0.68 |
|   LUT as Shift Register  |    <0.001 |       44 |    213600 |            0.02 |
|   CARRY8                 |    <0.001 |       42 |     53160 |            0.08 |
|   LUT as Distributed RAM |    <0.001 |       56 |    213600 |            0.03 |
|   Others                 |     0.000 |      456 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        6 |    425280 |           <0.01 |
|   BUFG                   |     0.000 |        1 |        64 |            1.56 |
| Signals                  |     0.016 |    10189 |       --- |             --- |
| Block RAM                |     0.015 |       28 |      1080 |            2.59 |
| RFAMS                    |     0.319 |        6 |       --- |             --- |
|   RFDAC                  |     0.319 |        2 |         4 |           50.00 |
|   RFADC                  |     0.000 |        4 |         4 |          100.00 |
| PLL                      |     0.057 |        1 |       --- |             --- |
| PS8                      |     2.297 |        1 |       --- |             --- |
| Static Power             |     1.194 |          |           |                 |
|   PS Static              |     0.097 |          |           |                 |
|   PL Static              |     1.097 |          |           |                 |
| Total                    |     3.932 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.380 |       0.077 |      0.303 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.071 |       0.000 |      0.071 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.006 |       0.001 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.311 |       0.031 |      0.280 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.058 |       0.000 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.625 |       0.592 |      0.033 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.249 |       0.242 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.730 |       0.726 |      0.004 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.156 |       0.146 |      0.010 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     0.061 |       0.053 |      0.008 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.046 |       0.046 |      0.000 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.030 |       0.025 |      0.005 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     0.049 |       0.000 |      0.049 |       NA    | Unspecified | NA         |
| VCCSDFEC        |       0.850 |     0.029 |       0.000 |      0.029 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                | Domain                                                            | Constraint (ns) |
+--------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_TEST_02_Block_clk_wiz_0_1_1 | TEST_02_Block_i/clk_wiz_0/inst/clk_out1_TEST_02_Block_clk_wiz_0_1 |             3.3 |
| clk_out2_TEST_02_Block_clk_wiz_0_1_1 | TEST_02_Block_i/clk_wiz_0/inst/clk_out2_TEST_02_Block_clk_wiz_0_1 |             3.3 |
| clk_pl_0                             | TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk0                    |            10.0 |
| clk_pl_0                             | TEST_02_Block_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]       |            10.0 |
+--------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| TEST_02_Block_wrapper       |     2.738 |
|   TEST_02_Block_i           |     2.738 |
|     DAC_Controller_0        |     0.020 |
|       inst                  |     0.020 |
|     axi_interconnect_0      |     0.017 |
|       m02_couplers          |     0.010 |
|       xbar                  |     0.007 |
|     clk_wiz_0               |     0.057 |
|       inst                  |     0.057 |
|     usp_rf_data_converter_0 |     0.344 |
|       inst                  |     0.344 |
|     zynq_ultra_ps_e_0       |     2.298 |
|       inst                  |     2.298 |
+-----------------------------+-----------+


