# do testing.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module testing_top
# 
# Top level modules:
# 	testing_top
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module testing_top_vlg_sample_tst
# -- Compiling module testing_top_vlg_check_tst
# -- Compiling module testing_top_vlg_vec_tst
# 
# Top level modules:
# 	testing_top_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -voptargs=\"+acc\" -t 1ps -novopt work.testing_top_vlg_vec_tst 
# Loading work.testing_top_vlg_vec_tst
# Loading work.testing_top
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading work.testing_top_vlg_sample_tst
# Loading work.testing_top_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port captureCnt[0] :: @time = 100000.000 ps
#      Expected value = 0000
#      Real value = 0101
# ERROR! Vector Mismatch for output port captureCnt[2] :: @time = 100000.000 ps
#      Expected value = 0000
#      Real value = 0101
# ERROR! Vector Mismatch for output port clrCnt[0] :: @time = 100000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port cnt[0] :: @time = 100000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port idleCnt[1] :: @time = 100000.000 ps
#      Expected value = 0000
#      Real value = 0010
# ERROR! Vector Mismatch for output port latchCnt[0] :: @time = 100000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port captureCnt[1] :: @time = 105000.000 ps
#      Expected value = 0000
#      Real value = 0110
# ERROR! Vector Mismatch for output port captureCnt[3] :: @time = 125000.000 ps
#      Expected value = 0000
#      Real value = 1000
#           8 mismatched vectors : Simulation failed !
# ** Note: $finish    : testing.vwf.vt(602)
#    Time: 200 ns  Iteration: 0  Instance: /testing_top_vlg_vec_tst/tb_out
