

================================================================
== Vivado HLS Report for 'd_sigmoid'
================================================================
* Date:           Mon Sep  5 12:51:07 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sigmoid
* Solution:       pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.253 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       14|       14| 0.140 us | 0.140 us |    4|    4| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 4, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer_output_addr = getelementptr [8 x double]* %layer_output, i64 0, i64 1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 16 'getelementptr' 'layer_output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.56ns)   --->   "%layer_output_load = load double* %layer_output_addr, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 17 'load' 'layer_output_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer_output_addr_1 = getelementptr [8 x double]* %layer_output, i64 0, i64 2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 18 'getelementptr' 'layer_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.56ns)   --->   "%layer_output_load_1 = load double* %layer_output_addr_1, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 19 'load' 'layer_output_load_1' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 8.25>
ST_2 : Operation 20 [1/2] (1.56ns)   --->   "%layer_output_load = load double* %layer_output_addr, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 20 'load' 'layer_output_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 21 [5/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 21 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/2] (1.56ns)   --->   "%layer_output_load_1 = load double* %layer_output_addr_1, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 22 'load' 'layer_output_load_1' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 23 [5/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 23 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%layer_output_addr_2 = getelementptr [8 x double]* %layer_output, i64 0, i64 3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 24 'getelementptr' 'layer_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.56ns)   --->   "%layer_output_load_2 = load double* %layer_output_addr_2, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 25 'load' 'layer_output_load_2' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer_output_addr_3 = getelementptr [8 x double]* %layer_output, i64 0, i64 4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 26 'getelementptr' 'layer_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.56ns)   --->   "%layer_output_load_3 = load double* %layer_output_addr_3, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 27 'load' 'layer_output_load_3' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 28 [4/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 28 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [4/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 29 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/2] (1.56ns)   --->   "%layer_output_load_2 = load double* %layer_output_addr_2, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 30 'load' 'layer_output_load_2' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 31 [5/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 31 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/2] (1.56ns)   --->   "%layer_output_load_3 = load double* %layer_output_addr_3, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 32 'load' 'layer_output_load_3' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 33 [5/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 33 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%layer_output_addr_4 = getelementptr [8 x double]* %layer_output, i64 0, i64 5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 34 'getelementptr' 'layer_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.56ns)   --->   "%layer_output_load_4 = load double* %layer_output_addr_4, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 35 'load' 'layer_output_load_4' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%layer_output_addr_5 = getelementptr [8 x double]* %layer_output, i64 0, i64 6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 36 'getelementptr' 'layer_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.56ns)   --->   "%layer_output_load_5 = load double* %layer_output_addr_5, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 37 'load' 'layer_output_load_5' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 8.25>
ST_4 : Operation 38 [3/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 38 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [3/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 39 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [4/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 40 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [4/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 41 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/2] (1.56ns)   --->   "%layer_output_load_4 = load double* %layer_output_addr_4, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 42 'load' 'layer_output_load_4' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 43 [5/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 43 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/2] (1.56ns)   --->   "%layer_output_load_5 = load double* %layer_output_addr_5, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 44 'load' 'layer_output_load_5' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 45 [5/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 45 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%layer_output_addr_6 = getelementptr [8 x double]* %layer_output, i64 0, i64 7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 46 'getelementptr' 'layer_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (1.56ns)   --->   "%layer_output_load_6 = load double* %layer_output_addr_6, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 47 'load' 'layer_output_load_6' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%layer_output_addr_7 = getelementptr [8 x double]* %layer_output, i64 0, i64 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 48 'getelementptr' 'layer_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (1.56ns)   --->   "%layer_output_load_7 = load double* %layer_output_addr_7, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 49 'load' 'layer_output_load_7' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 8.25>
ST_5 : Operation 50 [2/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 50 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 51 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [3/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 52 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [3/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 53 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [4/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 54 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [4/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 55 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/2] (1.56ns)   --->   "%layer_output_load_6 = load double* %layer_output_addr_6, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 56 'load' 'layer_output_load_6' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 57 [5/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 57 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/2] (1.56ns)   --->   "%layer_output_load_7 = load double* %layer_output_addr_7, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 58 'load' 'layer_output_load_7' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 59 [5/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 59 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.68>
ST_6 : Operation 60 [1/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 60 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 61 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [2/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 62 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [2/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 63 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [3/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 64 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [3/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 65 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [4/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 66 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [4/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 67 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.35>
ST_7 : Operation 68 [5/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 68 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [5/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 69 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 70 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 71 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [2/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 72 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [2/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 73 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [3/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 74 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [3/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 75 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.35>
ST_8 : Operation 76 [4/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 76 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [4/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 77 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [5/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 78 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [5/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 79 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 80 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 81 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 82 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [2/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 83 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.35>
ST_9 : Operation 84 [3/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 84 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [3/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 85 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [4/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 86 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [4/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 87 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [5/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 88 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [5/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 89 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 90 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 91 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.35>
ST_10 : Operation 92 [2/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 92 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [2/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 93 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [3/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 94 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [3/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 95 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [4/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 96 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [4/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 97 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [5/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 98 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [5/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 99 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.35>
ST_11 : Operation 100 [1/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 100 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 101 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [2/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 102 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [2/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 103 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [3/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 104 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [3/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 105 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [4/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 106 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [4/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 107 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.35>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%layer_derivative_add = getelementptr [8 x double]* %layer_derivative, i64 0, i64 0" [sigmoid/blank/sigmoid.c:12]   --->   Operation 108 'getelementptr' 'layer_derivative_add' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.56ns)   --->   "store double %tmp_1, double* %layer_derivative_add, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%layer_derivative_add_1 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 110 'getelementptr' 'layer_derivative_add_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (1.56ns)   --->   "store double %tmp_1_1, double* %layer_derivative_add_1, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 111 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 112 [1/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 112 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 113 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [2/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 114 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [2/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 115 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [3/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 116 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [3/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 117 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.35>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%layer_derivative_add_2 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 118 'getelementptr' 'layer_derivative_add_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (1.56ns)   --->   "store double %tmp_1_2, double* %layer_derivative_add_2, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 119 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%layer_derivative_add_3 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 120 'getelementptr' 'layer_derivative_add_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (1.56ns)   --->   "store double %tmp_1_3, double* %layer_derivative_add_3, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 122 [1/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 122 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 123 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [2/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 124 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [2/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 125 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.35>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%layer_derivative_add_4 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 126 'getelementptr' 'layer_derivative_add_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.56ns)   --->   "store double %tmp_1_4, double* %layer_derivative_add_4, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%layer_derivative_add_5 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 128 'getelementptr' 'layer_derivative_add_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (1.56ns)   --->   "store double %tmp_1_5, double* %layer_derivative_add_5, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 129 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 130 [1/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 130 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 131 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.56>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x double]* %layer_input) nounwind, !map !7"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x double]* %layer_output) nounwind, !map !13"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x double]* %layer_derivative) nounwind, !map !17"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @d_sigmoid_str) nounwind"   --->   Operation 135 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sigmoid/blank/sigmoid.c:10]   --->   Operation 136 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%layer_derivative_add_6 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 137 'getelementptr' 'layer_derivative_add_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.56ns)   --->   "store double %tmp_1_6, double* %layer_derivative_add_6, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 138 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%layer_derivative_add_7 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 139 'getelementptr' 'layer_derivative_add_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (1.56ns)   --->   "store double %tmp_1_7, double* %layer_derivative_add_7, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 140 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "ret void" [sigmoid/blank/sigmoid.c:13]   --->   Operation 141 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	'getelementptr' operation ('layer_output_addr', sigmoid/blank/sigmoid.c:12) [9]  (0 ns)
	'load' operation ('layer_output_load', sigmoid/blank/sigmoid.c:12) on array 'layer_output' [10]  (1.57 ns)

 <State 2>: 8.25ns
The critical path consists of the following:
	'load' operation ('layer_output_load', sigmoid/blank/sigmoid.c:12) on array 'layer_output' [10]  (1.57 ns)
	'dsub' operation ('tmp', sigmoid/blank/sigmoid.c:12) [11]  (6.69 ns)

 <State 3>: 8.25ns
The critical path consists of the following:
	'load' operation ('layer_output_load_2', sigmoid/blank/sigmoid.c:12) on array 'layer_output' [22]  (1.57 ns)
	'dsub' operation ('tmp_2', sigmoid/blank/sigmoid.c:12) [23]  (6.69 ns)

 <State 4>: 8.25ns
The critical path consists of the following:
	'load' operation ('layer_output_load_4', sigmoid/blank/sigmoid.c:12) on array 'layer_output' [34]  (1.57 ns)
	'dsub' operation ('tmp_4', sigmoid/blank/sigmoid.c:12) [35]  (6.69 ns)

 <State 5>: 8.25ns
The critical path consists of the following:
	'load' operation ('layer_output_load_6', sigmoid/blank/sigmoid.c:12) on array 'layer_output' [46]  (1.57 ns)
	'dsub' operation ('tmp_6', sigmoid/blank/sigmoid.c:12) [47]  (6.69 ns)

 <State 6>: 6.69ns
The critical path consists of the following:
	'dsub' operation ('tmp', sigmoid/blank/sigmoid.c:12) [11]  (6.69 ns)

 <State 7>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', sigmoid/blank/sigmoid.c:12) [12]  (7.36 ns)

 <State 8>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', sigmoid/blank/sigmoid.c:12) [12]  (7.36 ns)

 <State 9>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', sigmoid/blank/sigmoid.c:12) [12]  (7.36 ns)

 <State 10>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', sigmoid/blank/sigmoid.c:12) [12]  (7.36 ns)

 <State 11>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', sigmoid/blank/sigmoid.c:12) [12]  (7.36 ns)

 <State 12>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_2', sigmoid/blank/sigmoid.c:12) [24]  (7.36 ns)

 <State 13>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_4', sigmoid/blank/sigmoid.c:12) [36]  (7.36 ns)

 <State 14>: 7.36ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_6', sigmoid/blank/sigmoid.c:12) [48]  (7.36 ns)

 <State 15>: 1.57ns
The critical path consists of the following:
	'getelementptr' operation ('layer_derivative_add_6', sigmoid/blank/sigmoid.c:12) [49]  (0 ns)
	'store' operation ('store_ln12', sigmoid/blank/sigmoid.c:12) of variable 'tmp_1_6', sigmoid/blank/sigmoid.c:12 on array 'layer_derivative' [50]  (1.57 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
