
*** Running vivado
    with args -log alarme_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alarme_top.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source alarme_top.tcl -notrace
Command: synth_design -top alarme_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 311 
Terminated helper unrecognised option '-nojournal'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1279.422 ; gain = 86.766 ; free physical = 3279 ; free virtual = 13253
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alarme_top' [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/alarme_top.vhd:42]
INFO: [Synth 8-3491] module 'alarme' declared at '/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/fsm.vhd:34' bound to instance 'cmp' of component 'alarme' [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/alarme_top.vhd:63]
INFO: [Synth 8-638] synthesizing module 'alarme' [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/fsm.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'alarme' (1#1) [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/fsm.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'alarme_top' (2#1) [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/alarme_top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.047 ; gain = 131.391 ; free physical = 3291 ; free virtual = 13265
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.047 ; gain = 131.391 ; free physical = 3291 ; free virtual = 13265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1324.047 ; gain = 131.391 ; free physical = 3291 ; free virtual = 13265
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/constrs_1/imports/TP1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alarme_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alarme_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1622.383 ; gain = 0.000 ; free physical = 3043 ; free virtual = 13017
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 3140 ; free virtual = 13115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 3140 ; free virtual = 13115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 3142 ; free virtual = 13116
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'alarme'
INFO: [Synth 8-5545] ROM "second_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "delai_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sirene_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "off_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/fsm.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/fsm.vhd:64]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   s_ini |                               00 |                               00
                s_alarme |                               01 |                               01
                   s_eff |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'alarme'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/fsm.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 3132 ; free virtual = 13107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alarme 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element cmp/delai_reg was removed.  [/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.srcs/sources_1/new/fsm.vhd:62]
INFO: [Synth 8-5545] ROM "cmp/second_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 3120 ; free virtual = 13096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1622.383 ; gain = 429.727 ; free physical = 2995 ; free virtual = 12971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 2992 ; free virtual = 12969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 2992 ; free virtual = 12969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 2999 ; free virtual = 12968
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 2999 ; free virtual = 12968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 2999 ; free virtual = 12968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 2999 ; free virtual = 12968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 2999 ; free virtual = 12968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 2999 ; free virtual = 12968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     8|
|5     |LUT3   |     4|
|6     |LUT4   |     5|
|7     |LUT5   |     3|
|8     |LUT6   |    38|
|9     |FDCE   |    32|
|10    |FDRE   |     7|
|11    |LDC    |     2|
|12    |IBUF   |     6|
|13    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   117|
|2     |  cmp    |alarme |   108|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 2999 ; free virtual = 12968
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1639.398 ; gain = 148.406 ; free physical = 3053 ; free virtual = 13021
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1639.398 ; gain = 446.742 ; free physical = 3053 ; free virtual = 13021
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 59 Warnings, 55 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1639.398 ; gain = 452.703 ; free physical = 3039 ; free virtual = 13008
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/m1/texierl/Documents/AEO/TP_CONTROLE_1/TP_CONTROLE_1.runs/synth_1/alarme_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alarme_top_utilization_synth.rpt -pb alarme_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1663.410 ; gain = 0.000 ; free physical = 3039 ; free virtual = 13008
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 11:22:02 2018...
