

================================================================
== Vivado HLS Report for 'imDiff'
================================================================
* Date:           Wed Dec 16 13:59:19 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+--------------+----------+
    |      Latency     |      Interval      | Pipeline |
    | min |     max    | min |      max     |   Type   |
    +-----+------------+-----+--------------+----------+
    |    1|  1203310161|    2|  173002002002| dataflow |
    +-----+------------+-----+--------------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+--------------+-----+--------------+---------+
        |                                |                      |       Latency      |      Interval      | Pipeline|
        |            Instance            |        Module        | min |      max     | min |      max     |   Type  |
        +--------------------------------+----------------------+-----+--------------+-----+--------------+---------+
        |grp_imDiff_Loop_L66_proc_fu_48  |imDiff_Loop_L66_proc  |    1|  173002002001|    1|  173002002001|   none  |
        +--------------------------------+----------------------+-----+--------------+-----+--------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      1|     861|   1389|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     861|   1389|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |imDiff_Loop_L66_proc_U0  |imDiff_Loop_L66_proc  |        0|      1|  861|  1389|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|      1|  861|  1389|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|imINPUT_address0      | out |   21|  ap_memory |    imINPUT    |     array    |
|imINPUT_ce0           | out |    1|  ap_memory |    imINPUT    |     array    |
|imINPUT_d0            | out |   32|  ap_memory |    imINPUT    |     array    |
|imINPUT_q0            |  in |   32|  ap_memory |    imINPUT    |     array    |
|imINPUT_we0           | out |    1|  ap_memory |    imINPUT    |     array    |
|imINPUT_address1      | out |   21|  ap_memory |    imINPUT    |     array    |
|imINPUT_ce1           | out |    1|  ap_memory |    imINPUT    |     array    |
|imINPUT_d1            | out |   32|  ap_memory |    imINPUT    |     array    |
|imINPUT_q1            |  in |   32|  ap_memory |    imINPUT    |     array    |
|imINPUT_we1           | out |    1|  ap_memory |    imINPUT    |     array    |
|imHeight              |  in |   32|   ap_none  |    imHeight   |    scalar    |
|imHeight_ap_vld       |  in |    1|   ap_none  |    imHeight   |    scalar    |
|imWidth               |  in |   32|   ap_none  |    imWidth    |    scalar    |
|imWidth_ap_vld        |  in |    1|   ap_none  |    imWidth    |    scalar    |
|tplINPUT_address0     | out |   21|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_ce0          | out |    1|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_d0           | out |   32|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_q0           |  in |   32|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_we0          | out |    1|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_address1     | out |   21|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_ce1          | out |    1|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_d1           | out |   32|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_q1           |  in |   32|  ap_memory |    tplINPUT   |     array    |
|tplINPUT_we1          | out |    1|  ap_memory |    tplINPUT   |     array    |
|tplHeight             |  in |   32|   ap_none  |   tplHeight   |    scalar    |
|tplHeight_ap_vld      |  in |    1|   ap_none  |   tplHeight   |    scalar    |
|tplWidth              |  in |   32|   ap_none  |    tplWidth   |    scalar    |
|tplWidth_ap_vld       |  in |    1|   ap_none  |    tplWidth   |    scalar    |
|output_struct         | out |   96|   ap_vld   | output_struct |    pointer   |
|output_struct_ap_vld  | out |    1|   ap_vld   | output_struct |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_done               | out |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     imDiff    | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |     imDiff    | return value |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: tplWidth_read (9)  [1/1] 0.00ns
codeRepl:1  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth)

ST_1: tplHeight_read (10)  [1/1] 0.00ns
codeRepl:2  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight)

ST_1: imWidth_read (11)  [1/1] 0.00ns
codeRepl:3  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth)

ST_1: imHeight_read (12)  [1/1] 0.00ns
codeRepl:4  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight)

ST_1: StgValue_7 (13)  [2/2] 2.44ns
codeRepl:5  call fastcc void @imDiff_Loop_L66_proc(i32 %imHeight_read, i32 %tplHeight_read, i32 %imWidth_read, i32 %tplWidth_read, [1440000 x i32]* %imINPUT, [1440000 x i32]* %tplINPUT, i96* %output_struct)


 <State 2>: 0.00ns
ST_2: StgValue_8 (8)  [1/1] 0.00ns  loc: imProcessing.cpp:98
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str21) nounwind

ST_2: StgValue_9 (13)  [1/2] 0.00ns
codeRepl:5  call fastcc void @imDiff_Loop_L66_proc(i32 %imHeight_read, i32 %tplHeight_read, i32 %imWidth_read, i32 %tplWidth_read, [1440000 x i32]* %imINPUT, [1440000 x i32]* %tplINPUT, i96* %output_struct)

ST_2: StgValue_10 (14)  [1/1] 0.00ns  loc: imProcessing.cpp:132
codeRepl:6  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tplHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_struct]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tplWidth_read  (read                ) [ 001]
tplHeight_read (read                ) [ 001]
imWidth_read   (read                ) [ 001]
imHeight_read  (read                ) [ 001]
StgValue_8     (specdataflowpipeline) [ 000]
StgValue_9     (call                ) [ 000]
StgValue_10    (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imINPUT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imHeight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imHeight"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tplINPUT">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tplHeight">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplHeight"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tplWidth">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplWidth"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_struct">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_struct"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imDiff_Loop_L66_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="tplWidth_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplWidth_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="tplHeight_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplHeight_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="imWidth_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imWidth_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="imHeight_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imHeight_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_imDiff_Loop_L66_proc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="0" index="3" bw="32" slack="0"/>
<pin id="53" dir="0" index="4" bw="32" slack="0"/>
<pin id="54" dir="0" index="5" bw="32" slack="0"/>
<pin id="55" dir="0" index="6" bw="32" slack="0"/>
<pin id="56" dir="0" index="7" bw="96" slack="0"/>
<pin id="57" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="66" class="1005" name="tplWidth_read_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="1"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplWidth_read "/>
</bind>
</comp>

<comp id="71" class="1005" name="tplHeight_read_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="1"/>
<pin id="73" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplHeight_read "/>
</bind>
</comp>

<comp id="76" class="1005" name="imWidth_read_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imWidth_read "/>
</bind>
</comp>

<comp id="81" class="1005" name="imHeight_read_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imHeight_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="14" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="10" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="42" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="30" pin="2"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="36" pin="2"/><net_sink comp="48" pin=3"/></net>

<net id="62"><net_src comp="24" pin="2"/><net_sink comp="48" pin=4"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="48" pin=6"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="48" pin=7"/></net>

<net id="69"><net_src comp="24" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="48" pin=4"/></net>

<net id="74"><net_src comp="30" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="79"><net_src comp="36" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="48" pin=3"/></net>

<net id="84"><net_src comp="42" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imINPUT | {}
	Port: tplINPUT | {}
	Port: output_struct | {1 2 }
 - Input state : 
	Port: imDiff : imINPUT | {1 2 }
	Port: imDiff : imHeight | {1 }
	Port: imDiff : imWidth | {1 }
	Port: imDiff : tplINPUT | {1 2 }
	Port: imDiff : tplHeight | {1 }
	Port: imDiff : tplWidth | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_imDiff_Loop_L66_proc_fu_48 |    1    |  10.162 |   1106  |   1108  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |    tplWidth_read_read_fu_24    |    0    |    0    |    0    |    0    |
|   read   |    tplHeight_read_read_fu_30   |    0    |    0    |    0    |    0    |
|          |     imWidth_read_read_fu_36    |    0    |    0    |    0    |    0    |
|          |    imHeight_read_read_fu_42    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    1    |  10.162 |   1106  |   1108  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| imHeight_read_reg_81|   32   |
| imWidth_read_reg_76 |   32   |
|tplHeight_read_reg_71|   32   |
| tplWidth_read_reg_66|   32   |
+---------------------+--------+
|        Total        |   128  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_imDiff_Loop_L66_proc_fu_48 |  p1  |   2  |  32  |   64   ||    32   |
| grp_imDiff_Loop_L66_proc_fu_48 |  p2  |   2  |  32  |   64   ||    32   |
| grp_imDiff_Loop_L66_proc_fu_48 |  p3  |   2  |  32  |   64   ||    32   |
| grp_imDiff_Loop_L66_proc_fu_48 |  p4  |   2  |  32  |   64   ||    32   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   256  ||  6.284  ||   128   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   10   |  1106  |  1108  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   128  |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   16   |  1234  |  1236  |
+-----------+--------+--------+--------+--------+
