// Seed: 2352228482
module module_0 (
    output uwire id_0,
    input  uwire id_1
);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output wand id_6,
    input tri id_7,
    output wand id_8,
    output wire id_9,
    input tri id_10
    , id_16,
    input tri id_11,
    input tri0 id_12,
    output tri1 id_13,
    input tri1 id_14
);
  logic [-1 'd0 : 1 'b0] id_17;
  module_0 modCall_1 (
      id_6,
      id_11
  );
endmodule
