$date
	Sun Dec 10 16:40:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module uart_transmitter_tb $end
$var wire 1 ! out $end
$var wire 1 " done $end
$var wire 1 # busy $end
$var reg 1 $ clk $end
$var reg 1 % en $end
$var reg 8 & in [7:0] $end
$var reg 1 ' start $end
$scope module utx $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 3 ( idx [2:0] $end
$var wire 8 ) in [7:0] $end
$var wire 1 ' start $end
$var reg 3 * bitIdx [2:0] $end
$var reg 1 # busy $end
$var reg 8 + data [7:0] $end
$var reg 1 " done $end
$var reg 1 ! out $end
$var reg 3 , state [2:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#4840
$dumpvars
b1011 -
b10 ,
b0 +
b0 *
b1100100 )
b0 (
1'
b1100100 &
1%
1$
1#
1"
0!
$end
#4860
0$
#4880
b11 ,
b1100100 +
0#
0"
1!
1$
#4900
0$
#4920
b100 ,
1#
0!
1$
#4940
0$
#4960
b1 (
b1 *
1$
#4980
0$
#5000
b10 (
b10 *
1$
#5020
0$
#5040
b11 (
b11 *
1!
1$
#5060
0$
#5080
b100 (
b100 *
0!
1$
#5100
0$
#5120
b101 (
b101 *
1$
#5140
0$
#5160
b110 (
b110 *
1!
1$
#5180
0$
#5200
b111 (
b111 *
1$
#5220
0$
#5240
b101 ,
b0 (
b0 *
0!
1$
#5260
0$
#5280
b10 ,
b0 +
1"
1$
#5300
0$
#5320
b11 ,
b1100100 +
0#
0"
1!
1$
#5340
0$
#5360
b100 ,
1#
0!
1$
#5370
