simSeconds 0.053951009385000005
simTicks 53950977469.24799
finalTick 403135944468282.3
simFreq 1000000000000.0
hostSeconds 230.30550011000003
hostTickRate 235004667.23275203
hostMemory 52615234.58006
simInsts 110000017.01189001
simOps 122137818.190033
hostInstRate 481897.49998900003
hostOpRate 534862.948312
system.clk_domain.clock 1000.0
system.cpu_clk_domain.clock 500.0
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 421010.8801930001
system.l2.demandHits::switch_cpus.data 201303.773245
system.l2.demandHits::total 622314.6534380001
system.l2.overallHits::switch_cpus.inst 421010.8801930001
system.l2.overallHits::switch_cpus.data 201303.773245
system.l2.overallHits::total 622314.6534380001
system.l2.demandMisses::cpu.inst 3.0356680000000007
system.l2.demandMisses::cpu.data 3.588336999999999
system.l2.demandMisses::switch_cpus.inst 3377.8391350000006
system.l2.demandMisses::switch_cpus.data 54605.63903600001
system.l2.demandMisses::total 57983.47817100001
system.l2.overallMisses::cpu.inst 3.0356680000000007
system.l2.overallMisses::cpu.data 3.588336999999999
system.l2.overallMisses::switch_cpus.inst 3377.8391350000006
system.l2.overallMisses::switch_cpus.data 54605.63903600001
system.l2.overallMisses::total 57983.47817100001
system.l2.demandMissLatency::switch_cpus.inst 272106570.86300004
system.l2.demandMissLatency::switch_cpus.data 4549567017.9574995
system.l2.demandMissLatency::total 4821673588.820499
system.l2.overallMissLatency::switch_cpus.inst 272106570.86300004
system.l2.overallMissLatency::switch_cpus.data 4549567017.9574995
system.l2.overallMissLatency::total 4821673588.820499
system.l2.demandAccesses::cpu.inst 3.0356680000000007
system.l2.demandAccesses::cpu.data 3.588336999999999
system.l2.demandAccesses::switch_cpus.inst 424388.7193280001
system.l2.demandAccesses::switch_cpus.data 255909.412281
system.l2.demandAccesses::total 680298.1316090001
system.l2.overallAccesses::cpu.inst 3.0356680000000007
system.l2.overallAccesses::cpu.data 3.588336999999999
system.l2.overallAccesses::switch_cpus.inst 424388.7193280001
system.l2.overallAccesses::switch_cpus.data 255909.412281
system.l2.overallAccesses::total 680298.1316090001
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 1.0
system.l2.demandMissRate::switch_cpus.inst 0.010505676036000002
system.l2.demandMissRate::switch_cpus.data 0.22190430297299998
system.l2.demandMissRate::total 0.103741406913
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 1.0
system.l2.overallMissRate::switch_cpus.inst 0.010505676036000002
system.l2.overallMissRate::switch_cpus.data 0.22190430297299998
system.l2.overallMissRate::total 0.103741406913
system.l2.demandAvgMissLatency::switch_cpus.inst 81190.83262082144
system.l2.demandAvgMissLatency::switch_cpus.data 83120.57067335579
system.l2.demandAvgMissLatency::total 82990.10280609898
system.l2.overallAvgMissLatency::switch_cpus.inst 81190.83262082144
system.l2.overallAvgMissLatency::switch_cpus.data 83120.57067335579
system.l2.overallAvgMissLatency::total 82990.10280609898
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 3377.8391350000006
system.l2.demandMshrMisses::switch_cpus.data 54605.63903600001
system.l2.demandMshrMisses::total 57983.47817100001
system.l2.overallMshrMisses::switch_cpus.inst 3377.8391350000006
system.l2.overallMshrMisses::switch_cpus.data 54605.63903600001
system.l2.overallMshrMisses::total 57983.47817100001
system.l2.demandMshrMissLatency::switch_cpus.inst 238328179.51299998
system.l2.demandMshrMissLatency::switch_cpus.data 4003510625.832537
system.l2.demandMshrMissLatency::total 4241838805.345537
system.l2.overallMshrMissLatency::switch_cpus.inst 238328179.51299998
system.l2.overallMshrMissLatency::switch_cpus.data 4003510625.832537
system.l2.overallMshrMissLatency::total 4241838805.345537
system.l2.demandMshrMissRate::switch_cpus.inst 0.010505676036000002
system.l2.demandMshrMissRate::switch_cpus.data 0.22190430297299998
system.l2.demandMshrMissRate::total 0.103741406913
system.l2.overallMshrMissRate::switch_cpus.inst 0.010505676036000002
system.l2.overallMshrMissRate::switch_cpus.data 0.22190430297299998
system.l2.overallMshrMissRate::total 0.103741406913
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 71190.83262082143
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73120.57065268052
system.l2.demandAvgMshrMissLatency::total 72990.1027857474
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 71190.83262082143
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73120.57065268052
system.l2.overallAvgMshrMissLatency::total 72990.1027857474
system.l2.replacements 35358.474289
system.l2.ReadCleanReq.hits::switch_cpus.inst 421010.8801930001
system.l2.ReadCleanReq.hits::total 421010.8801930001
system.l2.ReadCleanReq.misses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.misses::switch_cpus.inst 3377.8391350000006
system.l2.ReadCleanReq.misses::total 3377.8391350000006
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 272106570.86300004
system.l2.ReadCleanReq.missLatency::total 272106570.86300004
system.l2.ReadCleanReq.accesses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.accesses::switch_cpus.inst 424388.7193280001
system.l2.ReadCleanReq.accesses::total 424388.7193280001
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.010505676036000002
system.l2.ReadCleanReq.missRate::total 0.010505676036000002
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 81190.83262082144
system.l2.ReadCleanReq.avgMissLatency::total 81190.83262082144
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 3377.8391350000006
system.l2.ReadCleanReq.mshrMisses::total 3377.8391350000006
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 238328179.51299998
system.l2.ReadCleanReq.mshrMissLatency::total 238328179.51299998
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.010505676036000002
system.l2.ReadCleanReq.mshrMissRate::total 0.010505676036000002
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 71190.83262082143
system.l2.ReadCleanReq.avgMshrMissLatency::total 71190.83262082143
system.l2.ReadExReq.hits::switch_cpus.data 24389.734306
system.l2.ReadExReq.hits::total 24389.734306
system.l2.ReadExReq.misses::cpu.data 1.474644
system.l2.ReadExReq.misses::switch_cpus.data 3689.5937779999995
system.l2.ReadExReq.misses::total 3689.5937779999995
system.l2.ReadExReq.missLatency::switch_cpus.data 307969617.22999996
system.l2.ReadExReq.missLatency::total 307969617.22999996
system.l2.ReadExReq.accesses::cpu.data 1.474644
system.l2.ReadExReq.accesses::switch_cpus.data 28079.328083999997
system.l2.ReadExReq.accesses::total 28079.328083999997
system.l2.ReadExReq.missRate::cpu.data 0.6589170000000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.12113879442099999
system.l2.ReadExReq.missRate::total 0.12113879442099999
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 84957.63400133008
system.l2.ReadExReq.avgMissLatency::total 84957.63400133008
system.l2.ReadExReq.mshrMisses::switch_cpus.data 3689.5937779999995
system.l2.ReadExReq.mshrMisses::total 3689.5937779999995
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 271073677.68503696
system.l2.ReadExReq.mshrMissLatency::total 271073677.68503696
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.12113879442099999
system.l2.ReadExReq.mshrMissRate::total 0.12113879442099999
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 74957.63385456368
system.l2.ReadExReq.avgMshrMissLatency::total 74957.63385456368
system.l2.ReadSharedReq.hits::switch_cpus.data 176914.03893900002
system.l2.ReadSharedReq.hits::total 176914.03893900002
system.l2.ReadSharedReq.misses::cpu.data 2.113693
system.l2.ReadSharedReq.misses::switch_cpus.data 50916.045258000006
system.l2.ReadSharedReq.misses::total 50916.045258000006
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4241597400.7274995
system.l2.ReadSharedReq.missLatency::total 4241597400.7274995
system.l2.ReadSharedReq.accesses::cpu.data 2.113693
system.l2.ReadSharedReq.accesses::switch_cpus.data 227830.08419700002
system.l2.ReadSharedReq.accesses::total 227830.08419700002
system.l2.ReadSharedReq.missRate::cpu.data 0.8018810000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.23439180556599998
system.l2.ReadSharedReq.missRate::total 0.23439180556599998
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83090.30193488594
system.l2.ReadSharedReq.avgMissLatency::total 83090.30193488594
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 50916.045258000006
system.l2.ReadSharedReq.mshrMisses::total 50916.045258000006
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3732436948.1475
system.l2.ReadSharedReq.mshrMissLatency::total 3732436948.1475
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.23439180556599998
system.l2.ReadSharedReq.mshrMissRate::total 0.23439180556599998
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73090.30193488594
system.l2.ReadSharedReq.avgMshrMissLatency::total 73090.30193488594
system.l2.WritebackClean.hits::writebacks 424345.04387299996
system.l2.WritebackClean.hits::total 424345.04387299996
system.l2.WritebackClean.accesses::writebacks 424345.04387299996
system.l2.WritebackClean.accesses::total 424345.04387299996
system.l2.WritebackDirty.hits::writebacks 109626.446679
system.l2.WritebackDirty.hits::total 109626.446679
system.l2.WritebackDirty.accesses::writebacks 109626.446679
system.l2.WritebackDirty.accesses::total 109626.446679
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.l2.tags.tagsInUse 20912.811399580438
system.l2.tags.totalRefs 1495034.7784509999
system.l2.tags.sampledRefs 63791.97177499999
system.l2.tags.avgRefs 21.371995193747004
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 2.878289379020001
system.l2.tags.occupancies::cpu.data 3.203411356014
system.l2.tags.occupancies::switch_cpus.inst 2432.950966232832
system.l2.tags.occupancies::switch_cpus.data 18459.58884917884
system.l2.tags.avgOccs::cpu.inst 8.805567100000001e-05
system.l2.tags.avgOccs::cpu.data 9.784615400000002e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.074247764501
system.l2.tags.avgOccs::switch_cpus.data 0.5633420244189999
system.l2.tags.avgOccs::total 0.6382085907430001
system.l2.tags.occupanciesTaskId::1024 28418.178047000005
system.l2.tags.ageTaskId_1024::1 97.12773100000003
system.l2.tags.ageTaskId_1024::2 566.64431
system.l2.tags.ageTaskId_1024::3 6860.566911
system.l2.tags.ratioOccsTaskId::1024 0.8672539702329999
system.l2.tags.tagAccesses 10942861.733566001
system.l2.tags.dataAccesses 10942861.733566001
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 3377.8391350000006
system.mem_ctrls.avgPriority_switch_cpus.data::samples 54585.249504000014
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.0066459659820865
system.mem_ctrls.numReadWriteTurnArounds 446.33805300000006
system.mem_ctrls.numWriteReadTurnArounds 446.33805300000006
system.mem_ctrls.numStayReadState 135172.747189
system.mem_ctrls.numStayWriteState 6909.239502000001
system.mem_ctrls.readReqs 57983.47817100001
system.mem_ctrls.writeReqs 7369.380218
system.mem_ctrls.readBursts 57983.47817100001
system.mem_ctrls.writeBursts 7369.380218
system.mem_ctrls.servicedByWrQ 20.389532000000006
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0587111700000003
system.mem_ctrls.avgWrQLen 15.418479459999999
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 57983.47817100001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 7369.380218
system.mem_ctrls.rdQLenPdf::0 50322.96819100001
system.mem_ctrls.rdQLenPdf::1 6836.202813
system.mem_ctrls.rdQLenPdf::2 740.787106
system.mem_ctrls.rdQLenPdf::3 62.45280000000001
system.mem_ctrls.rdQLenPdf::4 0.677729
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.7098570000000001
system.mem_ctrls.wrQLenPdf::1 0.7538750000000001
system.mem_ctrls.wrQLenPdf::2 0.7538750000000001
system.mem_ctrls.wrQLenPdf::3 0.7538750000000001
system.mem_ctrls.wrQLenPdf::4 0.7538750000000001
system.mem_ctrls.wrQLenPdf::5 0.863807
system.mem_ctrls.wrQLenPdf::6 0.863807
system.mem_ctrls.wrQLenPdf::7 0.764559
system.mem_ctrls.wrQLenPdf::8 0.764559
system.mem_ctrls.wrQLenPdf::9 0.764559
system.mem_ctrls.wrQLenPdf::10 0.86343
system.mem_ctrls.wrQLenPdf::11 0.86343
system.mem_ctrls.wrQLenPdf::12 0.86343
system.mem_ctrls.wrQLenPdf::13 0.86343
system.mem_ctrls.wrQLenPdf::14 0.86343
system.mem_ctrls.wrQLenPdf::15 98.503816
system.mem_ctrls.wrQLenPdf::16 105.07138800000001
system.mem_ctrls.wrQLenPdf::17 432.3241370000001
system.mem_ctrls.wrQLenPdf::18 445.875463
system.mem_ctrls.wrQLenPdf::19 447.33254500000004
system.mem_ctrls.wrQLenPdf::20 447.5356500000001
system.mem_ctrls.wrQLenPdf::21 447.28455600000007
system.mem_ctrls.wrQLenPdf::22 447.9489740000001
system.mem_ctrls.wrQLenPdf::23 447.4738110000001
system.mem_ctrls.wrQLenPdf::24 447.631821
system.mem_ctrls.wrQLenPdf::25 448.02257900000006
system.mem_ctrls.wrQLenPdf::26 447.44086400000003
system.mem_ctrls.wrQLenPdf::27 447.87736100000006
system.mem_ctrls.wrQLenPdf::28 448.81408300000004
system.mem_ctrls.wrQLenPdf::29 454.761431
system.mem_ctrls.wrQLenPdf::30 449.05575799999997
system.mem_ctrls.wrQLenPdf::31 447.73804300000006
system.mem_ctrls.wrQLenPdf::32 446.4160120000001
system.mem_ctrls.wrQLenPdf::33 0.206021
system.mem_ctrls.wrQLenPdf::34 0.002107
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1304.9300480000004
system.mem_ctrls.bytesReadSys 3710942.6029440006
system.mem_ctrls.bytesWrittenSys 471640.333952
system.mem_ctrls.avgRdBWSys 64489095.2227416
system.mem_ctrls.avgWrBWSys 7985385.199588806
system.mem_ctrls.totGap 53959019371.18601
system.mem_ctrls.avgGap 1514503.92352166
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 216181.70464000004
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3493455.968256001
system.mem_ctrls.requestorReadRate::switch_cpus.inst 3734572.7934765946
system.mem_ctrls.requestorReadRate::switch_cpus.data 60731409.60079589
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 3377.8391350000006
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 54605.63903600001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 99430340.86700001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1754962462.84275
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 30063.38497497
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31939.00172251
system.mem_ctrls.dram.bytesRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesRead::cpu.data 229.65356799999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 216181.70464000004
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3494760.8983040005
system.mem_ctrls.dram.bytesRead::total 3710942.6029440006
system.mem_ctrls.dram.bytesInstRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 216181.70464000004
system.mem_ctrls.dram.bytesInstRead::total 216181.70464000004
system.mem_ctrls.dram.numReads::cpu.inst 3.0356680000000007
system.mem_ctrls.dram.numReads::cpu.data 3.588336999999999
system.mem_ctrls.dram.numReads::switch_cpus.inst 3377.8391350000006
system.mem_ctrls.dram.numReads::switch_cpus.data 54605.63903600001
system.mem_ctrls.dram.numReads::total 57983.47817100001
system.mem_ctrls.dram.bwRead::cpu.inst 38682.45264300001
system.mem_ctrls.dram.bwRead::cpu.data 45057.769276000006
system.mem_ctrls.dram.bwRead::switch_cpus.inst 3734572.657643
system.mem_ctrls.dram.bwRead::switch_cpus.data 60754522.269387014
system.mem_ctrls.dram.bwRead::total 64489095.28383999
system.mem_ctrls.dram.bwInstRead::cpu.inst 38682.45264300001
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 3734572.657643
system.mem_ctrls.dram.bwInstRead::total 3734572.657643
system.mem_ctrls.dram.bwTotal::cpu.inst 38682.45264300001
system.mem_ctrls.dram.bwTotal::cpu.data 45057.769276000006
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 3734572.657643
system.mem_ctrls.dram.bwTotal::switch_cpus.data 60754522.269387014
system.mem_ctrls.dram.bwTotal::total 72474480.35260801
system.mem_ctrls.dram.readBursts 57963.088639
system.mem_ctrls.dram.writeBursts 7349.038332000001
system.mem_ctrls.dram.perBankRdBursts::0 3861.1790229999992
system.mem_ctrls.dram.perBankRdBursts::1 3499.5324760000008
system.mem_ctrls.dram.perBankRdBursts::2 3281.504719
system.mem_ctrls.dram.perBankRdBursts::3 3259.1213140000004
system.mem_ctrls.dram.perBankRdBursts::4 3514.0865879999997
system.mem_ctrls.dram.perBankRdBursts::5 3516.2745180000006
system.mem_ctrls.dram.perBankRdBursts::6 3762.0020170000003
system.mem_ctrls.dram.perBankRdBursts::7 3595.1109750000005
system.mem_ctrls.dram.perBankRdBursts::8 3435.132097
system.mem_ctrls.dram.perBankRdBursts::9 3568.4423039999997
system.mem_ctrls.dram.perBankRdBursts::10 3648.146287
system.mem_ctrls.dram.perBankRdBursts::11 4062.580147
system.mem_ctrls.dram.perBankRdBursts::12 3726.9473930000004
system.mem_ctrls.dram.perBankRdBursts::13 3779.50694
system.mem_ctrls.dram.perBankRdBursts::14 3714.757229
system.mem_ctrls.dram.perBankRdBursts::15 3738.7646119999995
system.mem_ctrls.dram.perBankWrBursts::0 465.30460300000004
system.mem_ctrls.dram.perBankWrBursts::1 380.2293750000001
system.mem_ctrls.dram.perBankWrBursts::2 388.47889899999996
system.mem_ctrls.dram.perBankWrBursts::3 368.17652400000003
system.mem_ctrls.dram.perBankWrBursts::4 413.82825800000006
system.mem_ctrls.dram.perBankWrBursts::5 389.4964999999999
system.mem_ctrls.dram.perBankWrBursts::6 519.217683
system.mem_ctrls.dram.perBankWrBursts::7 544.43286
system.mem_ctrls.dram.perBankWrBursts::8 425.503133
system.mem_ctrls.dram.perBankWrBursts::9 492.24580499999996
system.mem_ctrls.dram.perBankWrBursts::10 436.37058500000006
system.mem_ctrls.dram.perBankWrBursts::11 588.841991
system.mem_ctrls.dram.perBankWrBursts::12 474.840189
system.mem_ctrls.dram.perBankWrBursts::13 471.910863
system.mem_ctrls.dram.perBankWrBursts::14 488.79392600000006
system.mem_ctrls.dram.perBankWrBursts::15 501.36713799999995
system.mem_ctrls.dram.totQLat 767584891.7285
system.mem_ctrls.dram.totBusLat 289815443.195
system.mem_ctrls.dram.totMemAccLat 1854392803.7097502
system.mem_ctrls.dram.avgQLat 13072.797781980003
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 31822.797781980003
system.mem_ctrls.dram.readRowHits 34810.996508000004
system.mem_ctrls.dram.writeRowHits 1606.9745510000002
system.mem_ctrls.dram.readRowHitRate 60.571932759999996
system.mem_ctrls.dram.writeRowHitRate 16.22179133
system.mem_ctrls.dram.bytesPerActivate::samples 28895.973437
system.mem_ctrls.dram.bytesPerActivate::mean 151.26746416852902
system.mem_ctrls.dram.bytesPerActivate::gmean 105.10535346533099
system.mem_ctrls.dram.bytesPerActivate::stdev 184.33240178794304
system.mem_ctrls.dram.bytesPerActivate::0-127 17743.404422
system.mem_ctrls.dram.bytesPerActivate::128-255 7326.392308000001
system.mem_ctrls.dram.bytesPerActivate::256-383 1373.5763160000001
system.mem_ctrls.dram.bytesPerActivate::384-511 716.0882059999999
system.mem_ctrls.dram.bytesPerActivate::512-639 493.86824500000006
system.mem_ctrls.dram.bytesPerActivate::640-767 403.653289
system.mem_ctrls.dram.bytesPerActivate::768-895 287.839463
system.mem_ctrls.dram.bytesPerActivate::896-1023 163.240363
system.mem_ctrls.dram.bytesPerActivate::1024-1151 387.910825
system.mem_ctrls.dram.bytesPerActivate::total 28895.973437
system.mem_ctrls.dram.dramBytesRead 3709637.672896
system.mem_ctrls.dram.dramBytesWritten 470338.45324800006
system.mem_ctrls.dram.avgRdBW 64.465982341469
system.mem_ctrls.dram.avgWrBW 7.961084804212998
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 0.5651514000000001
system.mem_ctrls.dram.busUtilRead 0.50227926
system.mem_ctrls.dram.busUtilWrite 0.06066748
system.mem_ctrls.dram.pageHitRate 57.321133319999994
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.mem_ctrls.dram.rank0.actEnergy 99753542.40894
system.mem_ctrls.dram.rank0.preEnergy 53022845.15038501
system.mem_ctrls.dram.rank0.readEnergy 201982115.0382
system.mem_ctrls.dram.rank0.writeEnergy 18109039.74444
system.mem_ctrls.dram.rank0.refreshEnergy 4258813976.820001
system.mem_ctrls.dram.rank0.actBackEnergy 5461582263.13278
system.mem_ctrls.dram.rank0.preBackEnergy 16117948114.261919
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26211211896.556664
system.mem_ctrls.dram.rank0.averagePower 484.457879217268
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 41850548808.388245
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1801528755.0
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 10298899905.859753
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 106550730.80274002
system.mem_ctrls.dram.rank1.preEnergy 56637374.043029994
system.mem_ctrls.dram.rank1.readEnergy 211874337.84426004
system.mem_ctrls.dram.rank1.writeEnergy 20252940.348600004
system.mem_ctrls.dram.rank1.refreshEnergy 4258813976.820001
system.mem_ctrls.dram.rank1.actBackEnergy 5475610617.00372
system.mem_ctrls.dram.rank1.preBackEnergy 16106134763.63376
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26235874740.49611
system.mem_ctrls.dram.rank1.averagePower 484.912388722007
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 41819945077.379745
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1801528755.0
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 10329503636.868254
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.membus.transDist::ReadResp 54293.88439299999
system.membus.transDist::ReadExReq 3689.5937779999995
system.membus.transDist::ReadExResp 3689.5937779999995
system.membus.transDist::ReadSharedReq 54293.88439299999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 151325.997758
system.membus.pktCount::total 151325.997758
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4182582.9368959996
system.membus.pktSize::total 4182582.9368959996
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 57998.297331
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 57998.297331
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 57998.297331
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.membus.reqLayer0.occupancy 135802708.666
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 311292755.10449994
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 93342.51958700002
system.membus.snoop_filter.hitSingleRequests 35344.222256
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 107901958.267091
system.switch_cpus.cpi 1.0787708597060004
system.switch_cpus.ipc 0.9416796835440001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 115124231.45230502
system.switch_cpus.instsIssued 113817488.772111
system.switch_cpus.squashedInstsIssued 1380.669944
system.switch_cpus.squashedInstsExamined 4055013.4425379997
system.switch_cpus.squashedOperandsExamined 2836137.726597
system.switch_cpus.numIssuedDist::samples 105668159.39546403
system.switch_cpus.numIssuedDist::mean 1.0882491782289998
system.switch_cpus.numIssuedDist::stdev 1.108270636521
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 42250578.85744
system.switch_cpus.numIssuedDist::1 28864308.563863993
system.switch_cpus.numIssuedDist::2 21422745.341115
system.switch_cpus.numIssuedDist::3 11124042.892478002
system.switch_cpus.numIssuedDist::4 1510242.1860190004
system.switch_cpus.numIssuedDist::5 358336.01436399994
system.switch_cpus.numIssuedDist::6 82465.759593
system.switch_cpus.numIssuedDist::7 35400.769599
system.switch_cpus.numIssuedDist::8 20039.010992
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.0
system.switch_cpus.numIssuedDist::total 105668159.39546403
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 15797.383278
system.switch_cpus.statFuBusy::MemWrite 2897.465123
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 584.6285080000001
system.switch_cpus.statIssuedInstType_0::IntAlu 71106847.365212
system.switch_cpus.statIssuedInstType_0::IntMult 59470.212062
system.switch_cpus.statIssuedInstType_0::IntDiv 8799.416872
system.switch_cpus.statIssuedInstType_0::FloatAdd 12.955688
system.switch_cpus.statIssuedInstType_0::FloatCmp 253.576822
system.switch_cpus.statIssuedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.statIssuedInstType_0::FloatMult 15.152528
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 8.362158
system.switch_cpus.statIssuedInstType_0::FloatMisc 904.0972730000001
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 634.854543
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 8950.191641
system.switch_cpus.statIssuedInstType_0::SimdCmp 15373.795112
system.switch_cpus.statIssuedInstType_0::SimdCvt 8.68714
system.switch_cpus.statIssuedInstType_0::SimdMisc 15410.450981
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 176.21354900000003
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 23906027.254961003
system.switch_cpus.statIssuedInstType_0::MemWrite 18693820.966947
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 113817488.772111
system.switch_cpus.issueRate 1.068675460246
system.switch_cpus.fuBusy 18694.848400999996
system.switch_cpus.fuBusyRate 0.00016207154499999998
system.switch_cpus.intInstQueueReads 332858806.883156
system.switch_cpus.intInstQueueWrites 118924931.972735
system.switch_cpus.intInstQueueWakeupAccesses 113064779.81171699
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 464405.79639400006
system.switch_cpus.vecInstQueueWrites 256186.15841399998
system.switch_cpus.vecInstQueueWakeupAccesses 226080.733206
system.switch_cpus.intAluAccesses 113603296.15788397
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 232302.83412
system.switch_cpus.numSquashedInsts 326755.581742
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 326066.042962
system.switch_cpus.idleCycles 2233798.871627
system.switch_cpus.MemDepUnit__0.insertedLoads 24258774.362538997
system.switch_cpus.MemDepUnit__0.insertedStores 18861011.099600997
system.switch_cpus.MemDepUnit__0.conflictingLoads 7442685.498398
system.switch_cpus.MemDepUnit__0.conflictingStores 807.53693
system.switch_cpus.MemDepUnit__0.MDPLookups 23533224.296684
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 725550.0658549999
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 6348402.198806999
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 597298.5933139999
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 672423.695112
system.switch_cpus.branchPred.lookups_0::CallDirect 569630.3153169999
system.switch_cpus.branchPred.lookups_0::CallIndirect 151868.035227
system.switch_cpus.branchPred.lookups_0::DirectCond 13477591.943423001
system.switch_cpus.branchPred.lookups_0::DirectUncond 3398239.962655999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 763260.290562
system.switch_cpus.branchPred.lookups_0::total 19033014.242297
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 37698.813277
system.switch_cpus.branchPred.squashes_0::CallDirect 60988.031745
system.switch_cpus.branchPred.squashes_0::CallIndirect 25785.502951000006
system.switch_cpus.branchPred.squashes_0::DirectCond 878339.719812
system.switch_cpus.branchPred.squashes_0::DirectUncond 91462.90348899999
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8680.590157
system.switch_cpus.branchPred.squashes_0::total 1102955.561431
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 144.42558200000002
system.switch_cpus.branchPred.corrected_0::CallDirect 15075.977654999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 32842.76825
system.switch_cpus.branchPred.corrected_0::DirectCond 308541.4305990001
system.switch_cpus.branchPred.corrected_0::DirectUncond 20309.463772
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 26514.996805999996
system.switch_cpus.branchPred.corrected_0::total 403429.06266399997
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 634724.7850710001
system.switch_cpus.branchPred.committed_0::CallDirect 508642.570779
system.switch_cpus.branchPred.committed_0::CallIndirect 126082.534383
system.switch_cpus.branchPred.committed_0::DirectCond 12599252.268006999
system.switch_cpus.branchPred.committed_0::DirectUncond 3306776.780913
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 754579.733889
system.switch_cpus.branchPred.committed_0::total 17930058.673042003
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 94.41676000000001
system.switch_cpus.branchPred.mispredicted_0::CallDirect 9170.110472000002
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 32485.685478
system.switch_cpus.branchPred.mispredicted_0::DirectCond 298154.84679700003
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 15516.463187000001
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 26426.169387
system.switch_cpus.branchPred.mispredicted_0::total 381847.692081
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8007881.418204
system.switch_cpus.branchPred.targetProvider_0::BTB 9463650.877403999
system.switch_cpus.branchPred.targetProvider_0::RAS 672423.695112
system.switch_cpus.branchPred.targetProvider_0::Indirect 889058.2515769999
system.switch_cpus.branchPred.targetProvider_0::total 19033014.242297
system.switch_cpus.branchPred.targetWrong_0::NoBranch 227304.33053400004
system.switch_cpus.branchPred.targetWrong_0::Return 127480.35480600002
system.switch_cpus.branchPred.targetWrong_0::CallDirect 144.42558200000002
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 48499.951742
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 403429.06266399997
system.switch_cpus.branchPred.condPredicted 13477591.943423001
system.switch_cpus.branchPred.condPredictedTaken 5690705.246311
system.switch_cpus.branchPred.condIncorrect 403429.06266399997
system.switch_cpus.branchPred.predTakenBTBMiss 89655.394659
system.switch_cpus.branchPred.NotTakenMispredicted 275948.707858
system.switch_cpus.branchPred.TakenMispredicted 127480.35480600002
system.switch_cpus.branchPred.BTBLookups 19033014.242297
system.switch_cpus.branchPred.BTBUpdates 216446.51722
system.switch_cpus.branchPred.BTBHits 12627080.347819002
system.switch_cpus.branchPred.BTBHitRatio 0.6638099661140001
system.switch_cpus.branchPred.BTBMispredicted 98616.059521
system.switch_cpus.branchPred.indirectLookups 915128.325789
system.switch_cpus.branchPred.indirectHits 889058.2515769999
system.switch_cpus.branchPred.indirectMisses 26070.074212
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 672423.695112
system.switch_cpus.branchPred.btb.lookups::CallDirect 569630.3153169999
system.switch_cpus.branchPred.btb.lookups::CallIndirect 151868.035227
system.switch_cpus.branchPred.btb.lookups::DirectCond 13477591.943423001
system.switch_cpus.branchPred.btb.lookups::DirectUncond 3398239.962655999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 763260.290562
system.switch_cpus.branchPred.btb.lookups::total 19033014.242297
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 672423.695112
system.switch_cpus.branchPred.btb.misses::CallDirect 19590.437492
system.switch_cpus.branchPred.btb.misses::CallIndirect 151868.035227
system.switch_cpus.branchPred.btb.misses::DirectCond 4769347.222756
system.switch_cpus.branchPred.btb.misses::DirectUncond 29444.213329000002
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 763260.290562
system.switch_cpus.branchPred.btb.misses::total 6405933.894478
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 15075.977654999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 181061.075793
system.switch_cpus.branchPred.btb.updates::DirectUncond 20309.463772
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 216446.51722
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 15075.977654999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 181061.075793
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 20309.463772
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 216446.51722
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.switch_cpus.branchPred.indirectBranchPred.lookups 915128.325789
system.switch_cpus.branchPred.indirectBranchPred.hits 889058.2515769999
system.switch_cpus.branchPred.indirectBranchPred.misses 26070.074212
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59357.765056000004
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 974486.0908450001
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 759197.1638209999
system.switch_cpus.branchPred.ras.pops 759197.2298079999
system.switch_cpus.branchPred.ras.squashes 124472.34797300001
system.switch_cpus.branchPred.ras.used 634724.7850710001
system.switch_cpus.branchPred.ras.correct 634630.368311
system.switch_cpus.branchPred.ras.incorrect 94.41676000000001
system.switch_cpus.commit.commitSquashedInsts 4072969.337772
system.switch_cpus.commit.branchMispredicts 368067.161862
system.switch_cpus.commit.numCommittedDist::samples 104148111.988735
system.switch_cpus.commit.numCommittedDist::mean 1.0778606812730003
system.switch_cpus.commit.numCommittedDist::stdev 1.1360535392250002
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 44633413.753446
system.switch_cpus.commit.numCommittedDist::1 27794708.806409005
system.switch_cpus.commit.numCommittedDist::2 11863045.333398003
system.switch_cpus.commit.numCommittedDist::3 19856944.095482007
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 104148111.988735
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 453.542
system.switch_cpus.commit.functionCalls 634725.1051620002
system.switch_cpus.commit.committedInstType_0::No_OpClass 558.6928480000003
system.switch_cpus.commit.committedInstType_0::IntAlu 69493649.836803
system.switch_cpus.commit.committedInstType_0::IntMult 58555.403343000005
system.switch_cpus.commit.committedInstType_0::IntDiv 8762.419831
system.switch_cpus.commit.committedInstType_0::FloatAdd 11.325063
system.switch_cpus.commit.committedInstType_0::FloatCmp 242.20781800000006
system.switch_cpus.commit.committedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.commit.committedInstType_0::FloatMult 11.406327
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 7.607229000000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 826.8107640000002
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 634.854543
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 8593.752238000001
system.switch_cpus.commit.committedInstType_0::SimdCmp 14255.586
system.switch_cpus.commit.committedInstType_0::SimdCvt 8.68714
system.switch_cpus.commit.committedInstType_0::SimdMisc 15097.886628
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 150.324295
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 23266654.522869
system.switch_cpus.commit.committedInstType_0::MemWrite 18223419.845798004
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 111091631.75965099
system.switch_cpus.commit.commitEligibleSamples 19856944.095482007
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 20.110106000000005
system.switch_cpus.commitStats0.numInsts 100020540.72185402
system.switch_cpus.commitStats0.numOps 111091631.75965099
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.78133999
system.switch_cpus.commitStats0.numOpsNotNOP 111071090.81913699
system.switch_cpus.commitStats0.cpi 1.0787708597060004
system.switch_cpus.commitStats0.ipc 0.9416796835440001
system.switch_cpus.commitStats0.numMemRefs 41490074.368667
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 99947047.961127
system.switch_cpus.commitStats0.numLoadInsts 23266654.522869
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 18222966.303798
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 217602.515916
system.switch_cpus.commitStats0.committedInstType::No_OpClass 558.6928480000003
system.switch_cpus.commitStats0.committedInstType::IntAlu 69493649.836803
system.switch_cpus.commitStats0.committedInstType::IntMult 58555.403343000005
system.switch_cpus.commitStats0.committedInstType::IntDiv 8762.419831
system.switch_cpus.commitStats0.committedInstType::FloatAdd 11.325063
system.switch_cpus.commitStats0.committedInstType::FloatCmp 242.20781800000006
system.switch_cpus.commitStats0.committedInstType::FloatCvt 190.59011400000003
system.switch_cpus.commitStats0.committedInstType::FloatMult 11.406327
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 7.607229000000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 826.8107640000002
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 634.854543
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 8593.752238000001
system.switch_cpus.commitStats0.committedInstType::SimdCmp 14255.586
system.switch_cpus.commitStats0.committedInstType::SimdCvt 8.68714
system.switch_cpus.commitStats0.committedInstType::SimdMisc 15097.886628
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 150.324295
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 23266654.522869
system.switch_cpus.commitStats0.committedInstType::MemWrite 18223419.845798004
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 111091631.75965099
system.switch_cpus.commitStats0.committedControl::IsControl 17930058.854683
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16414671.801339999
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1515387.0533430001
system.switch_cpus.commitStats0.committedControl::IsCondControl 12599252.32113
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5330806.533553
system.switch_cpus.commitStats0.committedControl::IsCall 634725.1051620002
system.switch_cpus.commitStats0.committedControl::IsReturn 634724.7850710001
system.switch_cpus.decode.idleCycles 40808279.821253
system.switch_cpus.decode.blockedCycles 8424019.427525
system.switch_cpus.decode.runCycles 55533854.35215501
system.switch_cpus.decode.unblockCycles 533912.964403
system.switch_cpus.decode.squashCycles 368092.830128
system.switch_cpus.decode.branchResolved 9430860.053545998
system.switch_cpus.decode.branchMispred 36249.953421000006
system.switch_cpus.decode.decodedInsts 116284080.94579999
system.switch_cpus.decode.squashedInsts 29229.053966000007
system.switch_cpus.executeStats0.numInsts 113490733.41188799
system.switch_cpus.executeStats0.numNop 22045.106214
system.switch_cpus.executeStats0.numBranches 18256520.336713
system.switch_cpus.executeStats0.numLoadInsts 23744663.622540995
system.switch_cpus.executeStats0.numStoreInsts 18666188.717439
system.switch_cpus.executeStats0.instRate 1.065786447501
system.switch_cpus.executeStats0.numCCRegReads 32840340.959472
system.switch_cpus.executeStats0.numCCRegWrites 31895792.28456
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 117565164.32480599
system.switch_cpus.executeStats0.numIntRegWrites 69935651.75115299
system.switch_cpus.executeStats0.numMemRefs 42410852.339980006
system.switch_cpus.executeStats0.numMiscRegReads 11301091.740411999
system.switch_cpus.executeStats0.numMiscRegWrites 1349.0739590000003
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 38625.698523
system.switch_cpus.executeStats0.numVecPredRegWrites 13680.862804000002
system.switch_cpus.executeStats0.numVecRegReads 146859.764705
system.switch_cpus.executeStats0.numVecRegWrites 94569.04487299998
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11025132.824093001
system.switch_cpus.fetch.cycles 62428846.612513006
system.switch_cpus.fetch.squashCycles 806956.5431100001
system.switch_cpus.fetch.miscStallCycles 32.816022999999994
system.switch_cpus.fetch.pendingTrapStallCycles 820.9399000000001
system.switch_cpus.fetch.cacheLines 35267293.870578
system.switch_cpus.fetch.icacheSquashes 175923.31854000004
system.switch_cpus.fetch.nisnDist::samples 105668159.39546403
system.switch_cpus.fetch.nisnDist::mean 1.120529345429
system.switch_cpus.fetch.nisnDist::stdev 1.230131321959
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 48344493.519881
system.switch_cpus.fetch.nisnDist::1 23956999.205812
system.switch_cpus.fetch.nisnDist::2 6676171.550501999
system.switch_cpus.fetch.nisnDist::3 26690495.119269002
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 105668159.39546403
system.switch_cpus.fetchStats0.numInsts 105493963.20011999
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.990370819288
system.switch_cpus.fetchStats0.numBranches 19033014.242297
system.switch_cpus.fetchStats0.branchRate 0.17804495495799996
system.switch_cpus.fetchStats0.icacheStallCycles 42834959.56900799
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 368092.830128
system.switch_cpus.iew.blockCycles 1669819.203995
system.switch_cpus.iew.unblockCycles 2205062.2944149994
system.switch_cpus.iew.dispatchedInsts 115148149.79482499
system.switch_cpus.iew.dispSquashedInsts 83172.70336900001
system.switch_cpus.iew.dispLoadInsts 24258774.362538997
system.switch_cpus.iew.dispStoreInsts 18861011.099600997
system.switch_cpus.iew.dispNonSpecInsts 1873.2363060000002
system.switch_cpus.iew.iqFullEvents 4890.2780760000005
system.switch_cpus.iew.lsqFullEvents 2195752.0952660004
system.switch_cpus.iew.predictedTakenIncorrect 180700.313382
system.switch_cpus.iew.predictedNotTakenIncorrect 205195.22463400004
system.switch_cpus.iew.branchMispredicts 385895.538016
system.switch_cpus.iew.instsToCommit 113368030.47980401
system.switch_cpus.iew.writebackCount 113290860.544923
system.switch_cpus.iew.producerInst 48155279.219746
system.switch_cpus.iew.consumerInst 77189494.564981
system.switch_cpus.iew.wbRate 1.063997725556
system.switch_cpus.iew.wbFanout 0.623914727972
system.switch_cpus.lsq0.forwLoads 76743.07200400002
system.switch_cpus.lsq0.squashedLoads 992119.39814
system.switch_cpus.lsq0.ignoredResponses 62.750065000000006
system.switch_cpus.lsq0.memOrderViolation 21.312514999999998
system.switch_cpus.lsq0.squashedStores 637591.6659910001
system.switch_cpus.lsq0.rescheduledLoads 25211.403080000004
system.switch_cpus.lsq0.blockedByCache 269.31884400000007
system.switch_cpus.lsq0.loadToUse::samples 23266654.100522004
system.switch_cpus.lsq0.loadToUse::mean 3.9262909039519993
system.switch_cpus.lsq0.loadToUse::stdev 9.651118395262
system.switch_cpus.lsq0.loadToUse::0-9 22953053.572025005
system.switch_cpus.lsq0.loadToUse::10-19 22502.193982000004
system.switch_cpus.lsq0.loadToUse::20-29 208161.40184599996
system.switch_cpus.lsq0.loadToUse::30-39 5518.055964000001
system.switch_cpus.lsq0.loadToUse::40-49 857.2252719999999
system.switch_cpus.lsq0.loadToUse::50-59 1025.027573
system.switch_cpus.lsq0.loadToUse::60-69 3353.2760629999993
system.switch_cpus.lsq0.loadToUse::70-79 350.83168700000004
system.switch_cpus.lsq0.loadToUse::80-89 516.495906
system.switch_cpus.lsq0.loadToUse::90-99 646.033244
system.switch_cpus.lsq0.loadToUse::100-109 700.6961940000001
system.switch_cpus.lsq0.loadToUse::110-119 893.821587
system.switch_cpus.lsq0.loadToUse::120-129 980.6642070000001
system.switch_cpus.lsq0.loadToUse::130-139 1442.083077
system.switch_cpus.lsq0.loadToUse::140-149 31361.436044000002
system.switch_cpus.lsq0.loadToUse::150-159 2295.3167779999994
system.switch_cpus.lsq0.loadToUse::160-169 1213.422242
system.switch_cpus.lsq0.loadToUse::170-179 15541.277044
system.switch_cpus.lsq0.loadToUse::180-189 1527.6556369999996
system.switch_cpus.lsq0.loadToUse::190-199 787.9706320000001
system.switch_cpus.lsq0.loadToUse::200-209 10787.549693000003
system.switch_cpus.lsq0.loadToUse::210-219 919.8780750000001
system.switch_cpus.lsq0.loadToUse::220-229 127.550163
system.switch_cpus.lsq0.loadToUse::260-269 52.26630500000001
system.switch_cpus.lsq0.loadToUse::270-279 37.566154000000004
system.switch_cpus.lsq0.loadToUse::280-289 38.18534
system.switch_cpus.lsq0.loadToUse::290-299 83.29586599999999
system.switch_cpus.lsq0.loadToUse::overflows 1788.7962100000002
system.switch_cpus.lsq0.loadToUse::min_value 1.1331069999999999
system.switch_cpus.lsq0.loadToUse::max_value 1014.0768210000001
system.switch_cpus.lsq0.loadToUse::total 23266654.100522004
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 53950977469.24799
system.switch_cpus.rename.squashCycles 368092.830128
system.switch_cpus.rename.idleCycles 41233898.635234
system.switch_cpus.rename.blockCycles 4901728.076062
system.switch_cpus.rename.serializeStallCycles 323986.03743300005
system.switch_cpus.rename.runCycles 55611369.06481801
system.switch_cpus.rename.unblockCycles 3229084.751789
system.switch_cpus.rename.renamedInsts 115919114.86906601
system.switch_cpus.rename.ROBFullEvents 125521.73465700002
system.switch_cpus.rename.IQFullEvents 27170.347539000002
system.switch_cpus.rename.LQFullEvents 313788.4393310001
system.switch_cpus.rename.SQFullEvents 2526764.4683530005
system.switch_cpus.rename.fullRegistersEvents 119263.450563
system.switch_cpus.rename.renamedOperands 115366712.630608
system.switch_cpus.rename.lookups 172868195.15105298
system.switch_cpus.rename.intLookups 120258031.99184401
system.switch_cpus.rename.vecLookups 154759.10211
system.switch_cpus.rename.vecPredLookups 27577.985891000004
system.switch_cpus.rename.committedMaps 110283467.70799202
system.switch_cpus.rename.undoneMaps 5083243.164083
system.switch_cpus.rename.serializing 12843.339121
system.switch_cpus.rename.tempSerializing 771.1716650000001
system.switch_cpus.rename.skidInsts 828273.1233940001
system.switch_cpus.rob.reads 199455696.734596
system.switch_cpus.rob.writes 231851226.62779298
system.switch_cpus.rob.squashedLoads 1011099.5891350001
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 654120.5781530001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.78133999
system.switch_cpus.thread_0.numOps 111071090.81913699
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 652219.6807250001
system.tol2bus.transDist::WritebackDirty 116995.82689699998
system.tol2bus.transDist::WritebackClean 424348.85162399994
system.tol2bus.transDist::CleanEvict 174294.856347
system.tol2bus.transDist::ReadExReq 28079.328083999997
system.tol2bus.transDist::ReadExResp 28079.328083999997
system.tol2bus.transDist::ReadCleanReq 424389.5965280001
system.tol2bus.transDist::ReadSharedReq 227830.08419700002
system.tol2bus.pktCount::total 2040940.2341010002
system.tol2bus.pktSize::total 77713499.514368
system.tol2bus.snoops 35359.351489
system.tol2bus.snoopTraffic 471696.474752
system.tol2bus.snoopFanout::samples 715688.4996500001
system.tol2bus.snoopFanout::mean 3.2540971e-05
system.tol2bus.snoopFanout::stdev 0.005182105007
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 715667.194948
system.tol2bus.snoopFanout::1 21.304702
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9641080000000001
system.tol2bus.snoopFanout::total 715688.4996500001
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 53950977469.24799
system.tol2bus.reqLayer0.occupancy 1214280841.2729998
system.tol2bus.reqLayer0.utilization 0.0002107
system.tol2bus.respLayer0.occupancy 636701464.43849
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 383998349.354344
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1360611.0859400001
system.tol2bus.snoop_filter.hitSingleRequests 680281.7400369999
system.tol2bus.snoop_filter.hitMultiRequests 7.051917
system.tol2bus.snoop_filter.totSnoops 14.252785000000001
system.tol2bus.snoop_filter.hitSingleSnoops 14.252785000000001
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 7369.380218
system.l2.writebacks::total 7369.380218
system.l2.tags.occupancies::writebacks 14.189883543287998
system.l2.tags.avgOccs::writebacks 0.000433064935
system.l2.tags.ageTaskId_1024::4 20902.599635
system.mem_ctrls.avgPriority_writebacks::samples 7369.380218
system.mem_ctrls.requestorWriteAccesses::writebacks 7369.380218
system.mem_ctrls.requestorWriteAvgLat::writebacks 93379914.65575966
system.mem_ctrls.dram.bytesWritten::writebacks 471640.333952
system.mem_ctrls.dram.bytesWritten::total 471640.333952
system.mem_ctrls.dram.numWrites::writebacks 7369.380218
system.mem_ctrls.dram.numWrites::total 7369.380218
system.mem_ctrls.dram.bwWrite::writebacks 7985385.341153999
system.mem_ctrls.dram.bwWrite::total 7985385.341153999
system.mem_ctrls.dram.bwTotal::writebacks 7985385.341153999
system.membus.transDist::WritebackDirty 7369.380218
system.membus.transDist::CleanEvict 27974.842038
system.switch_cpus.lsq0.loadToUse::230-239 34.73681500000001
system.switch_cpus.lsq0.loadToUse::240-249 22.028003000000002
system.switch_cpus.lsq0.loadToUse::250-259 33.867343000000005
system.l2.InvalidateReq.hits::switch_cpus.data 15.319439000000001
system.l2.InvalidateReq.hits::total 15.319439000000001
system.l2.InvalidateReq.misses::switch_cpus.data 15.478752
system.l2.InvalidateReq.misses::total 15.478752
system.l2.InvalidateReq.accesses::switch_cpus.data 30.138598999999996
system.l2.InvalidateReq.accesses::total 30.138598999999996
system.l2.InvalidateReq.missRate::switch_cpus.data 0.46664244944899996
system.l2.InvalidateReq.missRate::total 0.46664244944899996
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 15.478752
system.l2.InvalidateReq.mshrMisses::total 15.478752
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 294755.92899999995
system.l2.InvalidateReq.mshrMissLatency::total 294755.92899999995
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.46664244944899996
system.l2.InvalidateReq.mshrMissRate::total 0.46664244944899996
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 15938.11062279953
system.l2.InvalidateReq.avgMshrMissLatency::total 15938.11062279953
system.l2.UpgradeReq.hits::switch_cpus.data 0.877953
system.l2.UpgradeReq.hits::total 0.877953
system.l2.UpgradeReq.accesses::switch_cpus.data 0.877953
system.l2.UpgradeReq.accesses::total 0.877953
system.mem_ctrls.rdPerTurnAround::samples 446.33805300000006
system.mem_ctrls.rdPerTurnAround::mean 106.214984320538
system.mem_ctrls.rdPerTurnAround::gmean 67.912296752243
system.mem_ctrls.rdPerTurnAround::stdev 578.143359169559
system.mem_ctrls.rdPerTurnAround::0-1023 442.82740599999994
system.mem_ctrls.rdPerTurnAround::1024-2047 1.101129
system.mem_ctrls.rdPerTurnAround::17408-18431 0.275997
system.mem_ctrls.rdPerTurnAround::total 446.33805300000006
system.mem_ctrls.wrPerTurnAround::samples 446.33805300000006
system.mem_ctrls.wrPerTurnAround::mean 12.134402459637998
system.mem_ctrls.wrPerTurnAround::gmean 12.118514115956
system.mem_ctrls.wrPerTurnAround::stdev 0.6350164651640001
system.mem_ctrls.wrPerTurnAround::16 341.45507599999996
system.mem_ctrls.wrPerTurnAround::17 6.758692
system.mem_ctrls.wrPerTurnAround::18 93.73540200000001
system.mem_ctrls.wrPerTurnAround::19 4.189255999999999
system.mem_ctrls.wrPerTurnAround::total 446.33805300000006
system.mem_ctrls.requestorWriteBytes::writebacks 470338.45324800006
system.mem_ctrls.requestorWriteRate::writebacks 7961084.908543259
system.mem_ctrls.requestorWriteTotalLat::writebacks 814996464749.2072
system.membus.transDist::InvalidateReq 15.478752
system.switch_cpus.nonSpecInstsAdded 1873.2363060000002
system.switch_cpus.squashedNonSpecRemoved 963.154151
system.switch_cpus.commit.commitNonSpecStalls 910.082155
system.switch_cpus.fetch.icacheWaitRetryStallCycles 22.970661
system.tol2bus.transDist::UpgradeReq 0.877953
system.tol2bus.transDist::UpgradeResp 0.877953
system.tol2bus.transDist::InvalidateReq 30.138598999999996
system.tol2bus.transDist::InvalidateResp 30.138598999999996
system.l2.tags.ageTaskId_1024::0 11.689079999999999
system.mem_ctrls.rdPerTurnAround::21504-22527 0.002107
system.mem_ctrls.wrPerTurnAround::20 0.182771
system.mem_ctrls.wrPerTurnAround::21 0.012642
system.mem_ctrls.wrPerTurnAround::24 0.002107
system.mem_ctrls.wrPerTurnAround::26 0.002107
system.mem_ctrls.rdPerTurnAround::18432-19455 0.230323
system.mem_ctrls.rdPerTurnAround::32-63 0.13156
system.mem_ctrls.rdPerTurnAround::64-95 0.57343
system.mem_ctrls.rdPerTurnAround::96-127 0.5720000000000001
system.mem_ctrls.rdPerTurnAround::128-159 0.25454
system.mem_ctrls.rdPerTurnAround::160-191 0.09724000000000001
system.mem_ctrls.rdPerTurnAround::192-223 0.02145
system.mem_ctrls.rdPerTurnAround::224-255 0.01573
system.mem_ctrls.rdPerTurnAround::256-287 0.00572
system.mem_ctrls.rdPerTurnAround::288-319 0.00429
system.mem_ctrls.rdPerTurnAround::320-351 0.00429
system.mem_ctrls.rdPerTurnAround::352-383 0.00286
system.mem_ctrls.rdPerTurnAround::384-415 0.00143
system.mem_ctrls.rdPerTurnAround::448-479 0.00143
system.mem_ctrls.rdPerTurnAround::480-511 0.00143
system.mem_ctrls.rdPerTurnAround::576-607 0.00286
system.mem_ctrls.rdPerTurnAround::16384-17407 0.227991
CPI 1.0790195850302944

Per-Address PND Load Violations:
