$date
	Mon Sep 08 09:47:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_and_gate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$scope module tb_nand_gate $end
$var wire 1 $ y $end
$var reg 1 % a $end
$var reg 1 & b $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$scope module tb_nor_gate $end
$var wire 1 ' y $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module uut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ' y $end
$upscope $end
$upscope $end
$scope module tb_not_gate $end
$var wire 1 * y $end
$var reg 1 + a $end
$scope module uut $end
$var wire 1 + a $end
$var wire 1 * y $end
$upscope $end
$upscope $end
$scope module tb_or_gate $end
$var wire 1 , y $end
$var reg 1 - a $end
$var reg 1 . b $end
$scope module uut $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 , y $end
$upscope $end
$upscope $end
$scope module tb_xnor_gate $end
$var wire 1 / y $end
$var reg 1 0 a $end
$var reg 1 1 b $end
$scope module uut $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 / y $end
$upscope $end
$upscope $end
$scope module tb_xor_gate $end
$var wire 1 2 y $end
$var reg 1 3 a $end
$var reg 1 4 b $end
$scope module uut $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 2 y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
03
02
01
00
1/
0.
0-
0,
0+
1*
0)
0(
1'
0&
0%
1$
0#
0"
0!
$end
#10000
0/
12
1,
0*
0'
14
11
1.
1+
1)
1&
1#
#20000
04
13
01
10
0.
1-
0)
1(
0&
1%
0#
1"
