INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/RISCV_Proc/RISCV_Proc.sim/sim_1/synth/timing/xsim/top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
