Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2. 
[INFO] Setting signal max routing layer to: TopMetal2 and clock max routing layer to TopMetal2. 
+ global_route -congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: TopMetal2
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.4100
[INFO GRT-0088] Layer TopMetal2 Track-Pitch = 4.0000  line-2-Via Pitch: 3.9500
[INFO GRT-0003] Macros: 0
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VPWR has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[WARNING GRT-0041] Net VGND has wires/vias outside die area.
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 9

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal          0             0          0.00%
Metal2     Vertical         1885          1120          40.58%
Metal3     Horizontal       2045          1241          39.32%
Metal4     Vertical         1885          1034          45.15%
Metal5     Horizontal       1460           657          55.00%
TopMetal1    Vertical          185           144          22.16%
TopMetal2    Horizontal        147           126          14.29%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1320
[INFO GRT-0198] Via related Steiner nodes: 10
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1632
[INFO GRT-0112] Final usage 3D: 5769

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1               0             0            0.00%             0 /  0 /  0
Metal2            1120           433           38.66%             0 /  0 /  0
Metal3            1241           355           28.61%             0 /  0 /  0
Metal4            1034            70            6.77%             0 /  0 /  0
Metal5             657            15            2.28%             0 /  0 /  0
TopMetal1            144             0            0.00%             0 /  0 /  0
TopMetal2            126             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             4322           873           20.20%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 9128 um
[INFO GRT-0014] Routed nets: 247
[INFO ORD-0030] Using 12 thread(s).
+ detailed_route -bottom_routing_layer Metal2 -top_routing_layer TopMetal2 -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/44-openroad-detailedrouting/drt-run-0/DigitalSine.drc
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2

Units:                1000
Number of layers:     15
Number of macros:     84
Number of vias:       77
Number of viarulegen: 6

[INFO DRT-0150] Reading design.

Design:                   DigitalSine
Die area:                 ( 0 0 ) ( 69075 87795 )
Number of track patterns: 14
Number of DEF vias:       0
Number of components:     246
Number of terminals:      39
Number of snets:          2
Number of nets:           247

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_YX
  Layer Via3
    default via: Via3_XY
  Layer Via4
    default via: Via4_YX
  Layer TopVia1
    default via: TopVia1EWNS
  Layer TopVia2
    default via: TopVia2EWNS
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 76.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete GatPoly.
[INFO DRT-0024]   Complete Cont.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0024]   Complete TopVia1.
[INFO DRT-0024]   Complete TopMetal1.
[INFO DRT-0024]   Complete TopVia2.
[INFO DRT-0024]   Complete TopMetal2.
[INFO DRT-0033] GatPoly shape region query size = 0.
[INFO DRT-0033] Cont shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 4712.
[INFO DRT-0033] Via1 shape region query size = 80.
[INFO DRT-0033] Metal2 shape region query size = 65.
[INFO DRT-0033] Via2 shape region query size = 80.
[INFO DRT-0033] Metal3 shape region query size = 36.
[INFO DRT-0033] Via3 shape region query size = 80.
[INFO DRT-0033] Metal4 shape region query size = 46.
[INFO DRT-0033] Via4 shape region query size = 800.
[INFO DRT-0033] Metal5 shape region query size = 30.
[INFO DRT-0033] TopVia1 shape region query size = 0.
[INFO DRT-0033] TopMetal1 shape region query size = 0.
[INFO DRT-0033] TopVia2 shape region query size = 0.
[INFO DRT-0033] TopMetal2 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 393 pins.
[INFO DRT-0081]   Complete 76 unique inst patterns.
[INFO DRT-0084]   Complete 62 groups.
#scanned instances     = 246
#unique  instances     = 76
#stdCellGenAp          = 3435
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2732
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 734
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:02, memory = 174.19 (MB), peak = 174.19 (MB)

[INFO DRT-0157] Number of guides:     1771

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6300 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 13 STEP 6300 ;
[INFO DRT-0028]   Complete GatPoly.
[INFO DRT-0028]   Complete Cont.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0028]   Complete TopVia1.
[INFO DRT-0028]   Complete TopMetal1.
[INFO DRT-0028]   Complete TopVia2.
[INFO DRT-0028]   Complete TopMetal2.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete GatPoly (guide).
[INFO DRT-0035]   Complete Cont (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0035]   Complete TopVia1 (guide).
[INFO DRT-0035]   Complete TopMetal1 (guide).
[INFO DRT-0035]   Complete TopVia2 (guide).
[INFO DRT-0035]   Complete TopMetal2 (guide).
[INFO DRT-0036] GatPoly guide region query size = 0.
[INFO DRT-0036] Cont guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 636.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 564.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 285.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 28.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 4.
[INFO DRT-0036] TopVia1 guide region query size = 0.
[INFO DRT-0036] TopMetal1 guide region query size = 0.
[INFO DRT-0036] TopVia2 guide region query size = 0.
[INFO DRT-0036] TopMetal2 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 174.31 (MB), peak = 174.31 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 592 vertical wires in 1 frboxes and 925 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 275 vertical wires in 1 frboxes and 174 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 176.81 (MB), peak = 176.81 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.81 (MB), peak = 176.81 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 189.24 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:06, memory = 210.89 (MB).
    Completing 70% with 98 violations.
    elapsed time = 00:00:06, memory = 210.89 (MB).
    Completing 100% with 110 violations.
    elapsed time = 00:00:08, memory = 230.39 (MB).
[INFO DRT-0199]   Number of violations = 125.
Viol/Layer      Metal2 Metal3
Metal Spacing       59      0
Recheck             10      5
Short               49      2
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:09, memory = 630.27 (MB), peak = 630.27 (MB)
Total wire length = 6143 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3104 um.
Total wire length on LAYER Metal3 = 2379 um.
Total wire length on LAYER Metal4 = 562 um.
Total wire length on LAYER Metal5 = 96 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1568.
Up-via summary (total 1568):

------------------
   GatPoly       0
    Metal1     738
    Metal2     727
    Metal3      94
    Metal4       9
    Metal5       0
 TopMetal1       0
------------------
          1568


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 125 violations.
    elapsed time = 00:00:00, memory = 635.39 (MB).
    Completing 30% with 125 violations.
    elapsed time = 00:00:00, memory = 637.27 (MB).
    Completing 50% with 104 violations.
    elapsed time = 00:00:03, memory = 668.39 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:03, memory = 668.39 (MB).
    Completing 80% with 59 violations.
    elapsed time = 00:00:04, memory = 668.39 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:07, memory = 680.41 (MB).
[INFO DRT-0199]   Number of violations = 45.
Viol/Layer      Metal2
Metal Spacing       24
Short               21
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:07, memory = 680.41 (MB), peak = 712.39 (MB)
Total wire length = 6096 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3042 um.
Total wire length on LAYER Metal3 = 2336 um.
Total wire length on LAYER Metal4 = 625 um.
Total wire length on LAYER Metal5 = 92 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1557.
Up-via summary (total 1557):

------------------
   GatPoly       0
    Metal1     738
    Metal2     708
    Metal3     103
    Metal4       8
    Metal5       0
 TopMetal1       0
------------------
          1557


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 45 violations.
    elapsed time = 00:00:00, memory = 680.41 (MB).
    Completing 20% with 45 violations.
    elapsed time = 00:00:00, memory = 680.41 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 680.41 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 684.54 (MB).
    Completing 50% with 44 violations.
    elapsed time = 00:00:00, memory = 684.54 (MB).
    Completing 60% with 44 violations.
    elapsed time = 00:00:00, memory = 684.54 (MB).
    Completing 70% with 41 violations.
    elapsed time = 00:00:00, memory = 684.54 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:01, memory = 689.79 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:04, memory = 707.74 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer      Metal2
Metal Spacing       32
Short               14
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:04, memory = 707.86 (MB), peak = 745.66 (MB)
Total wire length = 6096 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 3049 um.
Total wire length on LAYER Metal3 = 2327 um.
Total wire length on LAYER Metal4 = 621 um.
Total wire length on LAYER Metal5 = 96 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1572.
Up-via summary (total 1572):

------------------
   GatPoly       0
    Metal1     737
    Metal2     718
    Metal3     105
    Metal4      12
    Metal5       0
 TopMetal1       0
------------------
          1572


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 707.86 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:01, memory = 707.86 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 707.86 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 727.24 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:01, memory = 727.24 (MB), peak = 745.66 (MB)
Total wire length = 6101 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2941 um.
Total wire length on LAYER Metal3 = 2355 um.
Total wire length on LAYER Metal4 = 700 um.
Total wire length on LAYER Metal5 = 104 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1605.
Up-via summary (total 1605):

------------------
   GatPoly       0
    Metal1     738
    Metal2     729
    Metal3     124
    Metal4      14
    Metal5       0
 TopMetal1       0
------------------
          1605


[INFO DRT-0198] Complete detail routing.
Total wire length = 6101 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2941 um.
Total wire length on LAYER Metal3 = 2355 um.
Total wire length on LAYER Metal4 = 700 um.
Total wire length on LAYER Metal5 = 104 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 1605.
Up-via summary (total 1605):

------------------
   GatPoly       0
    Metal1     738
    Metal2     729
    Metal3     124
    Metal4      14
    Metal5       0
 TopMetal1       0
------------------
          1605


[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:22, memory = 727.36 (MB), peak = 745.66 (MB)

[INFO DRT-0180] Post processing.
+ check_antennas 
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              3      70.76
  Timing Repair Buffer                     65     825.55
  Inverter                                 15      85.28
  Clock inverter                            1       5.44
  Sequential cell                           9     440.90
  Multi-Input combinational cell          153    1422.49
  Total                                   246    2850.42
Writing OpenROAD database to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/44-openroad-detailedrouting/DigitalSine.odb'…
Writing netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/44-openroad-detailedrouting/DigitalSine.nl.v'…
Writing powered netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/44-openroad-detailedrouting/DigitalSine.pnl.v'…
Writing layout to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/44-openroad-detailedrouting/DigitalSine.def'…
Writing timing constraints to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/44-openroad-detailedrouting/DigitalSine.sdc'…
