Project 1: Elementary Logic Gates
=================================

Chip Implementations
--------------------

| Chip      | Components            | Total Nand    |
|-----------|-----------------------|---------------|
| And       | 1 Nand; 1 Not         | 2             |
| And16     |                       |               |
| DMux      | 1 Not; 2 And          | 5             |
| DMux4Way  |                       |               |
| DMux8Way  |                       |               |
| Mux       | 1 Not; 2 And; 1 Or    | 8             |
| Mux16     |                       |               |
| Mux4Way16 |                       |               |
| Mux8Way16 |                       |               |
| Not       | 1 Nand                | 1             |
| Not16     |                       |               |
| Or        | 1 Nand; 2 Not         | 3             |
| Or16      |                       |               |
| Or8Way    |                       |               |
| Xor.hdl   | 1 Nand; 1 Or; 2 And   | 6             |
