<profile>

<section name = "Vitis HLS Report for 'probe_timer'" level="0">
<item name = "Date">Sat Mar 18 14:38:56 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.303 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 3, 9.600 ns, 9.600 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 239, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 115, -</column>
<column name="Register">-, -, 338, 96, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="probeTimerTable_U">probe_timer_probeTimerTable_RAM_T2P_BRAM_1R1W, 4, 0, 0, 0, 1000, 33, 1, 33000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln885_fu_185_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln886_1_fu_285_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln886_fu_241_p2">+, 0, 0, 23, 16, 2</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_183">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_185">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_199">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_369">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_50">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op38_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op51_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op54_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op56_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op68_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op70_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_326_nbreadreq_fu_82_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_74_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln1064_76_fu_273_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln1064_fu_191_p2">icmp, 0, 0, 13, 16, 10</column>
<column name="icmp_ln1068_fu_229_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln101_fu_279_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln173_fu_308_p2">or, 0, 0, 48, 48, 1</column>
<column name="select_ln92_fu_197_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_checkID_V_2_phi_fu_147_p4">14, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_fastResume_reg_155">14, 3, 1, 3</column>
<column name="checkID_V_2_reg_144">14, 3, 16, 48</column>
<column name="probeTimer2eventEng_setEvent_blk_n">9, 2, 1, 2</column>
<column name="probeTimerTable_address1">14, 3, 10, 30</column>
<column name="probeTimerTable_d0">14, 3, 33, 99</column>
<column name="pt_prevSessionID_V">9, 2, 16, 32</column>
<column name="rxEng2timer_clearProbeTimer_blk_n">9, 2, 1, 2</column>
<column name="txEng2timer_setProbeTimer_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_fastResume_reg_155">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter2_fastResume_reg_155">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter3_fastResume_reg_155">1, 0, 1, 0</column>
<column name="checkID_V_2_reg_144">16, 0, 16, 0</column>
<column name="icmp_ln1068_reg_335">1, 0, 1, 0</column>
<column name="probeTimerTable_addr_1_reg_339">10, 0, 10, 0</column>
<column name="probeTimerTable_addr_1_reg_339_pp0_iter2_reg">10, 0, 10, 0</column>
<column name="probeTimerTable_load_reg_345">33, 0, 33, 0</column>
<column name="pt_WaitForWrite">1, 0, 1, 0</column>
<column name="pt_WaitForWrite_load_reg_319">1, 0, 1, 0</column>
<column name="pt_currSessionID_V">16, 0, 16, 0</column>
<column name="pt_prevSessionID_V">16, 0, 16, 0</column>
<column name="pt_updSessionID_V">16, 0, 16, 0</column>
<column name="pt_updSessionID_V_load_reg_323">16, 0, 16, 0</column>
<column name="tmp_i_reg_328">1, 0, 1, 0</column>
<column name="tmp_reg_350">1, 0, 1, 0</column>
<column name="checkID_V_2_reg_144">64, 32, 16, 0</column>
<column name="pt_WaitForWrite_load_reg_319">64, 32, 1, 0</column>
<column name="tmp_i_reg_328">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, probe_timer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, probe_timer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, probe_timer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, probe_timer, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, probe_timer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, probe_timer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, probe_timer, return value</column>
<column name="rxEng2timer_clearProbeTimer_dout">in, 16, ap_fifo, rxEng2timer_clearProbeTimer, pointer</column>
<column name="rxEng2timer_clearProbeTimer_empty_n">in, 1, ap_fifo, rxEng2timer_clearProbeTimer, pointer</column>
<column name="rxEng2timer_clearProbeTimer_read">out, 1, ap_fifo, rxEng2timer_clearProbeTimer, pointer</column>
<column name="txEng2timer_setProbeTimer_dout">in, 16, ap_fifo, txEng2timer_setProbeTimer, pointer</column>
<column name="txEng2timer_setProbeTimer_empty_n">in, 1, ap_fifo, txEng2timer_setProbeTimer, pointer</column>
<column name="txEng2timer_setProbeTimer_read">out, 1, ap_fifo, txEng2timer_setProbeTimer, pointer</column>
<column name="probeTimer2eventEng_setEvent_din">out, 85, ap_fifo, probeTimer2eventEng_setEvent, pointer</column>
<column name="probeTimer2eventEng_setEvent_full_n">in, 1, ap_fifo, probeTimer2eventEng_setEvent, pointer</column>
<column name="probeTimer2eventEng_setEvent_write">out, 1, ap_fifo, probeTimer2eventEng_setEvent, pointer</column>
</table>
</item>
</section>
</profile>
