<root><simulation><result_generated_time />2023-05-16 18:12:22<layer><layer_spec />{'B': 1, 'K': 486, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />54867456<total_data_size_element />{'W': 1119744, 'I': 112896, 'O': 23814}<total_data_reuse />{'W': 49, 'I': 486.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />12/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [672, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('FY', 3)], [('C', 32)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('C', 32)]], [], []]<O />[[[('FY', 3)], [('C', 32)]], [[('OY', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 9), ('C', 2), ('OX', 7), ('C', 2)], [('K', 6), ('C', 2), ('K', 9), ('FX', 3)], []]<I />[[('K', 9), ('C', 2), ('OX', 7), ('C', 2), ('K', 6), ('C', 2), ('K', 9)], [('FX', 3)], []]<O />[[('K', 9), ('C', 2), ('OX', 7), ('C', 2)], [('K', 6), ('C', 2), ('K', 9), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [2.33, 208.29, 1.0, 1.0], 'O': [96.0, 4, 6, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [288, 8957952, 8957952], 'I': [448, 903168, 903168], 'O': [504, 190512, 190512], 'O_partial': [504, 190512, 0], 'O_final': [0, 0, 190512]}<actual_mem_utilization_individual />{'W': [0.56, 0.27, 0.0], 'I': [0.88, 0.03, 0.0], 'O': [0.98, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.56, 0.3, 0.0], 'I': [0.88, 0.3, 0.0], 'O': [0.98, 0.3, 0.0]}<effective_mem_size_bit />{'W': [144, 1492992, 8957952], 'I': [448, 903168, 903168], 'O': [504, 190512, 190512], 'O_partial': [504, 190512, 0], 'O_final': [0, 0, 190512]}<total_unit_count />{'W': [672, 96, 1, 1], 'I': [672, 672, 1, 1], 'O': [672, 7, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [288, 672, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [2.3333333333333335, 1.0, 1.0, 1.0], 'O': [96.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7838208, 1119744], [1119744, 1119744], [1119744, 0]]<I />[[2612736, 112896], [112896, 112896], [112896, 0]]<O />[[(547722, 571536), (142884, 119070)], [(119070, 142884), (23814, 0)], [(0, 23814), (0, 0)]]<O_partial />[[(547722, 571536), (142884, 119070)], [(119070, 142884), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (23814, 0)], [(0, 23814), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[979776, 139968], [17496, 17496], [4374, 0]]<I />[[326592, 14112], [1764, 1764], [441, 0]]<O />[[(68465, 71442), (17860, 14884)], [(1860, 2233), (372, 0)], [(0, 93), (0, 0)]]<O_partial />[([68465, 71442], [17860, 14884]), ([1860, 2233], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [372, 0]), ([0, 93], [0, 0])]</mem_access_count_word><mac_count><active />54867456<idle />28740096</mac_count></basic_info><energy><total_energy />121388615.5<mem_energy_breakdown><W />[380.3, 3467.5, 5825.5]<I />[114.9, 349.6, 587.3]<O />[60.5, 442.5, 123.9]</mem_energy_breakdown><MAC_energy><active_MAC />119940258.8<idle_MAC />1437004.8<total />121377263.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5307<utilization_without_data_loading />0.6562<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.8087<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />100962<latency_cycle_without_data_loading />81648<ideal_computing_cycle />81648<data_loading><load_cycle_total />19314<load_cycle_individual />{'W': [54, 17496, 0], 'I': [588, 1764, 0]}<load_cycle_combined />{'W': 17496, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-81647], [-80104, -63954], [-81648, -81648]], 'I': [[-81647], [-6034, -4872], [-81648, -81648]], 'O': [[-81648], [-38232, -38556], [-81276, -81555]]}<mem_stall_cycle_shared />{'W': [[-81647], [-80104, 0], [0, 0]], 'I': [[-81647], [-6034, 0], [0, 0]], 'O': [[-81648], [-38232, -38556], [-81276, -81555]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [288, 8957952, 8957952], 'I': [448, 903168, 903168], 'O': [504, 190512, 190512], 'O_partial': [504, 190512, 0], 'O_final': [0, 0, 190512]}<data_size_each_level_total />{'W': [27648, 8957952, 8957952], 'I': [301056, 903168, 903168], 'O': [3528, 190512, 190512]}<loop_cycles_each_level />{'W': [252, 81648, 81648], 'I': [27216, 81648, 81648], 'O': [252, 81648, 81648]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 3, 1], 'O': [2, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [109.7, 109.7], [109.7, 109.7]], 'I': [[3.4, 0.0], [11.1, 11.1], [11.1, 11.1]], 'O': [[8.0, 2.0], [14.0, 2.3], [2.3, 2.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [109.7, 109.7], [109.7, 109.7]], 'I': [[3.4, 0.1], [99.6, 33.2], [33.2, 11.1]], 'O': [[8.0, 4.0], [28.0, 7.0], [7.0, 2.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [109.7, 109.7], [109.7, 0]], 'I': [[3.4, 0.1], [99.6, 11.1], [11.1, 0]], 'O': [[8.0, 4.0], [28.0, 2.3], [2.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [239.6, 148.8], [120.8, 2.3]], 'I': [[3.4, 0.1], [239.6, 148.8], [120.8, 2.3]], 'O': [[8.0, 4.0], [239.6, 148.8], [120.8, 2.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 81648], [252, 252, 324], [81648, 81648, 1]], 'I': [[1, 1, 81648], [3024, 27216, 3], [81648, 81648, 1]], 'O': [[1, 1, 81648], [126, 252, 324], [81648, 81648, 1]]}<trans_time_real />{'W': [[0, 1, 81648], [[4, 252, 324], [54, 252, 324]], [[17496, 81648, 1], [4374, 81648, 1]]], 'I': [[0, 1, 81648], [[7, 27216, 3], [588, 27216, 3]], [[1764, 81648, 1], [441, 81648, 1]]], 'O': [[0, 1, 81648], [[8, 252, 324], [7, 252, 324]], [[372, 81648, 1], [93, 81648, 1]]]}<single_stall_cycle />{'W': [[-1], [-248, -198], [-64152, -77274]], 'I': [[-1], [-3017, -2436], [-79884, -81207]], 'O': [[-1], [-118, -119], [-81276, -81555]]}<single_stall_count />{'W': [81647, 323, 0], 'I': [81647, 2, 0], 'O': [81648, 324, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [372, 0]}, 1: {'W': [17442, 0], 'I': [1176, 0], 'O': [2592, 372]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-81648, -81648], [-81276, -81648]], 1: [[-60438, -81648], [-79056, -81276]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>