
                         Lattice Mapping Report File

Design:  Controller_RHD64_Config
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Fri Aug  8 09:29:43 2025

Design Information
------------------

Command line:   map -i Passthrough_impl_1_syn.udb -pdc
     C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA/Passthrough/Constrain.pdc -o Passthrough_impl_1_map.udb -mp
     Passthrough_impl_1.mrp -hierrpt -gui -msgset C:/Users/david/Desktop/WiFi
     Headstage/WiFiHeadstage V2/FPGA/Passthrough/promote.xml

Design Summary
--------------

   Number of slice registers:   0 out of  5280 (0%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:             0 out of  5280 (0%)
      Number of logic LUT4s:               0
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIO: 11
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 11 out of 36 (31%)
      Number of IO sites used for OD+RGB IO buffers: 1 out of 3 (33%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 12 out of 39 (31%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net LED_OUT_c_c: 1 loads
      Net MISO_master_c_c: 1 loads
      Net MOSI_slave_c_c: 1 loads
      Net SCLK_slave_c_c: 1 loads
      Net SS_slave_c_c: 1 loads




                                    Page 1









   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.
INFO <52291017> - map: Port 'LED_OUT' is located on BB_OD pad '40'. Its IO
     buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not
     applicable to BB_OD.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| MOSI_slave          | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| MISO_master         | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SCLK_slave          | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SS_slave            | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_clk             | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| MOSI_master         | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SCLK_master         | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SS_master           | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| MISO_slave          | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED_CTL             | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ext_clk             | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| LED_OUT             | OUTPUT    | LVCMOS18  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block MOSI_slave_c_pad.vlo_inst was optimized away.
Block MOSI_slave_pad.vhi_inst was optimized away.

Constraint Summary
------------------

   Total number of constraints: 23
   Total number of constraints dropped: 0



                                    Page 2





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 62 MB
Checksum -- map: f931ee811e6b9519fffe95d62a599489dc2fcce1





















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
