
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.423009                       # Number of seconds simulated
sim_ticks                                423009308000                       # Number of ticks simulated
final_tick                               1068374710500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82074                       # Simulator instruction rate (inst/s)
host_op_rate                                    87014                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17359100                       # Simulator tick rate (ticks/s)
host_mem_usage                                4625220                       # Number of bytes of host memory used
host_seconds                                 24368.16                       # Real time elapsed on the host
sim_insts                                  2000000005                       # Number of instructions simulated
sim_ops                                    2120363308                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       140928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      2961472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3102400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       140928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        140928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2689408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2689408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        46273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         42022                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              42022                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       333156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      7000962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7334118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       333156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           333156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6357799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6357799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6357799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       333156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      7000962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13691916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       48475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42022                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48475                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3101568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2687680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3102400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2689408                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2566                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  422983711000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.465520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.190552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   157.692780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18313     47.28%     47.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15922     41.11%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2027      5.23%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          821      2.12%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          461      1.19%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          299      0.77%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          228      0.59%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          188      0.49%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          474      1.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38733                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.040487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.683298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.185101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               2      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             3      0.12%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             9      0.35%      0.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            76      2.99%      3.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           943     37.07%     40.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19           685     26.93%     67.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           364     14.31%     81.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           193      7.59%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           121      4.76%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            52      2.04%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            28      1.10%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            12      0.47%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33            15      0.59%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             9      0.35%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             8      0.31%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             6      0.24%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             4      0.16%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             6      0.24%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             2      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             2      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             2      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             2      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2544                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.507469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.484065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.900006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1912     75.16%     75.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.39%     75.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              596     23.43%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      0.75%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.16%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2544                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2434720500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3343383000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  242310000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     50239.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68989.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         7.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    31297                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20427                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4674008.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                147155400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 78214950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               179549580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              117293400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2941052400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1670203740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            176980800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5961384330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4250540640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      95423419140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           110946341640                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            262.278724                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         418874555500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    348660500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1251618000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 394742145750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11069195250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2524395250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13073293250                       # Time in different power states
system.mem_ctrls_1.actEnergy                129398220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 68776785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               166469100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              101920500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         2902944720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1742846250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            192282720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5045261520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4414790880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      95823789030                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           110589189705                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            261.434412                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         417872954250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    392728500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1236272000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 396123924250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  11496864000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2695333250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11064186000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2098019                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           553828024                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2099043                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            263.847870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     1.321096                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.678904                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1122844571                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1122844571                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    384886207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       384886207                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    166874424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      166874424                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1711555                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1711555                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          486                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    551760631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        551760631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    553472186                       # number of overall hits
system.cpu.dcache.overall_hits::total       553472186                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4488999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4488999                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2394443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2394443                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        16668                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16668                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      6883442                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6883442                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      6900110                       # number of overall misses
system.cpu.dcache.overall_misses::total       6900110                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  46790454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46790454500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  37088832481                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37088832481                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        52500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        52500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  83879286981                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  83879286981                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  83879286981                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  83879286981                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    389375206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    389375206                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1728223                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1728223                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    558644073                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    558644073                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    560372296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    560372296                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011529                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.014146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014146                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.009645                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009645                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.012322                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012322                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.012313                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012313                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10423.360420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10423.360420                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15489.544951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15489.544951                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13125                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 12185.660456                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12185.660456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 12156.224608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12156.224608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       735726                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             35613                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.658917                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     2.444444                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1750084                       # number of writebacks
system.cpu.dcache.writebacks::total           1750084                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3073302                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3073302                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1720365                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1720365                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4793667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4793667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4793667                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4793667                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1415697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1415697                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       674078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       674078                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         8240                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8240                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2089775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2089775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2098015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2098015                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19111378500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19111378500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10889298824                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10889298824                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    104321000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    104321000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  30000677324                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30000677324                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  30104998324                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30104998324                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.004768                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003741                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003744                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003744                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13499.624920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13499.624920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16154.360214                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16154.360214                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12660.315534                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12660.315534                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14355.936560                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14355.936560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14349.276971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14349.276971                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1361230                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           269100941                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1361742                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            197.615217                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.634974                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.365026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.001240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         540988422                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        540988422                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    268389424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       268389424                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    268389424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        268389424                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    268389424                       # number of overall hits
system.cpu.icache.overall_hits::total       268389424                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1424172                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1424172                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1424172                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1424172                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1424172                       # number of overall misses
system.cpu.icache.overall_misses::total       1424172                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  18485482998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18485482998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  18485482998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18485482998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  18485482998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18485482998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    269813596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    269813596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    269813596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    269813596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    269813596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    269813596                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005278                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005278                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005278                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005278                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005278                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12979.810724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12979.810724                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12979.810724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12979.810724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12979.810724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12979.810724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          863                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.958333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1361230                       # number of writebacks
system.cpu.icache.writebacks::total           1361230                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        62942                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        62942                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        62942                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        62942                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        62942                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        62942                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1361230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1361230                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1361230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1361230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1361230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1361230                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  16720355998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16720355998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  16720355998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16720355998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  16720355998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16720355998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.005045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.005045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005045                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12283.270276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12283.270276                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12283.270276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12283.270276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12283.270276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12283.270276                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     48635                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    12702150                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     81403                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    156.040318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      170.558790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        887.021768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       9020.492406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1496.831174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 21193.095862                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.027070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.275284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.045680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.646762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32330                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54440731                       # Number of tag accesses
system.l2.tags.data_accesses                 54440731                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1750084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1750084                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1280902                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1280902                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       643945                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                643945                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      1358982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1358982                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1407796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1407796                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       1358982                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2051741                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3410723                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1358982                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2051741                       # number of overall hits
system.l2.overall_hits::total                 3410723                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        30143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30143                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         2208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2208                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        16135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16135                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         2208                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        46278                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48486                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2208                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        46278                       # number of overall misses
system.l2.overall_misses::total                 48486                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   3076159500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3076159500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    273079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    273079000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   2210631000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2210631000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    273079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   5286790500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5559869500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    273079000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   5286790500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5559869500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1750084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1750084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1280902                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1280902                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       674088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            674088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      1361190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1361190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1423931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1423931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1361190                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2098019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3459209                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1361190                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2098019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3459209                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.044717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044717                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.001622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001622                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.011331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011331                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001622                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.022058                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014016                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001622                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.022058                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014016                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102052.201174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102052.201174                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 123677.083333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 123677.083333                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 137008.428881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 137008.428881                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 123677.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 114239.822378                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114669.585035                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 123677.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 114239.822378                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114669.585035                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                42022                       # number of writebacks
system.l2.writebacks::total                     42022                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data        30143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30143                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         2202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2202                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        16130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16130                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        46273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48475                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        46273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48475                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2774729500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2774729500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    250018000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    250018000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   2048841500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2048841500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    250018000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4823571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5073589000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    250018000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4823571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5073589000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.044717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.044717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.001618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.011328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011328                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.022056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014013                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.022056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014013                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 92052.201174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92052.201174                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 113541.326067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 113541.326067                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 127020.551767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 127020.551767                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 113541.326067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 104241.587967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104664.033007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 113541.326067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 104241.587967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104664.033007                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         96950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        48475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42022                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6453                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30143                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18332                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       145425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 145425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5791808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5791808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48475                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48475    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48475                       # Request fanout histogram
system.membus.reqLayer0.occupancy           132519000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          129821500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        93802285                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     69102064                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     11273355                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     70618974                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        55355229                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.385773                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         8360912                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2025                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      6776542                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      6457437                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       319105                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        67002                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1068374710500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                846018665                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    304698948                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1174581811                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            93802285                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     70173578                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             528249170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        22714192                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1430                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         269813596                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3802400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    844306848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.466662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.344694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        338641311     40.11%     40.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         92647338     10.97%     51.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         93389462     11.06%     62.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        319628737     37.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    844306848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.110875                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.388364                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        292873526                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      57448325                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         461098472                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      21805374                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       11081129                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     52241212                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        278666                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1179567469                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      36711846                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       11081129                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        325761722                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8696467                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        47413                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         449763345                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      48956751                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1146373781                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      16035971                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        991280                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          90855                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       38099560                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3077494                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         4656                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1361315217                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5619872404                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1569336074                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      3685539                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1230262805                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        131052389                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          507                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          507                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          45128787                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    424592868                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    177821102                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     18145350                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8100970                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1129185655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1493                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1102205329                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5755495                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     80864595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    200795119                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    844306848                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.305456                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.979878                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    206173995     24.42%     24.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    275585247     32.64%     57.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    268926713     31.85%     88.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     85865136     10.17%     99.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7623277      0.90%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       121938      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         7429      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1028      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2085      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    844306848                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        38268518     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3546652      1.05%     12.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv         8018614      2.37%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1579      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2989      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc        18282      0.01%     14.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3350      0.00%     14.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc          546      0.00%     14.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      250265512     74.08%     88.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      37685992     11.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     500706197     45.43%     45.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6602865      0.60%     46.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1259291      0.11%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     46.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        88310      0.01%     46.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     46.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       189499      0.02%     46.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       121137      0.01%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         6081      0.00%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      1021354      0.09%     46.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        32175      0.00%     46.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc        74665      0.01%     46.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt           83      0.00%     46.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    416839352     37.82%     84.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    173832793     15.77%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       830251      0.08%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       601276      0.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1102205329                       # Type of FU issued
system.switch_cpus.iq.rate                   1.302814                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           337812034                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.306487                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3386694974                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1207025424                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1077083981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      5590058                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      3116891                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2566224                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1437208964                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         2808399                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     18100404                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     26655851                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        63976                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        90593                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6182318                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       182331                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       139368                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       11081129                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         3483888                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2152665                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1129189137                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     424592868                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    177821102                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          506                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          13349                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2124976                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        90593                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      6518017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      4835754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     11353771                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1084964063                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     410232291                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     17241263                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  1989                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            583111145                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         77069588                       # Number of branches executed
system.switch_cpus.iew.exec_stores          172878854                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.282435                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1079788126                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1079650205                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         600354359                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         735043009                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.276154                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.816761                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     62550045                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     10997388                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    829795812                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.263350                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.673784                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    374146932     45.09%     45.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    185184444     22.32%     67.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    130282233     15.70%     83.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     62789957      7.57%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     30184185      3.64%     94.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19274908      2.32%     96.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10369658      1.25%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5633328      0.68%     98.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     11930167      1.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    829795812                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000106                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1048322641                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              569575792                       # Number of memory references committed
system.switch_cpus.commit.loads             397937010                       # Number of loads committed
system.switch_cpus.commit.membars                 980                       # Number of memory barriers committed
system.switch_cpus.commit.branches           74059627                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            2459631                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         976674917                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7611008                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    469757829     44.81%     44.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6348570      0.61%     45.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1243287      0.12%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        87887      0.01%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       165348      0.02%     45.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       119256      0.01%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         6081      0.00%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       918487      0.09%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        25581      0.00%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc        74440      0.01%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt           83      0.00%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    397302411     37.90%     83.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    171045565     16.32%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       634599      0.06%     99.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       593217      0.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1048322641                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      11930167                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1928738188                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2236259108                       # The number of ROB writes
system.switch_cpus.timesIdled                  484388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1711817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1048322539                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.846019                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.846019                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.182007                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.182007                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1481202360                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       766750828                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           3568659                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2630817                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4455063221                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        506866435                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       594597162                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         523389                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      6918498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3459240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       119486                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            160                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          160                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1068374710500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2785161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1792106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1361230                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          354548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           674088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          674088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1361230                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1423931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4083650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6294057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10377707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    174234880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    246278592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              420513472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           48675                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2691968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3507884                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.181499                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3388247     96.59%     96.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 119637      3.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3507884                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6570563000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2043466750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3147492071                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
