
---------- Begin Simulation Statistics ----------
final_tick                               137587411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 657936                       # Number of bytes of host memory used
host_op_rate                                   460030                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   100.41                       # Real time elapsed on the host
host_tick_rate                             1370314920                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    25419003                       # Number of instructions simulated
sim_ops                                      46189581                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137587                       # Number of seconds simulated
sim_ticks                                137587411500                       # Number of ticks simulated
system.cpu.Branches                           2856959                       # Number of branches fetched
system.cpu.committedInsts                    25419003                       # Number of instructions committed
system.cpu.committedOps                      46189581                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        275174823                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               275174822.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             16054778                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            14367880                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      2850540                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               22548845                       # Number of float alu accesses
system.cpu.num_fp_insts                      22548845                       # number of float instructions
system.cpu.num_fp_register_reads             22549169                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 923                       # number of times the floating registers were written
system.cpu.num_func_calls                        4522                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              46230229                       # Number of integer alu accesses
system.cpu.num_int_insts                     46230229                       # number of integer instructions
system.cpu.num_int_register_reads           105840878                       # number of times the integer registers were read
system.cpu.num_int_register_writes           20646702                       # number of times the integer registers were written
system.cpu.num_load_insts                     1314562                       # Number of load instructions
system.cpu.num_mem_refs                      24041796                       # number of memory refs
system.cpu.num_store_insts                   22727234                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2571      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  22187800     47.99%     48.00% # Class of executed instruction
system.cpu.op_class::IntMult                      631      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     171      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                      134      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                       74      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                     351      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::MemRead                  1314474      2.84%     50.84% # Class of executed instruction
system.cpu.op_class::MemWrite                  179382      0.39%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  88      0.00%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           22547852     48.77%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46233555                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       703419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1407859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       703686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       704191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1408138                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         704191                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     23293656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23293656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     23293656                       # number of overall hits
system.cpu.dcache.overall_hits::total        23293656                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       704186                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         704186                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       704186                       # number of overall misses
system.cpu.dcache.overall_misses::total        704186                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  78411828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78411828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  78411828000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78411828000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     23997842                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23997842                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     23997842                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23997842                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029344                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 111351.018055                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111351.018055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 111351.018055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111351.018055                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       703615                       # number of writebacks
system.cpu.dcache.writebacks::total            703615                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       704186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704186                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       704186                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       704186                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  77707642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  77707642000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  77707642000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  77707642000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029344                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029344                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029344                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 110351.018055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 110351.018055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 110351.018055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110351.018055                       # average overall mshr miss latency
system.cpu.dcache.replacements                 703674                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1314435                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1314435                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11951500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11951500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1314556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1314556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 98772.727273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 98772.727273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11830500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11830500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 97772.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97772.727273                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     21979221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21979221                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       704065                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       704065                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  78399876500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  78399876500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     22683286                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22683286                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111353.179749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111353.179749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       704065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       704065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  77695811500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  77695811500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110353.179749                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110353.179749                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.081197                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23997842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            704186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.078840                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            211500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.081197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48699870                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48699870                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1314562                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22727235                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            59                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         87996                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     35854430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35854430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     35854430                       # number of overall hits
system.cpu.icache.overall_hits::total        35854430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          266                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            266                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          266                       # number of overall misses
system.cpu.icache.overall_misses::total           266                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26472000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26472000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26472000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26472000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     35854696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35854696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     35854696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35854696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99518.796992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99518.796992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99518.796992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99518.796992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.icache.writebacks::total                12                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          266                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          266                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          266                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26206000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26206000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98518.796992                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98518.796992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98518.796992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98518.796992                       # average overall mshr miss latency
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     35854430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35854430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          266                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           266                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26472000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26472000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99518.796992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99518.796992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26206000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26206000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98518.796992                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98518.796992                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           197.165401                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35854696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               266                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          134792.090226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   197.165401                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.385089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.385089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          71709658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         71709658                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35854696                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 137587411500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       12                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                  12                       # number of overall hits
system.l2.overall_hits::total                      12                       # number of overall hits
system.l2.demand_misses::.cpu.inst                266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             704174                       # number of demand (read+write) misses
system.l2.demand_misses::total                 704440                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               266                       # number of overall misses
system.l2.overall_misses::.cpu.data            704174                       # number of overall misses
system.l2.overall_misses::total                704440                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25797500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  76651205500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      76677003000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25797500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  76651205500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     76677003000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              266                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           704186                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               704452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             266                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          704186                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              704452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999983                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999983                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96983.082707                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108852.649345                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108848.167339                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96983.082707                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108852.649345                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108848.167339                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              703351                       # number of writebacks
system.l2.writebacks::total                    703351                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        704174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            704440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       704174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           704440                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23137500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  69609465500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69632603000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23137500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  69609465500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69632603000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86983.082707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98852.649345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98848.167339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86983.082707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98852.649345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98848.167339                       # average overall mshr miss latency
system.l2.replacements                        1407552                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       703615                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           703615                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       703615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       703615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           12                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               12                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           12                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           12                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          704059                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              704059                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  76639632500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   76639632500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        704065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            704065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108853.991640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108853.991640                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       704059                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         704059                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  69599042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  69599042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98853.991640                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98853.991640                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst          266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25797500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25797500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          266                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            266                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96983.082707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96983.082707                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86983.082707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86983.082707                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11573000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11573000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.950413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100634.782609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100634.782609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10423000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10423000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90634.782609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90634.782609                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   509.767455                       # Cycle average of tags in use
system.l2.tags.total_refs                     1408080                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1408064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000011                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     245.271333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.138468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       261.357653                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.479046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.510464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995640                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          429                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4224340                       # Number of tag accesses
system.l2.tags.data_accesses                  4224340                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2813404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2816696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005740072750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       164837                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       164837                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4088870                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2648558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      704440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     703351                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2817760                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2813404                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2817760                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2813404                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  704440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  704440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  704440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  704440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  43986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 115033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 164848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 164841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 164839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 164838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 164838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 164838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 164838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 164838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 164838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 164838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 164837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 151938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  93797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  56704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       164837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.093929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.986107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.439549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        164832    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        164837                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       164837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.067600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.026947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.195908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            73610     44.66%     44.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            45391     27.54%     72.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6999      4.25%     76.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            38794     23.53%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        164837                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               180336640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180057856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1310.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1308.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  137587281500                       # Total gap between requests
system.mem_ctrls.avgGap                      97732.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    180268544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    180055808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 494929.000099692959                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1310211029.008275270462                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1308664841.041798353195                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1064                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2816696                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2813404                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     40949000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 142170144000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3423718863250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     38485.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     50474.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1216931.11                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    180268544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     180336640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    180057856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    180057856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          266                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       704174                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         704440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       703351                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        703351                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       494929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1310211029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1310705958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       494929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       494929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1308679726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1308679726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1308679726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       494929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1310211029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2619385684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2817760                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2813372                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       176228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       176064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       175984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       175980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       175988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       176164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       176212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       176100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       176064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       176096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       176128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       176216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       176232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       176140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       176052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       176112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       175912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       175848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       175792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       175760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       175756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       175912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       175908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       175856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       175844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       175696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       175780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       175852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       175904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       175868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       175796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       175888                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             89378093000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14088800000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       142211093000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31719.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50469.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2626362                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            2620425                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       384332                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   937.699947                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   887.800861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.704963                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          827      0.22%      0.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5160      1.34%      1.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        15461      4.02%      5.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          401      0.10%      5.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        21829      5.68%     11.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           48      0.01%     11.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        14753      3.84%     15.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5870      1.53%     16.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       319983     83.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       384332                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             180336640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          180055808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1310.705958                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1308.664841                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1372129500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       729281355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    10058260800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    7343203680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10860688800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  55190365140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6357469440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   91911398715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   668.021861                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15256846250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4594200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 117736365250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1372093800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       729258585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    10060545600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    7342598160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10860688800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  55150921140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   6390685440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   91906791525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   667.988376                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  15343460250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4594200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 117649751250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       703351                       # Transaction distribution
system.membus.trans_dist::CleanEvict               68                       # Transaction distribution
system.membus.trans_dist::ReadExReq            704059                       # Transaction distribution
system.membus.trans_dist::ReadExResp           704059                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           381                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2112299                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      2112299                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2112299                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    360394496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    360394496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               360394496                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            704440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  704440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              704440                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         12661488500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12240788250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1406966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           12                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          704260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           704065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          704065                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           266                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          544                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2112046                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2112590                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        71168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    360397056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              360468224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1407552                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180057856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2112004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471436                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1407813     66.66%     66.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 704191     33.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2112004                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 137587411500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3518577000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1197000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3168837000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
