

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:36:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Chan_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1775229|  1775229|  1775229|  1775229|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  1775228|  1775228|     68278|          -|          -|    26|    no    |
        | + Col_Loop          |    68276|    68276|      2626|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     2624|     2624|        82|          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |       78|       78|        26|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       24|       24|         8|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    380|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        -|      -|     236|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     607|   1548|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_cud_U1  |conv_1_fadd_32ns_cud  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_eOg_U3  |conv_1_fcmp_32ns_eOg  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_dEe_U2  |conv_1_fmul_32ns_dEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|    0|   320|   64|     2|        10240|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln26_1_fu_489_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_2_fu_466_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_3_fu_479_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_4_fu_499_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_5_fu_531_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_6_fu_541_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_fu_406_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_362_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_320_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_286_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_310_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_344_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_298_p2            |     +    |      0|  0|  15|           5|           1|
    |wc_fu_456_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_382_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_436_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_520_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_400_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_587_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_304_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_338_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_376_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_450_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_575_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_569_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_292_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_581_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 380|         179|         184|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         16|    1|         16|
    |c_0_reg_179          |   9|          2|    5|         10|
    |conv_input_address0  |  21|          4|   12|         48|
    |f_0_reg_191          |   9|          2|    6|         12|
    |grp_fu_248_p0        |  21|          4|   32|        128|
    |grp_fu_248_p1        |  15|          3|   32|         96|
    |grp_fu_255_p0        |  15|          3|   32|         96|
    |grp_fu_255_p1        |  15|          3|   32|         96|
    |phi_mul_reg_167      |   9|          2|   10|         20|
    |r_0_reg_155          |   9|          2|    5|         10|
    |w_sum_0_reg_213      |   9|          2|   32|         64|
    |w_sum_1_reg_225      |   9|          2|   32|         64|
    |wc_0_reg_237         |   9|          2|    2|          4|
    |wr_0_reg_202         |   9|          2|    2|          4|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 224|         49|  235|        668|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln8_reg_602        |  10|   0|   10|          0|
    |ap_CS_fsm              |  15|   0|   15|          0|
    |c_0_reg_179            |   5|   0|    5|          0|
    |c_reg_618              |   5|   0|    5|          0|
    |conv_out_addr_reg_646  |  15|   0|   15|          0|
    |f_0_reg_191            |   6|   0|    6|          0|
    |f_reg_631              |   6|   0|    6|          0|
    |phi_mul_reg_167        |  10|   0|   10|          0|
    |r_0_reg_155            |   5|   0|    5|          0|
    |r_reg_610              |   5|   0|    5|          0|
    |reg_281                |  32|   0|   32|          0|
    |sext_ln26_reg_664      |  10|   0|   12|          2|
    |sub_ln26_2_reg_687     |  13|   0|   13|          0|
    |sub_ln26_reg_659       |   5|   0|    5|          0|
    |w_sum_0_reg_213        |  32|   0|   32|          0|
    |w_sum_1_reg_225        |  32|   0|   32|          0|
    |wc_0_reg_237           |   2|   0|    2|          0|
    |wc_reg_677             |   2|   0|    2|          0|
    |wr_0_reg_202           |   2|   0|    2|          0|
    |wr_reg_654             |   2|   0|    2|          0|
    |zext_ln14_reg_623      |  10|   0|   16|          6|
    |zext_ln26_reg_636      |   6|   0|   64|         58|
    |zext_ln35_1_reg_641    |   6|   0|   10|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 236|   0|  306|         70|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

