// Seed: 2288230262
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  logic id_3;
  assign id_1[1'b0] = (1 << 1'd0);
  logic id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  output id_10;
  input id_9;
  inout id_8;
  output id_7;
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  always begin
    id_5 = id_4;
  end
endmodule
