// Seed: 1648867628
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      .id_0(id_2), .id_1(id_2), .id_2(1), .id_3(id_1), .id_4(1'b0)
  );
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    output wand  id_2,
    input  wand  id_3,
    output wire  id_4
    , id_8,
    output uwire id_5,
    output uwire id_6
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wire id_11;
endmodule
