v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
T {@name} -115 -372 0 0 0.2 0.2 {}
T {@name} -125 278 0 0 0.2 0.2 {}
N -300 -230 -300 -210 {
lab=#net1}
N -300 -150 -300 -120 {
lab=GND}
N -130 -230 -130 -200 {
lab=GND}
N -210 -410 -210 -370 {
lab=VDD}
N -60 -340 70 -340 {
lab=VXP}
N 70 -340 210 -340 {
lab=VXP}
N 690 -300 690 -270 {
lab=GND}
N 730 -290 730 -270 {
lab=GND}
N 730 -350 850 -350 {
lab=#net2}
N 860 -420 860 -390 {
lab=GND}
N 880 -440 880 -390 {
lab=#net3}
N 880 -540 880 -500 {
lab=GND}
N 910 -350 1020 -350 {
lab=VSHP}
N 1020 -270 1020 -250 {
lab=GND}
N 690 -270 730 -270 {
lab=GND}
N 1020 -350 1020 -330 {
lab=VSHP}
N 690 -270 690 -250 {
lab=GND}
N 70 -450 70 -340 {
lab=VXP}
N 70 -540 70 -510 {
lab=GND}
N 230 -250 230 -190 {
lab=GND}
N 170 -250 230 -250 {
lab=GND}
N 130 -250 130 -120 {
lab=CLK4}
N 170 -220 170 -120 {
lab=VCM}
N 170 -340 170 -280 {
lab=VXP}
N 380 -450 380 -340 {
lab=VYP}
N 380 -540 380 -510 {
lab=GND}
N 400 -250 400 -190 {
lab=GND}
N 340 -250 400 -250 {
lab=GND}
N 300 -250 300 -120 {
lab=CLK3}
N 340 -220 340 -120 {
lab=VCM}
N 270 -340 380 -340 {
lab=VYP}
N 340 -340 340 -280 {
lab=VYP}
N 380 -340 690 -340 {
lab=VYP}
N -310 420 -310 440 {
lab=CLK1}
N -310 500 -310 530 {
lab=GND}
N -140 420 -140 450 {
lab=GND}
N -220 240 -220 280 {
lab=VDD}
N -70 310 60 310 {
lab=VXN}
N 60 310 200 310 {
lab=VXN}
N 680 350 680 380 {
lab=GND}
N 720 360 720 380 {
lab=GND}
N 720 300 840 300 {
lab=#net4}
N 850 230 850 260 {
lab=GND}
N 870 210 870 260 {
lab=CLK2}
N 870 110 870 150 {
lab=GND}
N 900 300 1010 300 {
lab=VSHN}
N 1010 380 1010 400 {
lab=GND}
N 680 380 720 380 {
lab=GND}
N 1010 300 1010 320 {
lab=VSHN}
N 680 380 680 400 {
lab=GND}
N 60 200 60 310 {
lab=VXN}
N 60 110 60 140 {
lab=GND}
N 220 400 220 460 {
lab=GND}
N 160 400 220 400 {
lab=GND}
N 120 400 120 530 {
lab=CLK4}
N 160 430 160 530 {
lab=VCM}
N 160 310 160 370 {
lab=VXN}
N 370 200 370 310 {
lab=VYN}
N 370 110 370 140 {
lab=GND}
N 390 400 390 460 {
lab=GND}
N 330 400 390 400 {
lab=GND}
N 290 400 290 530 {
lab=CLK3}
N 330 430 330 530 {
lab=VCM}
N 260 310 370 310 {
lab=VYN}
N 330 310 330 370 {
lab=VYN}
N 370 310 680 310 {
lab=VYN}
N -1350 30 -1350 60 {
lab=GND}
N -1350 -30 -1210 -30 {
lab=VSIG}
N -1880 -80 -1880 -40 {
lab=GND}
N -1880 -190 -1880 -140 {
lab=VDD}
N -1940 150 -1940 190 {
lab=GND}
N -1940 40 -1940 90 {
lab=CLK3}
N -1910 430 -1910 470 {
lab=GND}
N -1910 320 -1910 370 {
lab=CLK4}
N -2070 -90 -2070 -50 {
lab=GND}
N -2070 -200 -2070 -150 {
lab=VCM}
N -1150 -30 -900 -30 {
lab=#net5}
N -900 30 -900 140 {
lab=VCM}
N -600 -340 -600 -30 {
lab=VINP}
N -600 -340 -360 -340 {
lab=VINP}
N 1720 -30 1720 0 {
lab=GND}
N 1760 -20 1760 0 {
lab=GND}
N 1720 0 1760 0 {
lab=GND}
N 1720 0 1720 20 {
lab=GND}
N 1490 -330 1540 -330 {
lab=VSHP}
N 1490 -290 1540 -290 {
lab=VSHN}
N 1580 -380 1650 -380 {
lab=VSH}
N 1400 10 1460 10 {
lab=GND}
N 1390 -30 1460 -30 {
lab=VSHP}
N 1500 -70 1500 -40 {
lab=#net6}
N 1500 -70 1720 -70 {
lab=#net6}
N 1760 -110 1760 -80 {
lab=VSHCM}
N 1760 -110 1850 -110 {
lab=VSHCM}
N -600 10 -600 300 {
lab=VINN}
N -600 300 -600 310 {
lab=VINN}
N -600 310 -370 310 {
lab=VINN}
N 1580 -380 1580 -340 {
lab=VSH}
N 1580 -280 1580 -250 {
lab=GND}
N 1500 20 1500 70 {
lab=VSHN}
C {devices/vcvs.sym} 730 -320 0 0 {name=E1 value=1}
C {devices/switch_ngspice.sym} 880 -350 1 0 {name=S1 model=SWITCH1}
C {devices/capa.sym} 1020 -300 0 0 {name=C2
m=1
value="\{CH\}"
footprint=1206
device="ceramic capacitor"}
C {devices/vsource.sym} 880 -470 0 0 {name=V1 value="pulse(0 \{VDD\} \{0.5*TS\} \{TRF\} \{TRF\} \{TON\} \{TS\})"}
C {devices/gnd.sym} 1020 -250 0 0 {name=l1 lab=GND}
C {devices/gnd.sym} 690 -250 0 0 {name=l2 lab=GND}
C {devices/gnd.sym} -130 -200 0 0 {name=l3 lab=GND}
C {devices/gnd.sym} -300 -120 0 0 {name=l4 lab=GND}
C {devices/vsource.sym} -300 -180 0 0 {name=V2 value="pulse(0 \{VDD\} 0 \{TRF\} \{TRF\} \{TON\} \{TS\})"}
C {devices/gnd.sym} 880 -540 2 0 {name=l7 lab=GND}
C {devices/gnd.sym} 860 -420 2 0 {name=l8 lab=GND}
C {devices/lab_pin.sym} -210 -410 1 0 {name=p1 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 10 -340 1 0 {name=p3 sig_type=std_logic lab=VXP}
C {devices/lab_pin.sym} 1020 -350 2 0 {name=p4 sig_type=std_logic lab=VSHP}
C {devices/lab_pin.sym} -410 -340 1 0 {name=p7 sig_type=std_logic lab=VINP}
C {/home/tare/Desktop/Analog design/tag_new.sym} -210 -300 0 0 {name=x1 W_N=10u L_N=0.18u W_P=10u L_P=0.18u}
C {devices/capa.sym} 70 -480 0 0 {name=C3
m=1
value="\{CP\}"
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 70 -540 2 0 {name=l9 lab=GND}
C {devices/gnd.sym} 230 -190 0 0 {name=l10 lab=GND}
C {devices/nmos-sub.sym} 150 -250 0 0 {name=M2 model=nmos substrate=VSS w=10u l=0.18u m=1}
C {devices/capa.sym} 240 -340 3 0 {name=C1
m=1
value=\{CH\}
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 130 -120 3 0 {name=p9 sig_type=std_logic lab=CLK4}
C {devices/lab_pin.sym} 170 -120 3 0 {name=p10 sig_type=std_logic lab=VCM
}
C {devices/capa.sym} 380 -480 0 0 {name=C4
m=1
value="\{CP\}"
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 380 -540 2 0 {name=l11 lab=GND}
C {devices/gnd.sym} 400 -190 0 0 {name=l12 lab=GND}
C {devices/nmos-sub.sym} 320 -250 0 0 {name=M1 model=nmos substrate=VSS w=10u l=0.18u m=1}
C {devices/lab_pin.sym} 300 -120 3 0 {name=p11 sig_type=std_logic lab=CLK3}
C {devices/lab_pin.sym} 340 -120 3 0 {name=p12 sig_type=std_logic lab=VCM
}
C {devices/lab_pin.sym} 540 -340 1 0 {name=p13 sig_type=std_logic lab=VYP}
C {devices/vcvs.sym} 720 330 0 0 {name=E2 value=1}
C {devices/switch_ngspice.sym} 870 300 1 0 {name=S2 model=SWITCH1}
C {devices/capa.sym} 1010 350 0 0 {name=C5
m=1
value="\{CH\}"
footprint=1206
device="ceramic capacitor"}
C {devices/vsource.sym} 870 180 0 0 {name=V3 value="pulse(0 \{VDD\} \{0.5*TS\} \{TRF\} \{TRF\} \{TON\} \{TS\})"}
C {devices/gnd.sym} 1010 400 0 0 {name=l5 lab=GND}
C {devices/gnd.sym} 680 400 0 0 {name=l6 lab=GND}
C {devices/gnd.sym} -140 450 0 0 {name=l13 lab=GND}
C {devices/gnd.sym} -310 530 0 0 {name=l14 lab=GND}
C {devices/vsource.sym} -310 470 0 0 {name=V4 value="pulse(0 \{VDD\} 0 \{TRF\} \{TRF\} \{TON\} \{TS\})"}
C {devices/gnd.sym} 870 110 2 0 {name=l15 lab=GND}
C {devices/gnd.sym} 850 230 2 0 {name=l16 lab=GND}
C {devices/lab_pin.sym} -220 240 1 0 {name=p2 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 0 310 1 0 {name=p6 sig_type=std_logic lab=VXN}
C {devices/lab_pin.sym} 1010 300 2 0 {name=p14 sig_type=std_logic lab=VSHN}
C {devices/lab_pin.sym} 870 230 2 0 {name=p15 sig_type=std_logic lab=CLK2}
C {devices/lab_pin.sym} -420 310 1 0 {name=p16 sig_type=std_logic lab=VINN}
C {devices/lab_pin.sym} -310 430 0 0 {name=p17 sig_type=std_logic lab=CLK1}
C {/home/tare/Desktop/Analog design/tag_new.sym} -220 350 0 0 {name=x2 W_N=10u L_N=0.18u W_P=10u L_P=0.18u}
C {devices/capa.sym} 60 170 0 0 {name=C6
m=1
value="\{CP\}"
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 60 110 2 0 {name=l17 lab=GND}
C {devices/gnd.sym} 220 460 0 0 {name=l18 lab=GND}
C {devices/nmos-sub.sym} 140 400 0 0 {name=M3 model=nmos substrate=VSS w=10u l=0.18u m=1}
C {devices/capa.sym} 230 310 3 0 {name=C7
m=1
value=\{CH\}
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 120 530 3 0 {name=p18 sig_type=std_logic lab=CLK4}
C {devices/lab_pin.sym} 160 530 3 0 {name=p19 sig_type=std_logic lab=VCM
}
C {devices/capa.sym} 370 170 0 0 {name=C8
m=1
value="\{CP\}"
footprint=1206
device="ceramic capacitor"}
C {devices/gnd.sym} 370 110 2 0 {name=l19 lab=GND}
C {devices/gnd.sym} 390 460 0 0 {name=l20 lab=GND}
C {devices/nmos-sub.sym} 310 400 0 0 {name=M4 model=nmos substrate=VSS w=10u l=0.18u m=1}
C {devices/lab_pin.sym} 290 530 3 0 {name=p20 sig_type=std_logic lab=CLK3}
C {devices/lab_pin.sym} 330 530 3 0 {name=p21 sig_type=std_logic lab=VCM
}
C {devices/lab_pin.sym} 530 310 1 0 {name=p22 sig_type=std_logic lab=VYN}
C {/home/tare/Desktop/Analog design/balun.sym} -750 0 0 0 {name=x3}
C {devices/res.sym} -1180 -30 1 0 {name=R1
value="\{RSIG\}"
footprint=1206
device=resistor
m=1}
C {devices/vsource.sym} -1350 0 0 0 {name=V5 value="sin(0 \{2*VPK\} \{FIN\})"}
C {devices/gnd.sym} -1350 60 0 0 {name=l21 lab=GND}
C {devices/lab_pin.sym} -1270 -30 1 0 {name=p23 sig_type=std_logic lab=VSIG}
C {devices/code_shown.sym} -1070 480 0 0 {name=MODELS only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
"}
C {devices/code.sym} -1450 470 0 0 {name=COMMANDS


simulator=ngspice
only_toplevel=false
value="


*These are the values of the parameters to be used
.param TS=1u
.param CH=1p CP=\{0.1*CH\} RSIG=1k TON=\{0.4*TS\} TRF=1n NCYC=5 NFFT=256 FIN=\{(NCYC/NFFT)/TS\}
.param VDD=2 VDC=\{VDD/2\} VCM=\{VDD/2\} VPK=\{VDD/4\} TDROP=\{0.5/FIN\} TSTOP=\{(NCYC/FIN)+TDROP\}
.param W_N=10u L_N=0.28u W_P=10u L_P=0.28u

*Analysis setup and control statements
.tran 25n \{TSTOP\} \{TDROP\}
.options filetype=ascii
*.options reltol=0.1u vntol=0.11u abstol=1p

*Required model for the switch
.model SWITCH1 sw vt=\{VDD/2\}

.model nmos nmos

*save all voltages and currents
.save all

"}
C {devices/gnd.sym} -1880 -40 0 0 {name=l22 lab=GND}
C {devices/vsource.sym} -1880 -110 0 0 {name=V6 value="\{VDD\}"}
C {devices/lab_pin.sym} -1880 -190 1 0 {name=p24 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} -1940 190 0 0 {name=l23 lab=GND}
C {devices/vsource.sym} -1940 120 0 0 {name=V7 value="pulse(0 \{VDD\} 0 \{TRF\} \{TRF\} \{0.9*TON\} \{TS\})"}
C {devices/lab_pin.sym} -1940 40 1 0 {name=p25 sig_type=std_logic lab=CLK3}
C {devices/gnd.sym} -1910 470 0 0 {name=l24 lab=GND}
C {devices/vsource.sym} -1910 400 0 0 {name=V8 value="pulse(\{VDD\} 0 0 \{TRF\} \{TRF\} \{1.1*TON\} \{TS\})"}
C {devices/lab_pin.sym} -1910 320 1 0 {name=p26 sig_type=std_logic lab=CLK4}
C {devices/gnd.sym} -2070 -50 0 0 {name=l25 lab=GND}
C {devices/vsource.sym} -2070 -120 0 0 {name=V9 value="\{VCM\}"}
C {devices/lab_pin.sym} -2070 -200 1 0 {name=p27 sig_type=std_logic lab=VCM}
C {devices/lab_pin.sym} -900 140 0 0 {name=p28 sig_type=std_logic lab=VCM}
C {devices/vcvs.sym} 1760 -50 0 0 {name=E3 value=3}
C {devices/gnd.sym} 1720 20 0 0 {name=l26 lab=GND}
C {devices/vcvs.sym} 1500 -10 0 0 {name=E4 value=3}
C {devices/vcvs.sym} 1580 -310 0 0 {name=E5 value=3}
C {devices/gnd.sym} 1580 -250 0 0 {name=l27 lab=GND}
C {devices/gnd.sym} 1400 10 0 0 {name=l28 lab=GND}
C {devices/lab_pin.sym} 1490 -330 0 0 {name=p5 sig_type=std_logic lab=VSHP}
C {devices/lab_pin.sym} 1490 -290 0 0 {name=p8 sig_type=std_logic lab=VSHN}
C {devices/lab_pin.sym} 1650 -380 2 0 {name=p29 sig_type=std_logic lab=VSH}
C {devices/lab_pin.sym} 1850 -110 2 0 {name=p30 sig_type=std_logic lab=VSHCM}
C {devices/lab_pin.sym} 1390 -30 0 0 {name=p31 sig_type=std_logic lab=VSHP}
C {devices/lab_pin.sym} 1500 70 3 0 {name=p32 sig_type=std_logic lab=VSHN}
