<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>conv_layer1</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_convolution_fu_24</InstName>
<ModuleName>convolution</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>24</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>convolution</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.705</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18894</Best-caseLatency>
<Average-caseLatency>39369</Average-caseLatency>
<Worst-caseLatency>59727</Worst-caseLatency>
<Best-caseRealTimeLatency>0.189 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.394 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.597 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18894 ~ 59727</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_52_1>
<Name>VITIS_LOOP_52_1</Name>
<TripCount>117</TripCount>
<Latency>117</Latency>
<AbsoluteTimeLatency>1.170 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_52_1>
<conv_init_buffer>
<Name>conv_init_buffer</Name>
<TripCount>117</TripCount>
<Latency>234 ~ 41067</Latency>
<AbsoluteTimeLatency>2.340 us ~ 0.411 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>351</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 351</PipelineDepth>
<VITIS_LOOP_77_1>
<Name>VITIS_LOOP_77_1</Name>
<TripCount>116</TripCount>
<Latency>348</Latency>
<AbsoluteTimeLatency>3.480 us</AbsoluteTimeLatency>
<PipelineII>3</PipelineII>
<PipelineDepth>4</PipelineDepth>
</VITIS_LOOP_77_1>
</conv_init_buffer>
<conv_layer1_label_stride_conv_layer1_label9>
<Name>conv_layer1_label_stride_conv_layer1_label9</Name>
<TripCount>576</TripCount>
<Latency>18538</Latency>
<AbsoluteTimeLatency>0.185 ms</AbsoluteTimeLatency>
<PipelineII>32</PipelineII>
<PipelineDepth>139</PipelineDepth>
</conv_layer1_label_stride_conv_layer1_label9>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>65</DSP>
<AVAIL_DSP>1728</AVAIL_DSP>
<UTIL_DSP>3</UTIL_DSP>
<FF>54903</FF>
<AVAIL_FF>460800</AVAIL_FF>
<UTIL_FF>11</UTIL_FF>
<LUT>28039</LUT>
<AVAIL_LUT>230400</AVAIL_LUT>
<UTIL_LUT>12</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>624</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>96</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>convolution</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>convolution</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>convolution</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>convolution</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>convolution</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>convolution</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_stream_V_TDATA</name>
<Object>in_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_stream_V_TVALID</name>
<Object>in_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_stream_V_TREADY</name>
<Object>in_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_TDATA</name>
<Object>out_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_TVALID</name>
<Object>out_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_TREADY</name>
<Object>out_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>conv_layer1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.705</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18897</Best-caseLatency>
<Average-caseLatency>39372</Average-caseLatency>
<Worst-caseLatency>59730</Worst-caseLatency>
<Best-caseRealTimeLatency>0.189 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.394 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.597 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18898 ~ 59731</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>65</DSP>
<AVAIL_DSP>1728</AVAIL_DSP>
<UTIL_DSP>3</UTIL_DSP>
<FF>54908</FF>
<AVAIL_FF>460800</AVAIL_FF>
<UTIL_FF>11</UTIL_FF>
<LUT>28076</LUT>
<AVAIL_LUT>230400</AVAIL_LUT>
<UTIL_LUT>12</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>624</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>96</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv_layer1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>conv_layer1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv_layer1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv_layer1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv_layer1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv_layer1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_stream_V_TDATA</name>
<Object>in_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_stream_V_TVALID</name>
<Object>in_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_stream_V_TREADY</name>
<Object>in_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_TDATA</name>
<Object>out_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_TVALID</name>
<Object>out_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_V_TREADY</name>
<Object>out_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
