C:\Users\Kirti Karan\Documents\verilog\testfpga\andgatetest.ngc 1479229414
OK
