
---------- Begin Simulation Statistics ----------
final_tick                                 5613943500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91810                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867996                       # Number of bytes of host memory used
host_op_rate                                   104459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.92                       # Real time elapsed on the host
host_tick_rate                               51541731                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      11377757                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005614                       # Number of seconds simulated
sim_ticks                                  5613943500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.834036                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1025627                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1027332                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33684                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1486954                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 79                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             339                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              260                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1850561                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  154628                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2989095                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3000433                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33246                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                865889                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1853808                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030360                       # Number of instructions committed
system.cpu.commit.committedOps               11408113                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10517055                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.084725                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.368289                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7712231     73.33%     73.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       967679      9.20%     82.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       299521      2.85%     85.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       221264      2.10%     87.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       211006      2.01%     89.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        93005      0.88%     90.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        83781      0.80%     91.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62679      0.60%     91.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       865889      8.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10517055                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459674                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765063                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770580     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765063     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408113                       # Class of committed instruction
system.cpu.commit.refs                        4348884                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      11377757                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.122788                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.122788                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               5816173                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   458                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               998785                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13584274                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2673035                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2016738                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36113                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1536                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                224321                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1850561                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1167015                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7353253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 16442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12180867                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   73102                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.164818                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3376492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1180334                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.084876                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10766380                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.288469                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.621218                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8094588     75.18%     75.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   237505      2.21%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   479200      4.45%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   265799      2.47%     84.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   209850      1.95%     86.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   168363      1.56%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    94898      0.88%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   101169      0.94%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1115008     10.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10766380                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       230484                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          363                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       232178                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        351282                       # number of prefetches that crossed the page
system.cpu.idleCycles                          461508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35391                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1627908                       # Number of branches executed
system.cpu.iew.exec_nop                         38212                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.127312                       # Inst execution rate
system.cpu.iew.exec_refs                      4921117                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1722679                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  590354                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3236687                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                192                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               821                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1814207                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13272623                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3198438                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             54127                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12657331                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4740                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                678822                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36113                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                683883                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         61588                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29938                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       158937                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       471622                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       230383                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            163                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16717                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18674                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12857332                       # num instructions consuming a value
system.cpu.iew.wb_count                      12389393                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.602996                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7752922                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.103448                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12431162                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16483337                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9581854                       # number of integer regfile writes
system.cpu.ipc                               0.890640                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.890640                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7409686     58.29%     58.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               241562      1.90%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26241      0.21%     60.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               44830      0.35%     60.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                3822      0.03%     60.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              31677      0.25%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3222568     25.35%     86.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1730948     13.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12711463                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      207250                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016304                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   46541     22.46%     22.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     41      0.02%     22.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     22.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     22.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   71      0.03%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 116803     56.36%     78.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 43753     21.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12811249                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           36196490                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12283617                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14922323                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13234219                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12711463                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 192                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1856631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14810                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1562309                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10766380                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.180663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.087848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7211815     66.98%     66.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              754578      7.01%     73.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              639247      5.94%     79.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              556554      5.17%     85.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              439150      4.08%     89.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              405469      3.77%     92.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              310038      2.88%     95.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              231676      2.15%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              217853      2.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10766380                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.132133                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 107458                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             214871                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       105776                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            168878                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             41837                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            96102                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3236687                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1814207                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9334815                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                         11227888                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1370858                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 129980                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2806707                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 946349                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  7920                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21857888                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13447789                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13785806                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2096491                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1354472                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36113                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2469818                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2156079                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17641638                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1986393                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              46671                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1189902                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            192                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           104119                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     22877259                       # The number of ROB reads
system.cpu.rob.rob_writes                    26773372                       # The number of ROB writes
system.cpu.timesIdled                           60659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    81384                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   84078                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       259590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           48                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       520268                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             48                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15879                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62770                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5071                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27361                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27361                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15879                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       211693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6784640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6784640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100612                       # Request fanout histogram
system.membus.reqLayer0.occupancy           434344801                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          230269496                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            165298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175737                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       140992                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10750                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38008                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        141056                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24242                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57372                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57372                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       423104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                780946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     18051072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11213888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29264960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67889                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4017280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           328567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000149                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012211                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 328518     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     49      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             328567                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          533751409                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122093435                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         211584499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                92854                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19885                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        47327                       # number of demand (read+write) hits
system.l2.demand_hits::total                   160066                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               92854                       # number of overall hits
system.l2.overall_hits::.cpu.data               19885                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        47327                       # number of overall hits
system.l2.overall_hits::total                  160066                       # number of overall hits
system.l2.demand_misses::.cpu.inst                843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42365                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher           32                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43240                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               843                       # number of overall misses
system.l2.overall_misses::.cpu.data             42365                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher           32                       # number of overall misses
system.l2.overall_misses::total                 43240                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69550000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3911258000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher      2964442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3983772442                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69550000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3911258000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher      2964442                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3983772442                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            93697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        47359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               203306                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           93697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        47359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              203306                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.008997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.680562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.000676                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212684                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.008997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.680562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.000676                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212684                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82502.965599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92322.860852                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 92638.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92131.647595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82502.965599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92322.860852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 92638.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92131.647595                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62770                       # number of writebacks
system.l2.writebacks::total                     62770                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43240                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43240                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61120000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3487607501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher      2644442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3551371943                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61120000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3487607501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher      2644442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3551371943                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.008997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.680562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.000676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212684                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.008997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.680562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.000676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212684                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72502.965599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82322.849074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 82638.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82131.636055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72502.965599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82322.849074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 82638.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82131.636055                       # average overall mshr miss latency
system.l2.replacements                          67889                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112967                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112967                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       140991                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           140991                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       140991                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       140991                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10647                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10647                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27361                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27361                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2615779000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2615779000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.719875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.719875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95602.463360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95602.463360                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2342168501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2342168501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.719875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.719875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85602.445123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85602.445123                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          92854                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        47327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             140181                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69550000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher      2964442                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72514442                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        93697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        47359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         141056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.008997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.000676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82502.965599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher 92638.812500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82873.648000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          875                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61120000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher      2644442                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63764442                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.008997                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.000676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72502.965599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 82638.812500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72873.648000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15004                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1295479000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1295479000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.618926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.618926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86342.242069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86342.242069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1145439000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1145439000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.618926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.618926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76342.242069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76342.242069                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        57372                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57372                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57372                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57372                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57372                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57372                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1115077750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1115077750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19435.922575                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19435.922575                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31177.267221                       # Cycle average of tags in use
system.l2.tags.total_refs                      462895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100657                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.598736                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   16107.275282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       220.085804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14825.622748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher    24.283386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.491555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.452442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951455                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001038                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.998962                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4262793                       # Number of tag accesses
system.l2.tags.data_accesses                  4262793                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2711360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2767360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4017280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4017280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62770                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62770                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9610357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         482968879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher       364806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             492944042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9610357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9610357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      715589674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            715589674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      715589674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9610357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        482968879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher       364806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1208533716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000348090500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2547                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2547                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              124964                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61086                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43240                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62770                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4094                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    955620260                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  216165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1766239010                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22103.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40853.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   33709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     73                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.166036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.974677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.016091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12726     41.50%     41.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10048     32.76%     74.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2977      9.71%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1324      4.32%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          837      2.73%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          373      1.22%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          198      0.65%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          217      0.71%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1968      6.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.971339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.468816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2546     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2547                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.635650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.310842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     32.281594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          2334     91.64%     91.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             5      0.20%     91.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            22      0.86%     92.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             4      0.16%     92.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            19      0.75%     93.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             3      0.12%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             2      0.08%     93.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             7      0.27%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            17      0.67%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             3      0.12%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103           10      0.39%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            9      0.35%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           39      1.53%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            6      0.24%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           26      1.02%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            4      0.16%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            5      0.20%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            4      0.16%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            2      0.08%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            4      0.16%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.04%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            3      0.12%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            1      0.04%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.04%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            2      0.08%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            2      0.08%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            2      0.08%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            1      0.04%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            1      0.04%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            1      0.04%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            2      0.08%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-359            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::392-399            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-407            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2547                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2766912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4015808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2767360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4017280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       492.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       715.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    492.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    715.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5613812500                       # Total gap between requests
system.mem_ctrls.avgGap                      52955.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2710912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher         2048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4015808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 9610356.783961219713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 482889077.882597088814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 364805.951467092615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 715327469.897051811218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher           32                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62770                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26360743                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1738587250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher      1291017                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 118754362750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31270.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41038.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     40344.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1891896.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            112712040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59907870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153388620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          162655200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     443155440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2140391610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        353397120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3425607900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        610.196362                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    888345750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    187243500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4538354250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106257480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56477190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155295000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          164884140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     443155440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2100406680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        387068640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3413544570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.047546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    977005500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    187243500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4449694500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1065427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1065427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1065427                       # number of overall hits
system.cpu.icache.overall_hits::total         1065427                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       101587                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         101587                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       101587                       # number of overall misses
system.cpu.icache.overall_misses::total        101587                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1519946997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1519946997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1519946997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1519946997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1167014                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1167014                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1167014                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1167014                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.087049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.087049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.087049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.087049                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14962.022670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14962.022670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14962.022670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14962.022670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1489                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.816667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             21314                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       140992                       # number of writebacks
system.cpu.icache.writebacks::total            140992                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         7890                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7890                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         7890                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7890                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        93697                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        93697                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        93697                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        47359                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       141056                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1347784497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1347784497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1347784497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    570830318                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1918614815                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080288                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080288                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080288                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.120869                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14384.500005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14384.500005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14384.500005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12053.259528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13601.795138                       # average overall mshr miss latency
system.cpu.icache.replacements                 140992                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1065427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1065427                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       101587                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        101587                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1519946997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1519946997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1167014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1167014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.087049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.087049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14962.022670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14962.022670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         7890                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7890                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        93697                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        93697                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1347784497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1347784497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14384.500005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14384.500005                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        47359                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        47359                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    570830318                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    570830318                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12053.259528                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12053.259528                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.965367                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1206483                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            141056                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.553220                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    38.681949                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    25.283418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.604405                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.395053                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2475084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2475084                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4196283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4196283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4196325                       # number of overall hits
system.cpu.dcache.overall_hits::total         4196325                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       348692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         348692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       348705                       # number of overall misses
system.cpu.dcache.overall_misses::total        348705                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16435939392                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16435939392                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16435939392                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16435939392                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4544975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4544975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4545030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4545030                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076722                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47135.980728                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47135.980728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47134.223461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47134.223461                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1367058                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69689                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.616554                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112967                       # number of writebacks
system.cpu.dcache.writebacks::total            112967                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       229084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       229084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       229084                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       229084                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119621                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6061514538                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6061514538                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6061832538                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6061832538                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026317                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026317                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026319                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026319                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50678.169838                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50678.169838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50675.320705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50675.320705                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118598                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2885219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2885219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76003                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76003                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4329598500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4329598500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2961222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2961222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025666                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025666                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56966.152652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56966.152652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1432175500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1432175500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59112.411260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59112.411260                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1311064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1311064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215347                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215347                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10215214833                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10215214833                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.141081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.141081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47436.067524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47436.067524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       177309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177309                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2795554979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2795554979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024920                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024920                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73493.742547                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73493.742547                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.236364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.236364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24461.538462                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24461.538462                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1891126059                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1891126059                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32979.771529                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32979.771529                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1833784059                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1833784059                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31979.771529                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31979.771529                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           85                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.022989                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022989                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.011494                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011494                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.887902                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4316103                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119622                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.081181                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.887902                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9209998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9209998                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5613943500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5613943500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
