{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 18:35:05 2020 " "Info: Processing started: Mon Dec 07 18:35:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[0\]\$latch " "Warning: Node \"screen_col\[0\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[1\]\$latch " "Warning: Node \"screen_col\[1\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[2\]\$latch " "Warning: Node \"screen_col\[2\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[3\]\$latch " "Warning: Node \"screen_col\[3\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[4\]\$latch " "Warning: Node \"screen_col\[4\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[5\]\$latch " "Warning: Node \"screen_col\[5\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[6\]\$latch " "Warning: Node \"screen_col\[6\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[7\]\$latch " "Warning: Node \"screen_col\[7\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[8\]\$latch " "Warning: Node \"screen_col\[8\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[9\]\$latch " "Warning: Node \"screen_col\[9\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[10\]\$latch " "Warning: Node \"screen_col\[10\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[11\]\$latch " "Warning: Node \"screen_col\[11\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[12\]\$latch " "Warning: Node \"screen_col\[12\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[13\]\$latch " "Warning: Node \"screen_col\[13\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[14\]\$latch " "Warning: Node \"screen_col\[14\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[15\]\$latch " "Warning: Node \"screen_col\[15\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[16\]\$latch " "Warning: Node \"screen_col\[16\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[17\]\$latch " "Warning: Node \"screen_col\[17\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[18\]\$latch " "Warning: Node \"screen_col\[18\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[19\]\$latch " "Warning: Node \"screen_col\[19\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[20\]\$latch " "Warning: Node \"screen_col\[20\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[21\]\$latch " "Warning: Node \"screen_col\[21\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[22\]\$latch " "Warning: Node \"screen_col\[22\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[23\]\$latch " "Warning: Node \"screen_col\[23\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[24\]\$latch " "Warning: Node \"screen_col\[24\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[25\]\$latch " "Warning: Node \"screen_col\[25\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[26\]\$latch " "Warning: Node \"screen_col\[26\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[27\]\$latch " "Warning: Node \"screen_col\[27\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[28\]\$latch " "Warning: Node \"screen_col\[28\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[29\]\$latch " "Warning: Node \"screen_col\[29\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[30\]\$latch " "Warning: Node \"screen_col\[30\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[31\]\$latch " "Warning: Node \"screen_col\[31\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "49 " "Warning: Found 49 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "comb~2 " "Info: Detected gated clock \"comb~2\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector471~0 " "Info: Detected gated clock \"Selector471~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 216 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector471~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~2 " "Info: Detected gated clock \"Equal126~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 228 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~1 " "Info: Detected gated clock \"Equal126~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 228 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal130~0 " "Info: Detected gated clock \"Equal130~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 232 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal130~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~0 " "Info: Detected gated clock \"Equal128~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 230 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~1 " "Info: Detected gated clock \"Equal127~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~0 " "Info: Detected gated clock \"Equal131~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 233 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal129~0 " "Info: Detected gated clock \"Equal129~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 231 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal129~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~0 " "Info: Detected gated clock \"Equal127~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 229 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~0 " "Info: Detected gated clock \"Equal126~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 228 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~2 " "Info: Detected gated clock \"Equal120~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal123~0 " "Info: Detected gated clock \"Equal123~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 225 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal123~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~3 " "Info: Detected gated clock \"Equal120~3\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 222 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal122~0 " "Info: Detected gated clock \"Equal122~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 224 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal122~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal121~1 " "Info: Detected gated clock \"Equal121~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 223 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal121~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal121~0 " "Info: Detected gated clock \"Equal121~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 223 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal121~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~2 " "Info: Detected gated clock \"Equal118~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 220 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~2 " "Info: Detected gated clock \"Equal119~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 221 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~6 " "Info: Detected gated clock \"Equal117~6\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 219 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal124~0 " "Info: Detected gated clock \"Equal124~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal124~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~1 " "Info: Detected gated clock \"Equal119~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 221 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~7 " "Info: Detected gated clock \"Equal117~7\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 219 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal125~0 " "Info: Detected gated clock \"Equal125~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 227 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal125~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~3 " "Info: Detected gated clock \"comb~3\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~5 " "Info: Detected gated clock \"Equal117~5\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 219 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~4 " "Info: Detected gated clock \"Equal117~4\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 219 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~1 " "Info: Detected gated clock \"Equal118~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 220 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~0 " "Info: Detected gated clock \"Equal118~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 220 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~0 " "Info: Detected gated clock \"Equal119~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 221 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[15\]~reg0 " "Info: Detected ripple clock \"screen_row\[15\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[14\]~reg0 " "Info: Detected ripple clock \"screen_row\[14\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[13\]~reg0 " "Info: Detected ripple clock \"screen_row\[13\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[12\]~reg0 " "Info: Detected ripple clock \"screen_row\[12\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[11\]~reg0 " "Info: Detected ripple clock \"screen_row\[11\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[10\]~reg0 " "Info: Detected ripple clock \"screen_row\[10\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[9\]~reg0 " "Info: Detected ripple clock \"screen_row\[9\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[8\]~reg0 " "Info: Detected ripple clock \"screen_row\[8\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[7\]~reg0 " "Info: Detected ripple clock \"screen_row\[7\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[6\]~reg0 " "Info: Detected ripple clock \"screen_row\[6\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[5\]~reg0 " "Info: Detected ripple clock \"screen_row\[5\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[4\]~reg0 " "Info: Detected ripple clock \"screen_row\[4\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[3\]~reg0 " "Info: Detected ripple clock \"screen_row\[3\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[2\]~reg0 " "Info: Detected ripple clock \"screen_row\[2\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[1\]~reg0 " "Info: Detected ripple clock \"screen_row\[1\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 81 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[0\]~reg0 " "Info: Detected ripple clock \"screen_row\[0\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0101 " "Info: Detected ripple clock \"screen_state.0101\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0100 " "Info: Detected ripple clock \"screen_state.0100\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LFSR_5bit:M1\|D123456789\[5\] register screen_state.0000 39.08 MHz 25.591 ns Internal " "Info: Clock \"clk\" has Internal fmax of 39.08 MHz between source register \"LFSR_5bit:M1\|D123456789\[5\]\" and destination register \"screen_state.0000\" (period= 25.591 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.989 ns + Longest register register " "Info: + Longest register to register delay is 18.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LFSR_5bit:M1\|D123456789\[5\] 1 REG LC_X26_Y13_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y13_N5; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.114 ns) 0.637 ns LFSR_5bit:M1\|easy_t 2 COMB LC_X26_Y13_N3 3 " "Info: 2: + IC(0.523 ns) + CELL(0.114 ns) = 0.637 ns; Loc. = LC_X26_Y13_N3; Fanout = 3; COMB Node = 'LFSR_5bit:M1\|easy_t'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { LFSR_5bit:M1|D123456789[5] LFSR_5bit:M1|easy_t } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/LFSR_5bit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.114 ns) 1.927 ns knife~2378 3 COMB LC_X23_Y13_N0 12 " "Info: 3: + IC(1.176 ns) + CELL(0.114 ns) = 1.927 ns; Loc. = LC_X23_Y13_N0; Fanout = 12; COMB Node = 'knife~2378'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { LFSR_5bit:M1|easy_t knife~2378 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.114 ns) 3.652 ns knife~2379 4 COMB LC_X26_Y11_N3 12 " "Info: 4: + IC(1.611 ns) + CELL(0.114 ns) = 3.652 ns; Loc. = LC_X26_Y11_N3; Fanout = 12; COMB Node = 'knife~2379'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { knife~2378 knife~2379 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.114 ns) 4.235 ns knife~2380 5 COMB LC_X26_Y11_N7 10 " "Info: 5: + IC(0.469 ns) + CELL(0.114 ns) = 4.235 ns; Loc. = LC_X26_Y11_N7; Fanout = 10; COMB Node = 'knife~2380'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { knife~2379 knife~2380 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.292 ns) 6.222 ns knife~2446 6 COMB LC_X21_Y10_N3 3 " "Info: 6: + IC(1.695 ns) + CELL(0.292 ns) = 6.222 ns; Loc. = LC_X21_Y10_N3; Fanout = 3; COMB Node = 'knife~2446'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { knife~2380 knife~2446 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.292 ns) 8.124 ns knife~2448 7 COMB LC_X25_Y8_N3 4 " "Info: 7: + IC(1.610 ns) + CELL(0.292 ns) = 8.124 ns; Loc. = LC_X25_Y8_N3; Fanout = 4; COMB Node = 'knife~2448'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { knife~2446 knife~2448 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.292 ns) 9.695 ns Selector116~0 8 COMB LC_X25_Y7_N5 1 " "Info: 8: + IC(1.279 ns) + CELL(0.292 ns) = 9.695 ns; Loc. = LC_X25_Y7_N5; Fanout = 1; COMB Node = 'Selector116~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { knife~2448 Selector116~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 10.237 ns Selector116~1 9 COMB LC_X25_Y7_N8 2 " "Info: 9: + IC(0.428 ns) + CELL(0.114 ns) = 10.237 ns; Loc. = LC_X25_Y7_N8; Fanout = 2; COMB Node = 'Selector116~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Selector116~0 Selector116~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.442 ns) 11.952 ns Selector116~2 10 COMB LC_X25_Y8_N0 1 " "Info: 10: + IC(1.273 ns) + CELL(0.442 ns) = 11.952 ns; Loc. = LC_X25_Y8_N0; Fanout = 1; COMB Node = 'Selector116~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { Selector116~1 Selector116~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.248 ns Selector116~3 11 COMB LC_X25_Y8_N1 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 12.248 ns; Loc. = LC_X25_Y8_N1; Fanout = 1; COMB Node = 'Selector116~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector116~2 Selector116~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.544 ns Selector122~0 12 COMB LC_X25_Y8_N2 1 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 12.544 ns; Loc. = LC_X25_Y8_N2; Fanout = 1; COMB Node = 'Selector122~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector116~3 Selector122~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.292 ns) 14.084 ns Selector218~0 13 COMB LC_X25_Y10_N2 1 " "Info: 13: + IC(1.248 ns) + CELL(0.292 ns) = 14.084 ns; Loc. = LC_X25_Y10_N2; Fanout = 1; COMB Node = 'Selector218~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { Selector122~0 Selector218~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.590 ns) 15.788 ns Selector218~7 14 COMB LC_X22_Y10_N5 3 " "Info: 14: + IC(1.114 ns) + CELL(0.590 ns) = 15.788 ns; Loc. = LC_X22_Y10_N5; Fanout = 3; COMB Node = 'Selector218~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { Selector218~0 Selector218~7 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.114 ns) 16.339 ns Selector401~3 15 COMB LC_X22_Y10_N3 3 " "Info: 15: + IC(0.437 ns) + CELL(0.114 ns) = 16.339 ns; Loc. = LC_X22_Y10_N3; Fanout = 3; COMB Node = 'Selector401~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Selector218~7 Selector401~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.309 ns) 18.989 ns screen_state.0000 16 REG LC_X8_Y10_N4 31 " "Info: 16: + IC(2.341 ns) + CELL(0.309 ns) = 18.989 ns; Loc. = LC_X8_Y10_N4; Fanout = 31; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { Selector401~3 screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.421 ns ( 18.02 % ) " "Info: Total cell delay = 3.421 ns ( 18.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.568 ns ( 81.98 % ) " "Info: Total interconnect delay = 15.568 ns ( 81.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.989 ns" { LFSR_5bit:M1|D123456789[5] LFSR_5bit:M1|easy_t knife~2378 knife~2379 knife~2380 knife~2446 knife~2448 Selector116~0 Selector116~1 Selector116~2 Selector116~3 Selector122~0 Selector218~0 Selector218~7 Selector401~3 screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.989 ns" { LFSR_5bit:M1|D123456789[5] {} LFSR_5bit:M1|easy_t {} knife~2378 {} knife~2379 {} knife~2380 {} knife~2446 {} knife~2448 {} Selector116~0 {} Selector116~1 {} Selector116~2 {} Selector116~3 {} Selector122~0 {} Selector218~0 {} Selector218~7 {} Selector401~3 {} screen_state.0000 {} } { 0.000ns 0.523ns 1.176ns 1.611ns 0.469ns 1.695ns 1.610ns 1.279ns 0.428ns 1.273ns 0.182ns 0.182ns 1.248ns 1.114ns 0.437ns 2.341ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.442ns 0.114ns 0.114ns 0.292ns 0.590ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.341 ns - Smallest " "Info: - Smallest clock skew is -6.341 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.925 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 229 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns screen_state.0000 2 REG LC_X8_Y10_N4 31 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X8_Y10_N4; Fanout = 31; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.266 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 229 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[9\]~reg0 2 REG LC_X5_Y7_N5 6 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y7_N5; Fanout = 6; REG Node = 'screen_row\[9\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[9]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.292 ns) 4.208 ns comb~2 3 COMB LC_X6_Y7_N1 10 " "Info: 3: + IC(0.790 ns) + CELL(0.292 ns) = 4.208 ns; Loc. = LC_X6_Y7_N1; Fanout = 10; COMB Node = 'comb~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { screen_row[9]~reg0 comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.347 ns) + CELL(0.711 ns) 9.266 ns LFSR_5bit:M1\|D123456789\[5\] 4 REG LC_X26_Y13_N5 2 " "Info: 4: + IC(4.347 ns) + CELL(0.711 ns) = 9.266 ns; Loc. = LC_X26_Y13_N5; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.058 ns" { comb~2 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.407 ns ( 36.77 % ) " "Info: Total cell delay = 3.407 ns ( 36.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.859 ns ( 63.23 % ) " "Info: Total interconnect delay = 5.859 ns ( 63.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.266 ns" { clk screen_row[9]~reg0 comb~2 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.266 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} comb~2 {} LFSR_5bit:M1|D123456789[5] {} } { 0.000ns 0.000ns 0.722ns 0.790ns 4.347ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.266 ns" { clk screen_row[9]~reg0 comb~2 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.266 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} comb~2 {} LFSR_5bit:M1|D123456789[5] {} } { 0.000ns 0.000ns 0.722ns 0.790ns 4.347ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "LFSR_5bit.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.989 ns" { LFSR_5bit:M1|D123456789[5] LFSR_5bit:M1|easy_t knife~2378 knife~2379 knife~2380 knife~2446 knife~2448 Selector116~0 Selector116~1 Selector116~2 Selector116~3 Selector122~0 Selector218~0 Selector218~7 Selector401~3 screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.989 ns" { LFSR_5bit:M1|D123456789[5] {} LFSR_5bit:M1|easy_t {} knife~2378 {} knife~2379 {} knife~2380 {} knife~2446 {} knife~2448 {} Selector116~0 {} Selector116~1 {} Selector116~2 {} Selector116~3 {} Selector122~0 {} Selector218~0 {} Selector218~7 {} Selector401~3 {} screen_state.0000 {} } { 0.000ns 0.523ns 1.176ns 1.611ns 0.469ns 1.695ns 1.610ns 1.279ns 0.428ns 1.273ns 0.182ns 0.182ns 1.248ns 1.114ns 0.437ns 2.341ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.292ns 0.114ns 0.442ns 0.114ns 0.114ns 0.292ns 0.590ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.266 ns" { clk screen_row[9]~reg0 comb~2 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.266 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} comb~2 {} LFSR_5bit:M1|D123456789[5] {} } { 0.000ns 0.000ns 0.722ns 0.790ns 4.347ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "screen_state.0000 screen_col\[21\]\$latch clk 9.904 ns " "Info: Found hold time violation between source  pin or register \"screen_state.0000\" and destination pin or register \"screen_col\[21\]\$latch\" for clock \"clk\" (Hold time is 9.904 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.351 ns + Largest " "Info: + Largest clock skew is 13.351 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.276 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 229 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[9\]~reg0 2 REG LC_X5_Y7_N5 6 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y7_N5; Fanout = 6; REG Node = 'screen_row\[9\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[9]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.590 ns) 4.488 ns Equal117~4 3 COMB LC_X5_Y7_N2 3 " "Info: 3: + IC(0.772 ns) + CELL(0.590 ns) = 4.488 ns; Loc. = LC_X5_Y7_N2; Fanout = 3; COMB Node = 'Equal117~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { screen_row[9]~reg0 Equal117~4 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 5.225 ns Equal117~5 4 COMB LC_X5_Y7_N8 5 " "Info: 4: + IC(0.445 ns) + CELL(0.292 ns) = 5.225 ns; Loc. = LC_X5_Y7_N8; Fanout = 5; COMB Node = 'Equal117~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { Equal117~4 Equal117~5 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.292 ns) 6.721 ns Equal119~1 5 COMB LC_X7_Y7_N3 4 " "Info: 5: + IC(1.204 ns) + CELL(0.292 ns) = 6.721 ns; Loc. = LC_X7_Y7_N3; Fanout = 4; COMB Node = 'Equal119~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { Equal117~5 Equal119~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.292 ns) 8.204 ns Equal120~3 6 COMB LC_X9_Y7_N3 3 " "Info: 6: + IC(1.191 ns) + CELL(0.292 ns) = 8.204 ns; Loc. = LC_X9_Y7_N3; Fanout = 3; COMB Node = 'Equal120~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { Equal119~1 Equal120~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.114 ns) 8.754 ns Equal120~2 7 COMB LC_X9_Y7_N9 9 " "Info: 7: + IC(0.436 ns) + CELL(0.114 ns) = 8.754 ns; Loc. = LC_X9_Y7_N9; Fanout = 9; COMB Node = 'Equal120~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Equal120~3 Equal120~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.442 ns) 9.943 ns WideOr52~1 8 COMB LC_X8_Y7_N5 4 " "Info: 8: + IC(0.747 ns) + CELL(0.442 ns) = 9.943 ns; Loc. = LC_X8_Y7_N5; Fanout = 4; COMB Node = 'WideOr52~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { Equal120~2 WideOr52~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 503 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.239 ns WideOr52~3 9 COMB LC_X8_Y7_N6 3 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 10.239 ns; Loc. = LC_X8_Y7_N6; Fanout = 3; COMB Node = 'WideOr52~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { WideOr52~1 WideOr52~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 503 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 10.778 ns WideNor0 10 COMB LC_X8_Y7_N3 26 " "Info: 10: + IC(0.425 ns) + CELL(0.114 ns) = 10.778 ns; Loc. = LC_X8_Y7_N3; Fanout = 26; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { WideOr52~3 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.114 ns) 12.157 ns Selector471~0 11 COMB LC_X8_Y10_N7 32 " "Info: 11: + IC(1.265 ns) + CELL(0.114 ns) = 12.157 ns; Loc. = LC_X8_Y10_N7; Fanout = 32; COMB Node = 'Selector471~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { WideNor0 Selector471~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.005 ns) + CELL(0.114 ns) 16.276 ns screen_col\[21\]\$latch 12 REG LC_X6_Y5_N8 1 " "Info: 12: + IC(4.005 ns) + CELL(0.114 ns) = 16.276 ns; Loc. = LC_X6_Y5_N8; Fanout = 1; REG Node = 'screen_col\[21\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { Selector471~0 screen_col[21]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.882 ns ( 30.00 % ) " "Info: Total cell delay = 4.882 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.394 ns ( 70.00 % ) " "Info: Total interconnect delay = 11.394 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.276 ns" { clk screen_row[9]~reg0 Equal117~4 Equal117~5 Equal119~1 Equal120~3 Equal120~2 WideOr52~1 WideOr52~3 WideNor0 Selector471~0 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.276 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} Equal117~4 {} Equal117~5 {} Equal119~1 {} Equal120~3 {} Equal120~2 {} WideOr52~1 {} WideOr52~3 {} WideNor0 {} Selector471~0 {} screen_col[21]$latch {} } { 0.000ns 0.000ns 0.722ns 0.772ns 0.445ns 1.204ns 1.191ns 0.436ns 0.747ns 0.182ns 0.425ns 1.265ns 4.005ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.925 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 229 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns screen_state.0000 2 REG LC_X8_Y10_N4 31 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X8_Y10_N4; Fanout = 31; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.276 ns" { clk screen_row[9]~reg0 Equal117~4 Equal117~5 Equal119~1 Equal120~3 Equal120~2 WideOr52~1 WideOr52~3 WideNor0 Selector471~0 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.276 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} Equal117~4 {} Equal117~5 {} Equal119~1 {} Equal120~3 {} Equal120~2 {} WideOr52~1 {} WideOr52~3 {} WideNor0 {} Selector471~0 {} screen_col[21]$latch {} } { 0.000ns 0.000ns 0.722ns 0.772ns 0.445ns 1.204ns 1.191ns 0.436ns 0.747ns 0.182ns 0.425ns 1.265ns 4.005ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.223 ns - Shortest register register " "Info: - Shortest register to register delay is 3.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_state.0000 1 REG LC_X8_Y10_N4 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y10_N4; Fanout = 31; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.292 ns) 2.482 ns Selector519~19 2 COMB LC_X6_Y5_N7 1 " "Info: 2: + IC(2.190 ns) + CELL(0.292 ns) = 2.482 ns; Loc. = LC_X6_Y5_N7; Fanout = 1; COMB Node = 'Selector519~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { screen_state.0000 Selector519~19 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 3.223 ns screen_col\[21\]\$latch 3 REG LC_X6_Y5_N8 1 " "Info: 3: + IC(0.449 ns) + CELL(0.292 ns) = 3.223 ns; Loc. = LC_X6_Y5_N8; Fanout = 1; REG Node = 'screen_col\[21\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Selector519~19 screen_col[21]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.584 ns ( 18.12 % ) " "Info: Total cell delay = 0.584 ns ( 18.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.639 ns ( 81.88 % ) " "Info: Total interconnect delay = 2.639 ns ( 81.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { screen_state.0000 Selector519~19 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { screen_state.0000 {} Selector519~19 {} screen_col[21]$latch {} } { 0.000ns 2.190ns 0.449ns } { 0.000ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.276 ns" { clk screen_row[9]~reg0 Equal117~4 Equal117~5 Equal119~1 Equal120~3 Equal120~2 WideOr52~1 WideOr52~3 WideNor0 Selector471~0 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.276 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} Equal117~4 {} Equal117~5 {} Equal119~1 {} Equal120~3 {} Equal120~2 {} WideOr52~1 {} WideOr52~3 {} WideNor0 {} Selector471~0 {} screen_col[21]$latch {} } { 0.000ns 0.000ns 0.722ns 0.772ns 0.445ns 1.204ns 1.191ns 0.436ns 0.747ns 0.182ns 0.425ns 1.265ns 4.005ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { screen_state.0000 Selector519~19 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { screen_state.0000 {} Selector519~19 {} screen_col[21]$latch {} } { 0.000ns 2.190ns 0.449ns } { 0.000ns 0.292ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "screen_state.0000 left_btn clk 32.105 ns register " "Info: tsu for register \"screen_state.0000\" (data pin = \"left_btn\", clock pin = \"clk\") is 32.105 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.993 ns + Longest pin register " "Info: + Longest pin to register delay is 34.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns left_btn 1 PIN PIN_225 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_225; Fanout = 3; PIN Node = 'left_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { left_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.065 ns) + CELL(0.292 ns) 11.832 ns human_col~80 2 COMB LC_X28_Y2_N7 1 " "Info: 2: + IC(10.065 ns) + CELL(0.292 ns) = 11.832 ns; Loc. = LC_X28_Y2_N7; Fanout = 1; COMB Node = 'human_col~80'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.357 ns" { left_btn human_col~80 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.590 ns) 12.852 ns human_col~81 3 COMB LC_X28_Y2_N2 10 " "Info: 3: + IC(0.430 ns) + CELL(0.590 ns) = 12.852 ns; Loc. = LC_X28_Y2_N2; Fanout = 10; COMB Node = 'human_col~81'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { human_col~80 human_col~81 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.442 ns) 15.013 ns human_col\[2\]~COMBOUT 4 COMB LC_X27_Y8_N1 5 " "Info: 4: + IC(1.719 ns) + CELL(0.442 ns) = 15.013 ns; Loc. = LC_X27_Y8_N1; Fanout = 5; COMB Node = 'human_col\[2\]~COMBOUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { human_col~81 human_col[2]~COMBOUT } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.442 ns) 16.873 ns LessThan3~0 5 COMB LC_X28_Y9_N7 2 " "Info: 5: + IC(1.418 ns) + CELL(0.442 ns) = 16.873 ns; Loc. = LC_X28_Y9_N7; Fanout = 2; COMB Node = 'LessThan3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { human_col[2]~COMBOUT LessThan3~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.292 ns) 17.631 ns human_col~61 6 COMB LC_X28_Y9_N6 1 " "Info: 6: + IC(0.466 ns) + CELL(0.292 ns) = 17.631 ns; Loc. = LC_X28_Y9_N6; Fanout = 1; COMB Node = 'human_col~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { LessThan3~0 human_col~61 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 18.174 ns human_col~62 7 COMB LC_X28_Y9_N0 2 " "Info: 7: + IC(0.429 ns) + CELL(0.114 ns) = 18.174 ns; Loc. = LC_X28_Y9_N0; Fanout = 2; COMB Node = 'human_col~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { human_col~61 human_col~62 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.114 ns) 18.725 ns human_col~65 8 COMB LC_X28_Y9_N8 7 " "Info: 8: + IC(0.437 ns) + CELL(0.114 ns) = 18.725 ns; Loc. = LC_X28_Y9_N8; Fanout = 7; COMB Node = 'human_col~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { human_col~62 human_col~65 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.292 ns) 20.357 ns human_col~71 9 COMB LC_X28_Y7_N0 1 " "Info: 9: + IC(1.340 ns) + CELL(0.292 ns) = 20.357 ns; Loc. = LC_X28_Y7_N0; Fanout = 1; COMB Node = 'human_col~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { human_col~65 human_col~71 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.114 ns) 20.897 ns human_col~72 10 COMB LC_X28_Y7_N4 33 " "Info: 10: + IC(0.426 ns) + CELL(0.114 ns) = 20.897 ns; Loc. = LC_X28_Y7_N4; Fanout = 33; COMB Node = 'human_col~72'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { human_col~71 human_col~72 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(0.114 ns) 23.138 ns Equal6~5 11 COMB LC_X24_Y11_N5 13 " "Info: 11: + IC(2.127 ns) + CELL(0.114 ns) = 23.138 ns; Loc. = LC_X24_Y11_N5; Fanout = 13; COMB Node = 'Equal6~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { human_col~72 Equal6~5 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.292 ns) 25.412 ns Selector152~5 12 COMB LC_X29_Y8_N5 1 " "Info: 12: + IC(1.982 ns) + CELL(0.292 ns) = 25.412 ns; Loc. = LC_X29_Y8_N5; Fanout = 1; COMB Node = 'Selector152~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { Equal6~5 Selector152~5 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.442 ns) 26.253 ns Selector152~7 13 COMB LC_X29_Y8_N8 2 " "Info: 13: + IC(0.399 ns) + CELL(0.442 ns) = 26.253 ns; Loc. = LC_X29_Y8_N8; Fanout = 2; COMB Node = 'Selector152~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { Selector152~5 Selector152~7 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.442 ns) 27.785 ns Selector152~8 14 COMB LC_X30_Y9_N0 1 " "Info: 14: + IC(1.090 ns) + CELL(0.442 ns) = 27.785 ns; Loc. = LC_X30_Y9_N0; Fanout = 1; COMB Node = 'Selector152~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { Selector152~7 Selector152~8 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 28.081 ns Selector158~0 15 COMB LC_X30_Y9_N1 1 " "Info: 15: + IC(0.182 ns) + CELL(0.114 ns) = 28.081 ns; Loc. = LC_X30_Y9_N1; Fanout = 1; COMB Node = 'Selector158~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector152~8 Selector158~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.442 ns) 30.088 ns Selector218~0 16 COMB LC_X25_Y10_N2 1 " "Info: 16: + IC(1.565 ns) + CELL(0.442 ns) = 30.088 ns; Loc. = LC_X25_Y10_N2; Fanout = 1; COMB Node = 'Selector218~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { Selector158~0 Selector218~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.590 ns) 31.792 ns Selector218~7 17 COMB LC_X22_Y10_N5 3 " "Info: 17: + IC(1.114 ns) + CELL(0.590 ns) = 31.792 ns; Loc. = LC_X22_Y10_N5; Fanout = 3; COMB Node = 'Selector218~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { Selector218~0 Selector218~7 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.114 ns) 32.343 ns Selector401~3 18 COMB LC_X22_Y10_N3 3 " "Info: 18: + IC(0.437 ns) + CELL(0.114 ns) = 32.343 ns; Loc. = LC_X22_Y10_N3; Fanout = 3; COMB Node = 'Selector401~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Selector218~7 Selector401~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.309 ns) 34.993 ns screen_state.0000 19 REG LC_X8_Y10_N4 31 " "Info: 19: + IC(2.341 ns) + CELL(0.309 ns) = 34.993 ns; Loc. = LC_X8_Y10_N4; Fanout = 31; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { Selector401~3 screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.026 ns ( 20.08 % ) " "Info: Total cell delay = 7.026 ns ( 20.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "27.967 ns ( 79.92 % ) " "Info: Total interconnect delay = 27.967 ns ( 79.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "34.993 ns" { left_btn human_col~80 human_col~81 human_col[2]~COMBOUT LessThan3~0 human_col~61 human_col~62 human_col~65 human_col~71 human_col~72 Equal6~5 Selector152~5 Selector152~7 Selector152~8 Selector158~0 Selector218~0 Selector218~7 Selector401~3 screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "34.993 ns" { left_btn {} left_btn~out0 {} human_col~80 {} human_col~81 {} human_col[2]~COMBOUT {} LessThan3~0 {} human_col~61 {} human_col~62 {} human_col~65 {} human_col~71 {} human_col~72 {} Equal6~5 {} Selector152~5 {} Selector152~7 {} Selector152~8 {} Selector158~0 {} Selector218~0 {} Selector218~7 {} Selector401~3 {} screen_state.0000 {} } { 0.000ns 0.000ns 10.065ns 0.430ns 1.719ns 1.418ns 0.466ns 0.429ns 0.437ns 1.340ns 0.426ns 2.127ns 1.982ns 0.399ns 1.090ns 0.182ns 1.565ns 1.114ns 0.437ns 2.341ns } { 0.000ns 1.475ns 0.292ns 0.590ns 0.442ns 0.442ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.925 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 229 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns screen_state.0000 2 REG LC_X8_Y10_N4 31 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X8_Y10_N4; Fanout = 31; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "34.993 ns" { left_btn human_col~80 human_col~81 human_col[2]~COMBOUT LessThan3~0 human_col~61 human_col~62 human_col~65 human_col~71 human_col~72 Equal6~5 Selector152~5 Selector152~7 Selector152~8 Selector158~0 Selector218~0 Selector218~7 Selector401~3 screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "34.993 ns" { left_btn {} left_btn~out0 {} human_col~80 {} human_col~81 {} human_col[2]~COMBOUT {} LessThan3~0 {} human_col~61 {} human_col~62 {} human_col~65 {} human_col~71 {} human_col~72 {} Equal6~5 {} Selector152~5 {} Selector152~7 {} Selector152~8 {} Selector158~0 {} Selector218~0 {} Selector218~7 {} Selector401~3 {} screen_state.0000 {} } { 0.000ns 0.000ns 10.065ns 0.430ns 1.719ns 1.418ns 0.466ns 0.429ns 0.437ns 1.340ns 0.426ns 2.127ns 1.982ns 0.399ns 1.090ns 0.182ns 1.565ns 1.114ns 0.437ns 2.341ns } { 0.000ns 1.475ns 0.292ns 0.590ns 0.442ns 0.442ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[29\] screen_col\[29\]\$latch 22.436 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[29\]\" through register \"screen_col\[29\]\$latch\" is 22.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.306 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 229 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[9\]~reg0 2 REG LC_X5_Y7_N5 6 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y7_N5; Fanout = 6; REG Node = 'screen_row\[9\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[9]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.590 ns) 4.488 ns Equal117~4 3 COMB LC_X5_Y7_N2 3 " "Info: 3: + IC(0.772 ns) + CELL(0.590 ns) = 4.488 ns; Loc. = LC_X5_Y7_N2; Fanout = 3; COMB Node = 'Equal117~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { screen_row[9]~reg0 Equal117~4 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 5.225 ns Equal117~5 4 COMB LC_X5_Y7_N8 5 " "Info: 4: + IC(0.445 ns) + CELL(0.292 ns) = 5.225 ns; Loc. = LC_X5_Y7_N8; Fanout = 5; COMB Node = 'Equal117~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { Equal117~4 Equal117~5 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.292 ns) 6.721 ns Equal119~1 5 COMB LC_X7_Y7_N3 4 " "Info: 5: + IC(1.204 ns) + CELL(0.292 ns) = 6.721 ns; Loc. = LC_X7_Y7_N3; Fanout = 4; COMB Node = 'Equal119~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { Equal117~5 Equal119~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.292 ns) 8.204 ns Equal120~3 6 COMB LC_X9_Y7_N3 3 " "Info: 6: + IC(1.191 ns) + CELL(0.292 ns) = 8.204 ns; Loc. = LC_X9_Y7_N3; Fanout = 3; COMB Node = 'Equal120~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { Equal119~1 Equal120~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.114 ns) 8.754 ns Equal120~2 7 COMB LC_X9_Y7_N9 9 " "Info: 7: + IC(0.436 ns) + CELL(0.114 ns) = 8.754 ns; Loc. = LC_X9_Y7_N9; Fanout = 9; COMB Node = 'Equal120~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Equal120~3 Equal120~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.442 ns) 9.943 ns WideOr52~1 8 COMB LC_X8_Y7_N5 4 " "Info: 8: + IC(0.747 ns) + CELL(0.442 ns) = 9.943 ns; Loc. = LC_X8_Y7_N5; Fanout = 4; COMB Node = 'WideOr52~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { Equal120~2 WideOr52~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 503 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.239 ns WideOr52~3 9 COMB LC_X8_Y7_N6 3 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 10.239 ns; Loc. = LC_X8_Y7_N6; Fanout = 3; COMB Node = 'WideOr52~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { WideOr52~1 WideOr52~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 503 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 10.778 ns WideNor0 10 COMB LC_X8_Y7_N3 26 " "Info: 10: + IC(0.425 ns) + CELL(0.114 ns) = 10.778 ns; Loc. = LC_X8_Y7_N3; Fanout = 26; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { WideOr52~3 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.114 ns) 12.157 ns Selector471~0 11 COMB LC_X8_Y10_N7 32 " "Info: 11: + IC(1.265 ns) + CELL(0.114 ns) = 12.157 ns; Loc. = LC_X8_Y10_N7; Fanout = 32; COMB Node = 'Selector471~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { WideNor0 Selector471~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.035 ns) + CELL(0.114 ns) 16.306 ns screen_col\[29\]\$latch 12 REG LC_X11_Y1_N2 1 " "Info: 12: + IC(4.035 ns) + CELL(0.114 ns) = 16.306 ns; Loc. = LC_X11_Y1_N2; Fanout = 1; REG Node = 'screen_col\[29\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.149 ns" { Selector471~0 screen_col[29]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.882 ns ( 29.94 % ) " "Info: Total cell delay = 4.882 ns ( 29.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.424 ns ( 70.06 % ) " "Info: Total interconnect delay = 11.424 ns ( 70.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.306 ns" { clk screen_row[9]~reg0 Equal117~4 Equal117~5 Equal119~1 Equal120~3 Equal120~2 WideOr52~1 WideOr52~3 WideNor0 Selector471~0 screen_col[29]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.306 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} Equal117~4 {} Equal117~5 {} Equal119~1 {} Equal120~3 {} Equal120~2 {} WideOr52~1 {} WideOr52~3 {} WideNor0 {} Selector471~0 {} screen_col[29]$latch {} } { 0.000ns 0.000ns 0.722ns 0.772ns 0.445ns 1.204ns 1.191ns 0.436ns 0.747ns 0.182ns 0.425ns 1.265ns 4.035ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.130 ns + Longest register pin " "Info: + Longest register to pin delay is 6.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_col\[29\]\$latch 1 REG LC_X11_Y1_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y1_N2; Fanout = 1; REG Node = 'screen_col\[29\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_col[29]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.006 ns) + CELL(2.124 ns) 6.130 ns screen_col\[29\] 2 PIN PIN_11 0 " "Info: 2: + IC(4.006 ns) + CELL(2.124 ns) = 6.130 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'screen_col\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.130 ns" { screen_col[29]$latch screen_col[29] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 34.65 % ) " "Info: Total cell delay = 2.124 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.006 ns ( 65.35 % ) " "Info: Total interconnect delay = 4.006 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.130 ns" { screen_col[29]$latch screen_col[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.130 ns" { screen_col[29]$latch {} screen_col[29] {} } { 0.000ns 4.006ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.306 ns" { clk screen_row[9]~reg0 Equal117~4 Equal117~5 Equal119~1 Equal120~3 Equal120~2 WideOr52~1 WideOr52~3 WideNor0 Selector471~0 screen_col[29]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.306 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} Equal117~4 {} Equal117~5 {} Equal119~1 {} Equal120~3 {} Equal120~2 {} WideOr52~1 {} WideOr52~3 {} WideNor0 {} Selector471~0 {} screen_col[29]$latch {} } { 0.000ns 0.000ns 0.722ns 0.772ns 0.445ns 1.204ns 1.191ns 0.436ns 0.747ns 0.182ns 0.425ns 1.265ns 4.035ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.292ns 0.292ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.130 ns" { screen_col[29]$latch screen_col[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.130 ns" { screen_col[29]$latch {} screen_col[29] {} } { 0.000ns 4.006ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "screen_state.0000 function_btn clk -5.721 ns register " "Info: th for register \"screen_state.0000\" (data pin = \"function_btn\", clock pin = \"clk\") is -5.721 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.925 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 229 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 229; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns screen_state.0000 2 REG LC_X8_Y10_N4 31 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X8_Y10_N4; Fanout = 31; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.661 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 15 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 15; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.448 ns) + CELL(0.738 ns) 8.661 ns screen_state.0000 2 REG LC_X8_Y10_N4 31 " "Info: 2: + IC(6.448 ns) + CELL(0.738 ns) = 8.661 ns; Loc. = LC_X8_Y10_N4; Fanout = 31; REG Node = 'screen_state.0000'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { function_btn screen_state.0000 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 25.55 % ) " "Info: Total cell delay = 2.213 ns ( 25.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.448 ns ( 74.45 % ) " "Info: Total interconnect delay = 6.448 ns ( 74.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.661 ns" { function_btn screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.661 ns" { function_btn {} function_btn~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 6.448ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk {} clk~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.661 ns" { function_btn screen_state.0000 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.661 ns" { function_btn {} function_btn~out0 {} screen_state.0000 {} } { 0.000ns 0.000ns 6.448ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 18:35:06 2020 " "Info: Processing ended: Mon Dec 07 18:35:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
