Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 11 13:25:05 2023
| Host         : PTO1001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (160)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: PS2CLK (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: div/enciende_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hsyncb_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (160)
--------------------------------------------------
 There are 160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.996        0.000                      0                   43        0.288        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.996        0.000                      0                   43        0.288        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 2.791ns (55.169%)  route 2.268ns (44.831%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.476     7.067    hcnt_reg[2]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.191 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.191    hcnt[0]_i_17_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.723 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.723    hcnt_reg[0]_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.994 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.792     8.785    ltOp
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.373     9.158 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.158    hcnt[0]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.691 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    hcnt_reg[0]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    hcnt_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.131 r  hcnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.131    hcnt_reg[8]_i_1_n_6
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439    14.780    clkFPGA_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDCE (Setup_fdce_C_D)        0.109    15.127    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 2.783ns (55.098%)  route 2.268ns (44.902%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.476     7.067    hcnt_reg[2]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.191 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.191    hcnt[0]_i_17_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.723 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.723    hcnt_reg[0]_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.994 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.792     8.785    ltOp
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.373     9.158 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.158    hcnt[0]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.691 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    hcnt_reg[0]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    hcnt_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.123 r  hcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.123    hcnt_reg[8]_i_1_n_4
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439    14.780    clkFPGA_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[11]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDCE (Setup_fdce_C_D)        0.109    15.127    hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsyncb_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.818ns (37.458%)  route 3.035ns (62.542%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.618     7.208    hcnt_reg[2]
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.332 r  hsyncb_i_24/O
                         net (fo=1, routed)           0.000     7.332    hsyncb_i_24_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.864 r  hsyncb_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.864    hsyncb_reg_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.135 f  hsyncb_reg_i_3/CO[0]
                         net (fo=1, routed)           0.808     8.943    ltOp15_in
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.373     9.316 r  hsyncb_i_1/O
                         net (fo=2, routed)           0.610     9.926    hsyncb_i_1_n_0
    SLICE_X5Y28          FDPE                                         r  hsyncb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.505    14.846    clkFPGA_IBUF_BUFG
    SLICE_X5Y28          FDPE                                         r  hsyncb_reg/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y28          FDPE (Setup_fdpe_C_D)       -0.067    15.004    hsyncb_reg
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 2.707ns (54.412%)  route 2.268ns (45.588%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.476     7.067    hcnt_reg[2]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.191 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.191    hcnt[0]_i_17_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.723 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.723    hcnt_reg[0]_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.994 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.792     8.785    ltOp
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.373     9.158 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.158    hcnt[0]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.691 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    hcnt_reg[0]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    hcnt_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.047 r  hcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.047    hcnt_reg[8]_i_1_n_5
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439    14.780    clkFPGA_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[10]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDCE (Setup_fdce_C_D)        0.109    15.127    hcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsyncb_reg_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.818ns (37.527%)  route 3.027ns (62.473%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.618     7.208    hcnt_reg[2]
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.332 r  hsyncb_i_24/O
                         net (fo=1, routed)           0.000     7.332    hsyncb_i_24_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.864 r  hsyncb_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.864    hsyncb_reg_i_7_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.135 f  hsyncb_reg_i_3/CO[0]
                         net (fo=1, routed)           0.808     8.943    ltOp15_in
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.373     9.316 r  hsyncb_i_1/O
                         net (fo=2, routed)           0.601     9.917    hsyncb_i_1_n_0
    SLICE_X0Y28          FDPE                                         r  hsyncb_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    clkFPGA_IBUF_BUFG
    SLICE_X0Y28          FDPE                                         r  hsyncb_reg_lopt_replica/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y28          FDPE (Setup_fdpe_C_D)       -0.067    15.006    hsyncb_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 2.687ns (54.228%)  route 2.268ns (45.772%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.476     7.067    hcnt_reg[2]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.191 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.191    hcnt[0]_i_17_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.723 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.723    hcnt_reg[0]_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.994 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.792     8.785    ltOp
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.373     9.158 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.158    hcnt[0]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.691 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    hcnt_reg[0]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    hcnt_reg[4]_i_1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.027 r  hcnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.027    hcnt_reg[8]_i_1_n_7
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439    14.780    clkFPGA_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[8]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y28         FDCE (Setup_fdce_C_D)        0.109    15.127    hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 2.674ns (54.107%)  route 2.268ns (45.893%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.476     7.067    hcnt_reg[2]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.191 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.191    hcnt[0]_i_17_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.723 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.723    hcnt_reg[0]_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.994 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.792     8.785    ltOp
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.373     9.158 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.158    hcnt[0]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.691 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    hcnt_reg[0]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  hcnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.014    hcnt_reg[4]_i_1_n_6
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.437    14.778    clkFPGA_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[5]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y27         FDCE (Setup_fdce_C_D)        0.109    15.125    hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 2.666ns (54.033%)  route 2.268ns (45.967%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.476     7.067    hcnt_reg[2]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.191 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.191    hcnt[0]_i_17_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.723 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.723    hcnt_reg[0]_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.994 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.792     8.785    ltOp
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.373     9.158 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.158    hcnt[0]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.691 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    hcnt_reg[0]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.006 r  hcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.006    hcnt_reg[4]_i_1_n_4
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.437    14.778    clkFPGA_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[7]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y27         FDCE (Setup_fdce_C_D)        0.109    15.125    hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 2.590ns (53.314%)  route 2.268ns (46.686%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.476     7.067    hcnt_reg[2]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.191 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.191    hcnt[0]_i_17_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.723 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.723    hcnt_reg[0]_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.994 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.792     8.785    ltOp
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.373     9.158 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.158    hcnt[0]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.691 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    hcnt_reg[0]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  hcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.930    hcnt_reg[4]_i_1_n_5
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.437    14.778    clkFPGA_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[6]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y27         FDCE (Setup_fdce_C_D)        0.109    15.125    hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 2.570ns (53.121%)  route 2.268ns (46.879%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.551     5.072    clkFPGA_IBUF_BUFG
    SLICE_X10Y26         FDCE                                         r  hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  hcnt_reg[2]/Q
                         net (fo=17, routed)          1.476     7.067    hcnt_reg[2]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.191 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.191    hcnt[0]_i_17_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.723 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.723    hcnt_reg[0]_i_7_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.994 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          0.792     8.785    ltOp
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.373     9.158 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.158    hcnt[0]_i_5_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.691 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    hcnt_reg[0]_i_1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.910 r  hcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.910    hcnt_reg[4]_i_1_n_7
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.437    14.778    clkFPGA_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[4]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y27         FDCE (Setup_fdce_C_D)        0.109    15.125    hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 div/enciende_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/enciende_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    div/clkFPGA_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  div/enciende_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  div/enciende_reg/Q
                         net (fo=27, routed)          0.193     1.799    div/barclk
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.045     1.844 r  div/enciende_i_1/O
                         net (fo=1, routed)           0.000     1.844    div/enciende_i_1_n_0
    SLICE_X3Y25          FDCE                                         r  div/enciende_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     1.977    div/clkFPGA_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  div/enciende_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDCE (Hold_fdce_C_D)         0.091     1.556    div/enciende_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 hcnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.989%)  route 0.160ns (37.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.556     1.439    clkFPGA_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  hcnt_reg[11]/Q
                         net (fo=18, routed)          0.160     1.764    hcnt_reg[11]
    SLICE_X10Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.809 r  hcnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.809    hcnt[8]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.873 r  hcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    hcnt_reg[8]_i_1_n_4
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.824     1.951    clkFPGA_IBUF_BUFG
    SLICE_X10Y28         FDCE                                         r  hcnt_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X10Y28         FDCE (Hold_fdce_C_D)         0.134     1.573    hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 hcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.265%)  route 0.173ns (38.735%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.556     1.439    clkFPGA_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  hcnt_reg[7]/Q
                         net (fo=18, routed)          0.173     1.776    hcnt_reg[7]
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  hcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.821    hcnt[4]_i_2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.885 r  hcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    hcnt_reg[4]_i_1_n_4
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.823     1.950    clkFPGA_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  hcnt_reg[7]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.134     1.573    hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 div/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  div/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  div/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.169     1.778    div/cuenta_reg[19]
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  div/cuenta[16]_i_2/O
                         net (fo=1, routed)           0.000     1.823    div/cuenta[16]_i_2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  div/cuenta_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    div/cuenta_reg[16]_i_1_n_4
    SLICE_X1Y28          FDCE                                         r  div/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  div/cuenta_reg[19]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.105     1.573    div/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 div/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  div/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  div/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.169     1.775    div/cuenta_reg[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  div/cuenta[0]_i_3/O
                         net (fo=1, routed)           0.000     1.820    div/cuenta[0]_i_3_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  div/cuenta_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    div/cuenta_reg[0]_i_1_n_4
    SLICE_X1Y24          FDCE                                         r  div/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     1.977    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  div/cuenta_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.105     1.570    div/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 div/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  div/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  div/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.169     1.775    div/cuenta_reg[7]
    SLICE_X1Y25          LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  div/cuenta[4]_i_2/O
                         net (fo=1, routed)           0.000     1.820    div/cuenta[4]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  div/cuenta_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    div/cuenta_reg[4]_i_1_n_4
    SLICE_X1Y25          FDCE                                         r  div/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     1.977    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  div/cuenta_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.105     1.570    div/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 div/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  div/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  div/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.170     1.777    div/cuenta_reg[11]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  div/cuenta[8]_i_2/O
                         net (fo=1, routed)           0.000     1.822    div/cuenta[8]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  div/cuenta_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    div/cuenta_reg[8]_i_1_n_4
    SLICE_X1Y26          FDCE                                         r  div/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.851     1.978    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  div/cuenta_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.105     1.571    div/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 div/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  div/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  div/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.170     1.779    div/cuenta_reg[15]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  div/cuenta[12]_i_2/O
                         net (fo=1, routed)           0.000     1.824    div/cuenta[12]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  div/cuenta_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    div/cuenta_reg[12]_i_1_n_4
    SLICE_X1Y27          FDCE                                         r  div/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.980    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  div/cuenta_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y27          FDCE (Hold_fdce_C_D)         0.105     1.573    div/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 div/cuenta_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  div/cuenta_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  div/cuenta_reg[27]/Q
                         net (fo=2, routed)           0.170     1.781    div/cuenta_reg[27]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  div/cuenta[24]_i_2/O
                         net (fo=1, routed)           0.000     1.826    div/cuenta[24]_i_2_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  div/cuenta_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    div/cuenta_reg[24]_i_1_n_4
    SLICE_X1Y30          FDCE                                         r  div/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  div/cuenta_reg[27]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.105     1.575    div/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 div/cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  div/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  div/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.170     1.780    div/cuenta_reg[23]
    SLICE_X1Y29          LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  div/cuenta[20]_i_2/O
                         net (fo=1, routed)           0.000     1.825    div/cuenta[20]_i_2_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.888 r  div/cuenta_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    div/cuenta_reg[20]_i_1_n_4
    SLICE_X1Y29          FDCE                                         r  div/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    div/clkFPGA_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  div/cuenta_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.105     1.574    div/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkFPGA }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clkFPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    div/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    div/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27    div/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27    div/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27    div/cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y27    div/cuenta_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    div/cuenta_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    div/cuenta_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    div/cuenta_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    div/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    div/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    div/cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    div/cuenta_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    div/cuenta_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    div/cuenta_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    div/cuenta_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    div/cuenta_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    div/cuenta_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    div/cuenta_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    div/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    div/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    div/cuenta_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    div/cuenta_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    div/cuenta_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    div/cuenta_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    div/cuenta_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    div/cuenta_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    div/cuenta_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    div/cuenta_reg[4]/C



