
gate_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054bc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  0800557c  0800557c  0000657c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057fc  080057fc  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080057fc  080057fc  0000705c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080057fc  080057fc  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057fc  080057fc  000067fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005800  08005800  00006800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005804  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  2000005c  08005860  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08005860  0000734c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ec0b  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003237  00000000  00000000  00025c8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00010ffd  00000000  00000000  00028ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001280  00000000  00000000  00039ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f76  00000000  00000000  0003b148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000159cf  00000000  00000000  0003c0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fdd6  00000000  00000000  00051a8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00085682  00000000  00000000  00071863  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f6ee5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003928  00000000  00000000  000f6f28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  000fa850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005564 	.word	0x08005564

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08005564 	.word	0x08005564

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cfrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	0008      	movs	r0, r1
 8000408:	4661      	mov	r1, ip
 800040a:	e7ff      	b.n	800040c <__aeabi_cfcmpeq>

0800040c <__aeabi_cfcmpeq>:
 800040c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800040e:	f000 fbab 	bl	8000b68 <__lesf2>
 8000412:	2800      	cmp	r0, #0
 8000414:	d401      	bmi.n	800041a <__aeabi_cfcmpeq+0xe>
 8000416:	2100      	movs	r1, #0
 8000418:	42c8      	cmn	r0, r1
 800041a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800041c <__aeabi_fcmpeq>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 fb33 	bl	8000a88 <__eqsf2>
 8000422:	4240      	negs	r0, r0
 8000424:	3001      	adds	r0, #1
 8000426:	bd10      	pop	{r4, pc}

08000428 <__aeabi_fcmplt>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 fb9d 	bl	8000b68 <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	db01      	blt.n	8000436 <__aeabi_fcmplt+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_fcmple>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 fb93 	bl	8000b68 <__lesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dd01      	ble.n	800044a <__aeabi_fcmple+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_fcmpgt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 fb41 	bl	8000ad8 <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	dc01      	bgt.n	800045e <__aeabi_fcmpgt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_fcmpge>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 fb37 	bl	8000ad8 <__gesf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	da01      	bge.n	8000472 <__aeabi_fcmpge+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_fadd>:
 8000478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800047a:	024b      	lsls	r3, r1, #9
 800047c:	0a5a      	lsrs	r2, r3, #9
 800047e:	4694      	mov	ip, r2
 8000480:	004a      	lsls	r2, r1, #1
 8000482:	0fc9      	lsrs	r1, r1, #31
 8000484:	46ce      	mov	lr, r9
 8000486:	4647      	mov	r7, r8
 8000488:	4689      	mov	r9, r1
 800048a:	0045      	lsls	r5, r0, #1
 800048c:	0246      	lsls	r6, r0, #9
 800048e:	0e2d      	lsrs	r5, r5, #24
 8000490:	0e12      	lsrs	r2, r2, #24
 8000492:	b580      	push	{r7, lr}
 8000494:	0999      	lsrs	r1, r3, #6
 8000496:	0a77      	lsrs	r7, r6, #9
 8000498:	0fc4      	lsrs	r4, r0, #31
 800049a:	09b6      	lsrs	r6, r6, #6
 800049c:	1aab      	subs	r3, r5, r2
 800049e:	454c      	cmp	r4, r9
 80004a0:	d020      	beq.n	80004e4 <__aeabi_fadd+0x6c>
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	dd0c      	ble.n	80004c0 <__aeabi_fadd+0x48>
 80004a6:	2a00      	cmp	r2, #0
 80004a8:	d134      	bne.n	8000514 <__aeabi_fadd+0x9c>
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d02a      	beq.n	8000504 <__aeabi_fadd+0x8c>
 80004ae:	1e5a      	subs	r2, r3, #1
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d100      	bne.n	80004b6 <__aeabi_fadd+0x3e>
 80004b4:	e08f      	b.n	80005d6 <__aeabi_fadd+0x15e>
 80004b6:	2bff      	cmp	r3, #255	@ 0xff
 80004b8:	d100      	bne.n	80004bc <__aeabi_fadd+0x44>
 80004ba:	e0cd      	b.n	8000658 <__aeabi_fadd+0x1e0>
 80004bc:	0013      	movs	r3, r2
 80004be:	e02f      	b.n	8000520 <__aeabi_fadd+0xa8>
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d060      	beq.n	8000586 <__aeabi_fadd+0x10e>
 80004c4:	1b53      	subs	r3, r2, r5
 80004c6:	2d00      	cmp	r5, #0
 80004c8:	d000      	beq.n	80004cc <__aeabi_fadd+0x54>
 80004ca:	e0ee      	b.n	80006aa <__aeabi_fadd+0x232>
 80004cc:	2e00      	cmp	r6, #0
 80004ce:	d100      	bne.n	80004d2 <__aeabi_fadd+0x5a>
 80004d0:	e13e      	b.n	8000750 <__aeabi_fadd+0x2d8>
 80004d2:	1e5c      	subs	r4, r3, #1
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d100      	bne.n	80004da <__aeabi_fadd+0x62>
 80004d8:	e16b      	b.n	80007b2 <__aeabi_fadd+0x33a>
 80004da:	2bff      	cmp	r3, #255	@ 0xff
 80004dc:	d100      	bne.n	80004e0 <__aeabi_fadd+0x68>
 80004de:	e0b9      	b.n	8000654 <__aeabi_fadd+0x1dc>
 80004e0:	0023      	movs	r3, r4
 80004e2:	e0e7      	b.n	80006b4 <__aeabi_fadd+0x23c>
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	dc00      	bgt.n	80004ea <__aeabi_fadd+0x72>
 80004e8:	e0a4      	b.n	8000634 <__aeabi_fadd+0x1bc>
 80004ea:	2a00      	cmp	r2, #0
 80004ec:	d069      	beq.n	80005c2 <__aeabi_fadd+0x14a>
 80004ee:	2dff      	cmp	r5, #255	@ 0xff
 80004f0:	d100      	bne.n	80004f4 <__aeabi_fadd+0x7c>
 80004f2:	e0b1      	b.n	8000658 <__aeabi_fadd+0x1e0>
 80004f4:	2280      	movs	r2, #128	@ 0x80
 80004f6:	04d2      	lsls	r2, r2, #19
 80004f8:	4311      	orrs	r1, r2
 80004fa:	2b1b      	cmp	r3, #27
 80004fc:	dc00      	bgt.n	8000500 <__aeabi_fadd+0x88>
 80004fe:	e0e9      	b.n	80006d4 <__aeabi_fadd+0x25c>
 8000500:	002b      	movs	r3, r5
 8000502:	3605      	adds	r6, #5
 8000504:	08f7      	lsrs	r7, r6, #3
 8000506:	2bff      	cmp	r3, #255	@ 0xff
 8000508:	d100      	bne.n	800050c <__aeabi_fadd+0x94>
 800050a:	e0a5      	b.n	8000658 <__aeabi_fadd+0x1e0>
 800050c:	027a      	lsls	r2, r7, #9
 800050e:	0a52      	lsrs	r2, r2, #9
 8000510:	b2d8      	uxtb	r0, r3
 8000512:	e030      	b.n	8000576 <__aeabi_fadd+0xfe>
 8000514:	2dff      	cmp	r5, #255	@ 0xff
 8000516:	d100      	bne.n	800051a <__aeabi_fadd+0xa2>
 8000518:	e09e      	b.n	8000658 <__aeabi_fadd+0x1e0>
 800051a:	2280      	movs	r2, #128	@ 0x80
 800051c:	04d2      	lsls	r2, r2, #19
 800051e:	4311      	orrs	r1, r2
 8000520:	2001      	movs	r0, #1
 8000522:	2b1b      	cmp	r3, #27
 8000524:	dc08      	bgt.n	8000538 <__aeabi_fadd+0xc0>
 8000526:	0008      	movs	r0, r1
 8000528:	2220      	movs	r2, #32
 800052a:	40d8      	lsrs	r0, r3
 800052c:	1ad3      	subs	r3, r2, r3
 800052e:	4099      	lsls	r1, r3
 8000530:	000b      	movs	r3, r1
 8000532:	1e5a      	subs	r2, r3, #1
 8000534:	4193      	sbcs	r3, r2
 8000536:	4318      	orrs	r0, r3
 8000538:	1a36      	subs	r6, r6, r0
 800053a:	0173      	lsls	r3, r6, #5
 800053c:	d400      	bmi.n	8000540 <__aeabi_fadd+0xc8>
 800053e:	e071      	b.n	8000624 <__aeabi_fadd+0x1ac>
 8000540:	01b6      	lsls	r6, r6, #6
 8000542:	09b7      	lsrs	r7, r6, #6
 8000544:	0038      	movs	r0, r7
 8000546:	f000 ff7b 	bl	8001440 <__clzsi2>
 800054a:	003b      	movs	r3, r7
 800054c:	3805      	subs	r0, #5
 800054e:	4083      	lsls	r3, r0
 8000550:	4285      	cmp	r5, r0
 8000552:	dd4d      	ble.n	80005f0 <__aeabi_fadd+0x178>
 8000554:	4eb4      	ldr	r6, [pc, #720]	@ (8000828 <__aeabi_fadd+0x3b0>)
 8000556:	1a2d      	subs	r5, r5, r0
 8000558:	401e      	ands	r6, r3
 800055a:	075a      	lsls	r2, r3, #29
 800055c:	d068      	beq.n	8000630 <__aeabi_fadd+0x1b8>
 800055e:	220f      	movs	r2, #15
 8000560:	4013      	ands	r3, r2
 8000562:	2b04      	cmp	r3, #4
 8000564:	d064      	beq.n	8000630 <__aeabi_fadd+0x1b8>
 8000566:	3604      	adds	r6, #4
 8000568:	0173      	lsls	r3, r6, #5
 800056a:	d561      	bpl.n	8000630 <__aeabi_fadd+0x1b8>
 800056c:	1c68      	adds	r0, r5, #1
 800056e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000570:	d154      	bne.n	800061c <__aeabi_fadd+0x1a4>
 8000572:	20ff      	movs	r0, #255	@ 0xff
 8000574:	2200      	movs	r2, #0
 8000576:	05c0      	lsls	r0, r0, #23
 8000578:	4310      	orrs	r0, r2
 800057a:	07e4      	lsls	r4, r4, #31
 800057c:	4320      	orrs	r0, r4
 800057e:	bcc0      	pop	{r6, r7}
 8000580:	46b9      	mov	r9, r7
 8000582:	46b0      	mov	r8, r6
 8000584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000586:	22fe      	movs	r2, #254	@ 0xfe
 8000588:	4690      	mov	r8, r2
 800058a:	1c68      	adds	r0, r5, #1
 800058c:	0002      	movs	r2, r0
 800058e:	4640      	mov	r0, r8
 8000590:	4210      	tst	r0, r2
 8000592:	d16b      	bne.n	800066c <__aeabi_fadd+0x1f4>
 8000594:	2d00      	cmp	r5, #0
 8000596:	d000      	beq.n	800059a <__aeabi_fadd+0x122>
 8000598:	e0dd      	b.n	8000756 <__aeabi_fadd+0x2de>
 800059a:	2e00      	cmp	r6, #0
 800059c:	d100      	bne.n	80005a0 <__aeabi_fadd+0x128>
 800059e:	e102      	b.n	80007a6 <__aeabi_fadd+0x32e>
 80005a0:	2900      	cmp	r1, #0
 80005a2:	d0b3      	beq.n	800050c <__aeabi_fadd+0x94>
 80005a4:	2280      	movs	r2, #128	@ 0x80
 80005a6:	1a77      	subs	r7, r6, r1
 80005a8:	04d2      	lsls	r2, r2, #19
 80005aa:	4217      	tst	r7, r2
 80005ac:	d100      	bne.n	80005b0 <__aeabi_fadd+0x138>
 80005ae:	e136      	b.n	800081e <__aeabi_fadd+0x3a6>
 80005b0:	464c      	mov	r4, r9
 80005b2:	1b8e      	subs	r6, r1, r6
 80005b4:	d061      	beq.n	800067a <__aeabi_fadd+0x202>
 80005b6:	2001      	movs	r0, #1
 80005b8:	4216      	tst	r6, r2
 80005ba:	d130      	bne.n	800061e <__aeabi_fadd+0x1a6>
 80005bc:	2300      	movs	r3, #0
 80005be:	08f7      	lsrs	r7, r6, #3
 80005c0:	e7a4      	b.n	800050c <__aeabi_fadd+0x94>
 80005c2:	2900      	cmp	r1, #0
 80005c4:	d09e      	beq.n	8000504 <__aeabi_fadd+0x8c>
 80005c6:	1e5a      	subs	r2, r3, #1
 80005c8:	2b01      	cmp	r3, #1
 80005ca:	d100      	bne.n	80005ce <__aeabi_fadd+0x156>
 80005cc:	e0ca      	b.n	8000764 <__aeabi_fadd+0x2ec>
 80005ce:	2bff      	cmp	r3, #255	@ 0xff
 80005d0:	d042      	beq.n	8000658 <__aeabi_fadd+0x1e0>
 80005d2:	0013      	movs	r3, r2
 80005d4:	e791      	b.n	80004fa <__aeabi_fadd+0x82>
 80005d6:	1a71      	subs	r1, r6, r1
 80005d8:	014b      	lsls	r3, r1, #5
 80005da:	d400      	bmi.n	80005de <__aeabi_fadd+0x166>
 80005dc:	e0d1      	b.n	8000782 <__aeabi_fadd+0x30a>
 80005de:	018f      	lsls	r7, r1, #6
 80005e0:	09bf      	lsrs	r7, r7, #6
 80005e2:	0038      	movs	r0, r7
 80005e4:	f000 ff2c 	bl	8001440 <__clzsi2>
 80005e8:	003b      	movs	r3, r7
 80005ea:	3805      	subs	r0, #5
 80005ec:	4083      	lsls	r3, r0
 80005ee:	2501      	movs	r5, #1
 80005f0:	2220      	movs	r2, #32
 80005f2:	1b40      	subs	r0, r0, r5
 80005f4:	3001      	adds	r0, #1
 80005f6:	1a12      	subs	r2, r2, r0
 80005f8:	001e      	movs	r6, r3
 80005fa:	4093      	lsls	r3, r2
 80005fc:	40c6      	lsrs	r6, r0
 80005fe:	1e5a      	subs	r2, r3, #1
 8000600:	4193      	sbcs	r3, r2
 8000602:	431e      	orrs	r6, r3
 8000604:	d039      	beq.n	800067a <__aeabi_fadd+0x202>
 8000606:	0773      	lsls	r3, r6, #29
 8000608:	d100      	bne.n	800060c <__aeabi_fadd+0x194>
 800060a:	e11b      	b.n	8000844 <__aeabi_fadd+0x3cc>
 800060c:	230f      	movs	r3, #15
 800060e:	2500      	movs	r5, #0
 8000610:	4033      	ands	r3, r6
 8000612:	2b04      	cmp	r3, #4
 8000614:	d1a7      	bne.n	8000566 <__aeabi_fadd+0xee>
 8000616:	2001      	movs	r0, #1
 8000618:	0172      	lsls	r2, r6, #5
 800061a:	d57c      	bpl.n	8000716 <__aeabi_fadd+0x29e>
 800061c:	b2c0      	uxtb	r0, r0
 800061e:	01b2      	lsls	r2, r6, #6
 8000620:	0a52      	lsrs	r2, r2, #9
 8000622:	e7a8      	b.n	8000576 <__aeabi_fadd+0xfe>
 8000624:	0773      	lsls	r3, r6, #29
 8000626:	d003      	beq.n	8000630 <__aeabi_fadd+0x1b8>
 8000628:	230f      	movs	r3, #15
 800062a:	4033      	ands	r3, r6
 800062c:	2b04      	cmp	r3, #4
 800062e:	d19a      	bne.n	8000566 <__aeabi_fadd+0xee>
 8000630:	002b      	movs	r3, r5
 8000632:	e767      	b.n	8000504 <__aeabi_fadd+0x8c>
 8000634:	2b00      	cmp	r3, #0
 8000636:	d023      	beq.n	8000680 <__aeabi_fadd+0x208>
 8000638:	1b53      	subs	r3, r2, r5
 800063a:	2d00      	cmp	r5, #0
 800063c:	d17b      	bne.n	8000736 <__aeabi_fadd+0x2be>
 800063e:	2e00      	cmp	r6, #0
 8000640:	d100      	bne.n	8000644 <__aeabi_fadd+0x1cc>
 8000642:	e086      	b.n	8000752 <__aeabi_fadd+0x2da>
 8000644:	1e5d      	subs	r5, r3, #1
 8000646:	2b01      	cmp	r3, #1
 8000648:	d100      	bne.n	800064c <__aeabi_fadd+0x1d4>
 800064a:	e08b      	b.n	8000764 <__aeabi_fadd+0x2ec>
 800064c:	2bff      	cmp	r3, #255	@ 0xff
 800064e:	d002      	beq.n	8000656 <__aeabi_fadd+0x1de>
 8000650:	002b      	movs	r3, r5
 8000652:	e075      	b.n	8000740 <__aeabi_fadd+0x2c8>
 8000654:	464c      	mov	r4, r9
 8000656:	4667      	mov	r7, ip
 8000658:	2f00      	cmp	r7, #0
 800065a:	d100      	bne.n	800065e <__aeabi_fadd+0x1e6>
 800065c:	e789      	b.n	8000572 <__aeabi_fadd+0xfa>
 800065e:	2280      	movs	r2, #128	@ 0x80
 8000660:	03d2      	lsls	r2, r2, #15
 8000662:	433a      	orrs	r2, r7
 8000664:	0252      	lsls	r2, r2, #9
 8000666:	20ff      	movs	r0, #255	@ 0xff
 8000668:	0a52      	lsrs	r2, r2, #9
 800066a:	e784      	b.n	8000576 <__aeabi_fadd+0xfe>
 800066c:	1a77      	subs	r7, r6, r1
 800066e:	017b      	lsls	r3, r7, #5
 8000670:	d46b      	bmi.n	800074a <__aeabi_fadd+0x2d2>
 8000672:	2f00      	cmp	r7, #0
 8000674:	d000      	beq.n	8000678 <__aeabi_fadd+0x200>
 8000676:	e765      	b.n	8000544 <__aeabi_fadd+0xcc>
 8000678:	2400      	movs	r4, #0
 800067a:	2000      	movs	r0, #0
 800067c:	2200      	movs	r2, #0
 800067e:	e77a      	b.n	8000576 <__aeabi_fadd+0xfe>
 8000680:	22fe      	movs	r2, #254	@ 0xfe
 8000682:	1c6b      	adds	r3, r5, #1
 8000684:	421a      	tst	r2, r3
 8000686:	d149      	bne.n	800071c <__aeabi_fadd+0x2a4>
 8000688:	2d00      	cmp	r5, #0
 800068a:	d000      	beq.n	800068e <__aeabi_fadd+0x216>
 800068c:	e09f      	b.n	80007ce <__aeabi_fadd+0x356>
 800068e:	2e00      	cmp	r6, #0
 8000690:	d100      	bne.n	8000694 <__aeabi_fadd+0x21c>
 8000692:	e0ba      	b.n	800080a <__aeabi_fadd+0x392>
 8000694:	2900      	cmp	r1, #0
 8000696:	d100      	bne.n	800069a <__aeabi_fadd+0x222>
 8000698:	e0cf      	b.n	800083a <__aeabi_fadd+0x3c2>
 800069a:	1872      	adds	r2, r6, r1
 800069c:	0153      	lsls	r3, r2, #5
 800069e:	d400      	bmi.n	80006a2 <__aeabi_fadd+0x22a>
 80006a0:	e0cd      	b.n	800083e <__aeabi_fadd+0x3c6>
 80006a2:	0192      	lsls	r2, r2, #6
 80006a4:	2001      	movs	r0, #1
 80006a6:	0a52      	lsrs	r2, r2, #9
 80006a8:	e765      	b.n	8000576 <__aeabi_fadd+0xfe>
 80006aa:	2aff      	cmp	r2, #255	@ 0xff
 80006ac:	d0d2      	beq.n	8000654 <__aeabi_fadd+0x1dc>
 80006ae:	2080      	movs	r0, #128	@ 0x80
 80006b0:	04c0      	lsls	r0, r0, #19
 80006b2:	4306      	orrs	r6, r0
 80006b4:	2001      	movs	r0, #1
 80006b6:	2b1b      	cmp	r3, #27
 80006b8:	dc08      	bgt.n	80006cc <__aeabi_fadd+0x254>
 80006ba:	0030      	movs	r0, r6
 80006bc:	2420      	movs	r4, #32
 80006be:	40d8      	lsrs	r0, r3
 80006c0:	1ae3      	subs	r3, r4, r3
 80006c2:	409e      	lsls	r6, r3
 80006c4:	0033      	movs	r3, r6
 80006c6:	1e5c      	subs	r4, r3, #1
 80006c8:	41a3      	sbcs	r3, r4
 80006ca:	4318      	orrs	r0, r3
 80006cc:	464c      	mov	r4, r9
 80006ce:	0015      	movs	r5, r2
 80006d0:	1a0e      	subs	r6, r1, r0
 80006d2:	e732      	b.n	800053a <__aeabi_fadd+0xc2>
 80006d4:	0008      	movs	r0, r1
 80006d6:	2220      	movs	r2, #32
 80006d8:	40d8      	lsrs	r0, r3
 80006da:	1ad3      	subs	r3, r2, r3
 80006dc:	4099      	lsls	r1, r3
 80006de:	000b      	movs	r3, r1
 80006e0:	1e5a      	subs	r2, r3, #1
 80006e2:	4193      	sbcs	r3, r2
 80006e4:	4303      	orrs	r3, r0
 80006e6:	18f6      	adds	r6, r6, r3
 80006e8:	0173      	lsls	r3, r6, #5
 80006ea:	d59b      	bpl.n	8000624 <__aeabi_fadd+0x1ac>
 80006ec:	3501      	adds	r5, #1
 80006ee:	2dff      	cmp	r5, #255	@ 0xff
 80006f0:	d100      	bne.n	80006f4 <__aeabi_fadd+0x27c>
 80006f2:	e73e      	b.n	8000572 <__aeabi_fadd+0xfa>
 80006f4:	2301      	movs	r3, #1
 80006f6:	494d      	ldr	r1, [pc, #308]	@ (800082c <__aeabi_fadd+0x3b4>)
 80006f8:	0872      	lsrs	r2, r6, #1
 80006fa:	4033      	ands	r3, r6
 80006fc:	400a      	ands	r2, r1
 80006fe:	431a      	orrs	r2, r3
 8000700:	0016      	movs	r6, r2
 8000702:	0753      	lsls	r3, r2, #29
 8000704:	d004      	beq.n	8000710 <__aeabi_fadd+0x298>
 8000706:	230f      	movs	r3, #15
 8000708:	4013      	ands	r3, r2
 800070a:	2b04      	cmp	r3, #4
 800070c:	d000      	beq.n	8000710 <__aeabi_fadd+0x298>
 800070e:	e72a      	b.n	8000566 <__aeabi_fadd+0xee>
 8000710:	0173      	lsls	r3, r6, #5
 8000712:	d500      	bpl.n	8000716 <__aeabi_fadd+0x29e>
 8000714:	e72a      	b.n	800056c <__aeabi_fadd+0xf4>
 8000716:	002b      	movs	r3, r5
 8000718:	08f7      	lsrs	r7, r6, #3
 800071a:	e6f7      	b.n	800050c <__aeabi_fadd+0x94>
 800071c:	2bff      	cmp	r3, #255	@ 0xff
 800071e:	d100      	bne.n	8000722 <__aeabi_fadd+0x2aa>
 8000720:	e727      	b.n	8000572 <__aeabi_fadd+0xfa>
 8000722:	1871      	adds	r1, r6, r1
 8000724:	0849      	lsrs	r1, r1, #1
 8000726:	074a      	lsls	r2, r1, #29
 8000728:	d02f      	beq.n	800078a <__aeabi_fadd+0x312>
 800072a:	220f      	movs	r2, #15
 800072c:	400a      	ands	r2, r1
 800072e:	2a04      	cmp	r2, #4
 8000730:	d02b      	beq.n	800078a <__aeabi_fadd+0x312>
 8000732:	1d0e      	adds	r6, r1, #4
 8000734:	e6e6      	b.n	8000504 <__aeabi_fadd+0x8c>
 8000736:	2aff      	cmp	r2, #255	@ 0xff
 8000738:	d08d      	beq.n	8000656 <__aeabi_fadd+0x1de>
 800073a:	2080      	movs	r0, #128	@ 0x80
 800073c:	04c0      	lsls	r0, r0, #19
 800073e:	4306      	orrs	r6, r0
 8000740:	2b1b      	cmp	r3, #27
 8000742:	dd24      	ble.n	800078e <__aeabi_fadd+0x316>
 8000744:	0013      	movs	r3, r2
 8000746:	1d4e      	adds	r6, r1, #5
 8000748:	e6dc      	b.n	8000504 <__aeabi_fadd+0x8c>
 800074a:	464c      	mov	r4, r9
 800074c:	1b8f      	subs	r7, r1, r6
 800074e:	e6f9      	b.n	8000544 <__aeabi_fadd+0xcc>
 8000750:	464c      	mov	r4, r9
 8000752:	000e      	movs	r6, r1
 8000754:	e6d6      	b.n	8000504 <__aeabi_fadd+0x8c>
 8000756:	2e00      	cmp	r6, #0
 8000758:	d149      	bne.n	80007ee <__aeabi_fadd+0x376>
 800075a:	2900      	cmp	r1, #0
 800075c:	d068      	beq.n	8000830 <__aeabi_fadd+0x3b8>
 800075e:	4667      	mov	r7, ip
 8000760:	464c      	mov	r4, r9
 8000762:	e77c      	b.n	800065e <__aeabi_fadd+0x1e6>
 8000764:	1870      	adds	r0, r6, r1
 8000766:	0143      	lsls	r3, r0, #5
 8000768:	d574      	bpl.n	8000854 <__aeabi_fadd+0x3dc>
 800076a:	4930      	ldr	r1, [pc, #192]	@ (800082c <__aeabi_fadd+0x3b4>)
 800076c:	0840      	lsrs	r0, r0, #1
 800076e:	4001      	ands	r1, r0
 8000770:	0743      	lsls	r3, r0, #29
 8000772:	d009      	beq.n	8000788 <__aeabi_fadd+0x310>
 8000774:	230f      	movs	r3, #15
 8000776:	4003      	ands	r3, r0
 8000778:	2b04      	cmp	r3, #4
 800077a:	d005      	beq.n	8000788 <__aeabi_fadd+0x310>
 800077c:	2302      	movs	r3, #2
 800077e:	1d0e      	adds	r6, r1, #4
 8000780:	e6c0      	b.n	8000504 <__aeabi_fadd+0x8c>
 8000782:	2301      	movs	r3, #1
 8000784:	08cf      	lsrs	r7, r1, #3
 8000786:	e6c1      	b.n	800050c <__aeabi_fadd+0x94>
 8000788:	2302      	movs	r3, #2
 800078a:	08cf      	lsrs	r7, r1, #3
 800078c:	e6be      	b.n	800050c <__aeabi_fadd+0x94>
 800078e:	2520      	movs	r5, #32
 8000790:	0030      	movs	r0, r6
 8000792:	40d8      	lsrs	r0, r3
 8000794:	1aeb      	subs	r3, r5, r3
 8000796:	409e      	lsls	r6, r3
 8000798:	0033      	movs	r3, r6
 800079a:	1e5d      	subs	r5, r3, #1
 800079c:	41ab      	sbcs	r3, r5
 800079e:	4303      	orrs	r3, r0
 80007a0:	0015      	movs	r5, r2
 80007a2:	185e      	adds	r6, r3, r1
 80007a4:	e7a0      	b.n	80006e8 <__aeabi_fadd+0x270>
 80007a6:	2900      	cmp	r1, #0
 80007a8:	d100      	bne.n	80007ac <__aeabi_fadd+0x334>
 80007aa:	e765      	b.n	8000678 <__aeabi_fadd+0x200>
 80007ac:	464c      	mov	r4, r9
 80007ae:	4667      	mov	r7, ip
 80007b0:	e6ac      	b.n	800050c <__aeabi_fadd+0x94>
 80007b2:	1b8f      	subs	r7, r1, r6
 80007b4:	017b      	lsls	r3, r7, #5
 80007b6:	d52e      	bpl.n	8000816 <__aeabi_fadd+0x39e>
 80007b8:	01bf      	lsls	r7, r7, #6
 80007ba:	09bf      	lsrs	r7, r7, #6
 80007bc:	0038      	movs	r0, r7
 80007be:	f000 fe3f 	bl	8001440 <__clzsi2>
 80007c2:	003b      	movs	r3, r7
 80007c4:	3805      	subs	r0, #5
 80007c6:	4083      	lsls	r3, r0
 80007c8:	464c      	mov	r4, r9
 80007ca:	3501      	adds	r5, #1
 80007cc:	e710      	b.n	80005f0 <__aeabi_fadd+0x178>
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d100      	bne.n	80007d4 <__aeabi_fadd+0x35c>
 80007d2:	e740      	b.n	8000656 <__aeabi_fadd+0x1de>
 80007d4:	2900      	cmp	r1, #0
 80007d6:	d100      	bne.n	80007da <__aeabi_fadd+0x362>
 80007d8:	e741      	b.n	800065e <__aeabi_fadd+0x1e6>
 80007da:	2380      	movs	r3, #128	@ 0x80
 80007dc:	03db      	lsls	r3, r3, #15
 80007de:	429f      	cmp	r7, r3
 80007e0:	d200      	bcs.n	80007e4 <__aeabi_fadd+0x36c>
 80007e2:	e73c      	b.n	800065e <__aeabi_fadd+0x1e6>
 80007e4:	459c      	cmp	ip, r3
 80007e6:	d300      	bcc.n	80007ea <__aeabi_fadd+0x372>
 80007e8:	e739      	b.n	800065e <__aeabi_fadd+0x1e6>
 80007ea:	4667      	mov	r7, ip
 80007ec:	e737      	b.n	800065e <__aeabi_fadd+0x1e6>
 80007ee:	2900      	cmp	r1, #0
 80007f0:	d100      	bne.n	80007f4 <__aeabi_fadd+0x37c>
 80007f2:	e734      	b.n	800065e <__aeabi_fadd+0x1e6>
 80007f4:	2380      	movs	r3, #128	@ 0x80
 80007f6:	03db      	lsls	r3, r3, #15
 80007f8:	429f      	cmp	r7, r3
 80007fa:	d200      	bcs.n	80007fe <__aeabi_fadd+0x386>
 80007fc:	e72f      	b.n	800065e <__aeabi_fadd+0x1e6>
 80007fe:	459c      	cmp	ip, r3
 8000800:	d300      	bcc.n	8000804 <__aeabi_fadd+0x38c>
 8000802:	e72c      	b.n	800065e <__aeabi_fadd+0x1e6>
 8000804:	464c      	mov	r4, r9
 8000806:	4667      	mov	r7, ip
 8000808:	e729      	b.n	800065e <__aeabi_fadd+0x1e6>
 800080a:	2900      	cmp	r1, #0
 800080c:	d100      	bne.n	8000810 <__aeabi_fadd+0x398>
 800080e:	e734      	b.n	800067a <__aeabi_fadd+0x202>
 8000810:	2300      	movs	r3, #0
 8000812:	08cf      	lsrs	r7, r1, #3
 8000814:	e67a      	b.n	800050c <__aeabi_fadd+0x94>
 8000816:	464c      	mov	r4, r9
 8000818:	2301      	movs	r3, #1
 800081a:	08ff      	lsrs	r7, r7, #3
 800081c:	e676      	b.n	800050c <__aeabi_fadd+0x94>
 800081e:	2f00      	cmp	r7, #0
 8000820:	d100      	bne.n	8000824 <__aeabi_fadd+0x3ac>
 8000822:	e729      	b.n	8000678 <__aeabi_fadd+0x200>
 8000824:	08ff      	lsrs	r7, r7, #3
 8000826:	e671      	b.n	800050c <__aeabi_fadd+0x94>
 8000828:	fbffffff 	.word	0xfbffffff
 800082c:	7dffffff 	.word	0x7dffffff
 8000830:	2280      	movs	r2, #128	@ 0x80
 8000832:	2400      	movs	r4, #0
 8000834:	20ff      	movs	r0, #255	@ 0xff
 8000836:	03d2      	lsls	r2, r2, #15
 8000838:	e69d      	b.n	8000576 <__aeabi_fadd+0xfe>
 800083a:	2300      	movs	r3, #0
 800083c:	e666      	b.n	800050c <__aeabi_fadd+0x94>
 800083e:	2300      	movs	r3, #0
 8000840:	08d7      	lsrs	r7, r2, #3
 8000842:	e663      	b.n	800050c <__aeabi_fadd+0x94>
 8000844:	2001      	movs	r0, #1
 8000846:	0172      	lsls	r2, r6, #5
 8000848:	d500      	bpl.n	800084c <__aeabi_fadd+0x3d4>
 800084a:	e6e7      	b.n	800061c <__aeabi_fadd+0x1a4>
 800084c:	0031      	movs	r1, r6
 800084e:	2300      	movs	r3, #0
 8000850:	08cf      	lsrs	r7, r1, #3
 8000852:	e65b      	b.n	800050c <__aeabi_fadd+0x94>
 8000854:	2301      	movs	r3, #1
 8000856:	08c7      	lsrs	r7, r0, #3
 8000858:	e658      	b.n	800050c <__aeabi_fadd+0x94>
 800085a:	46c0      	nop			@ (mov r8, r8)

0800085c <__aeabi_fdiv>:
 800085c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800085e:	4646      	mov	r6, r8
 8000860:	464f      	mov	r7, r9
 8000862:	46d6      	mov	lr, sl
 8000864:	0245      	lsls	r5, r0, #9
 8000866:	b5c0      	push	{r6, r7, lr}
 8000868:	0fc3      	lsrs	r3, r0, #31
 800086a:	0047      	lsls	r7, r0, #1
 800086c:	4698      	mov	r8, r3
 800086e:	1c0e      	adds	r6, r1, #0
 8000870:	0a6d      	lsrs	r5, r5, #9
 8000872:	0e3f      	lsrs	r7, r7, #24
 8000874:	d05b      	beq.n	800092e <__aeabi_fdiv+0xd2>
 8000876:	2fff      	cmp	r7, #255	@ 0xff
 8000878:	d021      	beq.n	80008be <__aeabi_fdiv+0x62>
 800087a:	2380      	movs	r3, #128	@ 0x80
 800087c:	00ed      	lsls	r5, r5, #3
 800087e:	04db      	lsls	r3, r3, #19
 8000880:	431d      	orrs	r5, r3
 8000882:	2300      	movs	r3, #0
 8000884:	4699      	mov	r9, r3
 8000886:	469a      	mov	sl, r3
 8000888:	3f7f      	subs	r7, #127	@ 0x7f
 800088a:	0274      	lsls	r4, r6, #9
 800088c:	0073      	lsls	r3, r6, #1
 800088e:	0a64      	lsrs	r4, r4, #9
 8000890:	0e1b      	lsrs	r3, r3, #24
 8000892:	0ff6      	lsrs	r6, r6, #31
 8000894:	2b00      	cmp	r3, #0
 8000896:	d020      	beq.n	80008da <__aeabi_fdiv+0x7e>
 8000898:	2bff      	cmp	r3, #255	@ 0xff
 800089a:	d043      	beq.n	8000924 <__aeabi_fdiv+0xc8>
 800089c:	2280      	movs	r2, #128	@ 0x80
 800089e:	2000      	movs	r0, #0
 80008a0:	00e4      	lsls	r4, r4, #3
 80008a2:	04d2      	lsls	r2, r2, #19
 80008a4:	4314      	orrs	r4, r2
 80008a6:	3b7f      	subs	r3, #127	@ 0x7f
 80008a8:	4642      	mov	r2, r8
 80008aa:	1aff      	subs	r7, r7, r3
 80008ac:	464b      	mov	r3, r9
 80008ae:	4072      	eors	r2, r6
 80008b0:	2b0f      	cmp	r3, #15
 80008b2:	d900      	bls.n	80008b6 <__aeabi_fdiv+0x5a>
 80008b4:	e09d      	b.n	80009f2 <__aeabi_fdiv+0x196>
 80008b6:	4971      	ldr	r1, [pc, #452]	@ (8000a7c <__aeabi_fdiv+0x220>)
 80008b8:	009b      	lsls	r3, r3, #2
 80008ba:	58cb      	ldr	r3, [r1, r3]
 80008bc:	469f      	mov	pc, r3
 80008be:	2d00      	cmp	r5, #0
 80008c0:	d15a      	bne.n	8000978 <__aeabi_fdiv+0x11c>
 80008c2:	2308      	movs	r3, #8
 80008c4:	4699      	mov	r9, r3
 80008c6:	3b06      	subs	r3, #6
 80008c8:	0274      	lsls	r4, r6, #9
 80008ca:	469a      	mov	sl, r3
 80008cc:	0073      	lsls	r3, r6, #1
 80008ce:	27ff      	movs	r7, #255	@ 0xff
 80008d0:	0a64      	lsrs	r4, r4, #9
 80008d2:	0e1b      	lsrs	r3, r3, #24
 80008d4:	0ff6      	lsrs	r6, r6, #31
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d1de      	bne.n	8000898 <__aeabi_fdiv+0x3c>
 80008da:	2c00      	cmp	r4, #0
 80008dc:	d13b      	bne.n	8000956 <__aeabi_fdiv+0xfa>
 80008de:	2301      	movs	r3, #1
 80008e0:	4642      	mov	r2, r8
 80008e2:	4649      	mov	r1, r9
 80008e4:	4072      	eors	r2, r6
 80008e6:	4319      	orrs	r1, r3
 80008e8:	290e      	cmp	r1, #14
 80008ea:	d818      	bhi.n	800091e <__aeabi_fdiv+0xc2>
 80008ec:	4864      	ldr	r0, [pc, #400]	@ (8000a80 <__aeabi_fdiv+0x224>)
 80008ee:	0089      	lsls	r1, r1, #2
 80008f0:	5841      	ldr	r1, [r0, r1]
 80008f2:	468f      	mov	pc, r1
 80008f4:	4653      	mov	r3, sl
 80008f6:	2b02      	cmp	r3, #2
 80008f8:	d100      	bne.n	80008fc <__aeabi_fdiv+0xa0>
 80008fa:	e0b8      	b.n	8000a6e <__aeabi_fdiv+0x212>
 80008fc:	2b03      	cmp	r3, #3
 80008fe:	d06e      	beq.n	80009de <__aeabi_fdiv+0x182>
 8000900:	4642      	mov	r2, r8
 8000902:	002c      	movs	r4, r5
 8000904:	2b01      	cmp	r3, #1
 8000906:	d140      	bne.n	800098a <__aeabi_fdiv+0x12e>
 8000908:	2000      	movs	r0, #0
 800090a:	2400      	movs	r4, #0
 800090c:	05c0      	lsls	r0, r0, #23
 800090e:	4320      	orrs	r0, r4
 8000910:	07d2      	lsls	r2, r2, #31
 8000912:	4310      	orrs	r0, r2
 8000914:	bce0      	pop	{r5, r6, r7}
 8000916:	46ba      	mov	sl, r7
 8000918:	46b1      	mov	r9, r6
 800091a:	46a8      	mov	r8, r5
 800091c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800091e:	20ff      	movs	r0, #255	@ 0xff
 8000920:	2400      	movs	r4, #0
 8000922:	e7f3      	b.n	800090c <__aeabi_fdiv+0xb0>
 8000924:	2c00      	cmp	r4, #0
 8000926:	d120      	bne.n	800096a <__aeabi_fdiv+0x10e>
 8000928:	2302      	movs	r3, #2
 800092a:	3fff      	subs	r7, #255	@ 0xff
 800092c:	e7d8      	b.n	80008e0 <__aeabi_fdiv+0x84>
 800092e:	2d00      	cmp	r5, #0
 8000930:	d105      	bne.n	800093e <__aeabi_fdiv+0xe2>
 8000932:	2304      	movs	r3, #4
 8000934:	4699      	mov	r9, r3
 8000936:	3b03      	subs	r3, #3
 8000938:	2700      	movs	r7, #0
 800093a:	469a      	mov	sl, r3
 800093c:	e7a5      	b.n	800088a <__aeabi_fdiv+0x2e>
 800093e:	0028      	movs	r0, r5
 8000940:	f000 fd7e 	bl	8001440 <__clzsi2>
 8000944:	2776      	movs	r7, #118	@ 0x76
 8000946:	1f43      	subs	r3, r0, #5
 8000948:	409d      	lsls	r5, r3
 800094a:	2300      	movs	r3, #0
 800094c:	427f      	negs	r7, r7
 800094e:	4699      	mov	r9, r3
 8000950:	469a      	mov	sl, r3
 8000952:	1a3f      	subs	r7, r7, r0
 8000954:	e799      	b.n	800088a <__aeabi_fdiv+0x2e>
 8000956:	0020      	movs	r0, r4
 8000958:	f000 fd72 	bl	8001440 <__clzsi2>
 800095c:	1f43      	subs	r3, r0, #5
 800095e:	409c      	lsls	r4, r3
 8000960:	2376      	movs	r3, #118	@ 0x76
 8000962:	425b      	negs	r3, r3
 8000964:	1a1b      	subs	r3, r3, r0
 8000966:	2000      	movs	r0, #0
 8000968:	e79e      	b.n	80008a8 <__aeabi_fdiv+0x4c>
 800096a:	2303      	movs	r3, #3
 800096c:	464a      	mov	r2, r9
 800096e:	431a      	orrs	r2, r3
 8000970:	4691      	mov	r9, r2
 8000972:	2003      	movs	r0, #3
 8000974:	33fc      	adds	r3, #252	@ 0xfc
 8000976:	e797      	b.n	80008a8 <__aeabi_fdiv+0x4c>
 8000978:	230c      	movs	r3, #12
 800097a:	4699      	mov	r9, r3
 800097c:	3b09      	subs	r3, #9
 800097e:	27ff      	movs	r7, #255	@ 0xff
 8000980:	469a      	mov	sl, r3
 8000982:	e782      	b.n	800088a <__aeabi_fdiv+0x2e>
 8000984:	2803      	cmp	r0, #3
 8000986:	d02c      	beq.n	80009e2 <__aeabi_fdiv+0x186>
 8000988:	0032      	movs	r2, r6
 800098a:	0038      	movs	r0, r7
 800098c:	307f      	adds	r0, #127	@ 0x7f
 800098e:	2800      	cmp	r0, #0
 8000990:	dd47      	ble.n	8000a22 <__aeabi_fdiv+0x1c6>
 8000992:	0763      	lsls	r3, r4, #29
 8000994:	d004      	beq.n	80009a0 <__aeabi_fdiv+0x144>
 8000996:	230f      	movs	r3, #15
 8000998:	4023      	ands	r3, r4
 800099a:	2b04      	cmp	r3, #4
 800099c:	d000      	beq.n	80009a0 <__aeabi_fdiv+0x144>
 800099e:	3404      	adds	r4, #4
 80009a0:	0123      	lsls	r3, r4, #4
 80009a2:	d503      	bpl.n	80009ac <__aeabi_fdiv+0x150>
 80009a4:	0038      	movs	r0, r7
 80009a6:	4b37      	ldr	r3, [pc, #220]	@ (8000a84 <__aeabi_fdiv+0x228>)
 80009a8:	3080      	adds	r0, #128	@ 0x80
 80009aa:	401c      	ands	r4, r3
 80009ac:	28fe      	cmp	r0, #254	@ 0xfe
 80009ae:	dcb6      	bgt.n	800091e <__aeabi_fdiv+0xc2>
 80009b0:	01a4      	lsls	r4, r4, #6
 80009b2:	0a64      	lsrs	r4, r4, #9
 80009b4:	b2c0      	uxtb	r0, r0
 80009b6:	e7a9      	b.n	800090c <__aeabi_fdiv+0xb0>
 80009b8:	2480      	movs	r4, #128	@ 0x80
 80009ba:	2200      	movs	r2, #0
 80009bc:	20ff      	movs	r0, #255	@ 0xff
 80009be:	03e4      	lsls	r4, r4, #15
 80009c0:	e7a4      	b.n	800090c <__aeabi_fdiv+0xb0>
 80009c2:	2380      	movs	r3, #128	@ 0x80
 80009c4:	03db      	lsls	r3, r3, #15
 80009c6:	421d      	tst	r5, r3
 80009c8:	d001      	beq.n	80009ce <__aeabi_fdiv+0x172>
 80009ca:	421c      	tst	r4, r3
 80009cc:	d00b      	beq.n	80009e6 <__aeabi_fdiv+0x18a>
 80009ce:	2480      	movs	r4, #128	@ 0x80
 80009d0:	03e4      	lsls	r4, r4, #15
 80009d2:	432c      	orrs	r4, r5
 80009d4:	0264      	lsls	r4, r4, #9
 80009d6:	4642      	mov	r2, r8
 80009d8:	20ff      	movs	r0, #255	@ 0xff
 80009da:	0a64      	lsrs	r4, r4, #9
 80009dc:	e796      	b.n	800090c <__aeabi_fdiv+0xb0>
 80009de:	4646      	mov	r6, r8
 80009e0:	002c      	movs	r4, r5
 80009e2:	2380      	movs	r3, #128	@ 0x80
 80009e4:	03db      	lsls	r3, r3, #15
 80009e6:	431c      	orrs	r4, r3
 80009e8:	0264      	lsls	r4, r4, #9
 80009ea:	0032      	movs	r2, r6
 80009ec:	20ff      	movs	r0, #255	@ 0xff
 80009ee:	0a64      	lsrs	r4, r4, #9
 80009f0:	e78c      	b.n	800090c <__aeabi_fdiv+0xb0>
 80009f2:	016d      	lsls	r5, r5, #5
 80009f4:	0160      	lsls	r0, r4, #5
 80009f6:	4285      	cmp	r5, r0
 80009f8:	d22d      	bcs.n	8000a56 <__aeabi_fdiv+0x1fa>
 80009fa:	231b      	movs	r3, #27
 80009fc:	2400      	movs	r4, #0
 80009fe:	3f01      	subs	r7, #1
 8000a00:	2601      	movs	r6, #1
 8000a02:	0029      	movs	r1, r5
 8000a04:	0064      	lsls	r4, r4, #1
 8000a06:	006d      	lsls	r5, r5, #1
 8000a08:	2900      	cmp	r1, #0
 8000a0a:	db01      	blt.n	8000a10 <__aeabi_fdiv+0x1b4>
 8000a0c:	4285      	cmp	r5, r0
 8000a0e:	d301      	bcc.n	8000a14 <__aeabi_fdiv+0x1b8>
 8000a10:	1a2d      	subs	r5, r5, r0
 8000a12:	4334      	orrs	r4, r6
 8000a14:	3b01      	subs	r3, #1
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d1f3      	bne.n	8000a02 <__aeabi_fdiv+0x1a6>
 8000a1a:	1e6b      	subs	r3, r5, #1
 8000a1c:	419d      	sbcs	r5, r3
 8000a1e:	432c      	orrs	r4, r5
 8000a20:	e7b3      	b.n	800098a <__aeabi_fdiv+0x12e>
 8000a22:	2301      	movs	r3, #1
 8000a24:	1a1b      	subs	r3, r3, r0
 8000a26:	2b1b      	cmp	r3, #27
 8000a28:	dd00      	ble.n	8000a2c <__aeabi_fdiv+0x1d0>
 8000a2a:	e76d      	b.n	8000908 <__aeabi_fdiv+0xac>
 8000a2c:	0021      	movs	r1, r4
 8000a2e:	379e      	adds	r7, #158	@ 0x9e
 8000a30:	40d9      	lsrs	r1, r3
 8000a32:	40bc      	lsls	r4, r7
 8000a34:	000b      	movs	r3, r1
 8000a36:	1e61      	subs	r1, r4, #1
 8000a38:	418c      	sbcs	r4, r1
 8000a3a:	4323      	orrs	r3, r4
 8000a3c:	0759      	lsls	r1, r3, #29
 8000a3e:	d004      	beq.n	8000a4a <__aeabi_fdiv+0x1ee>
 8000a40:	210f      	movs	r1, #15
 8000a42:	4019      	ands	r1, r3
 8000a44:	2904      	cmp	r1, #4
 8000a46:	d000      	beq.n	8000a4a <__aeabi_fdiv+0x1ee>
 8000a48:	3304      	adds	r3, #4
 8000a4a:	0159      	lsls	r1, r3, #5
 8000a4c:	d413      	bmi.n	8000a76 <__aeabi_fdiv+0x21a>
 8000a4e:	019b      	lsls	r3, r3, #6
 8000a50:	2000      	movs	r0, #0
 8000a52:	0a5c      	lsrs	r4, r3, #9
 8000a54:	e75a      	b.n	800090c <__aeabi_fdiv+0xb0>
 8000a56:	231a      	movs	r3, #26
 8000a58:	2401      	movs	r4, #1
 8000a5a:	1a2d      	subs	r5, r5, r0
 8000a5c:	e7d0      	b.n	8000a00 <__aeabi_fdiv+0x1a4>
 8000a5e:	1e98      	subs	r0, r3, #2
 8000a60:	4243      	negs	r3, r0
 8000a62:	4158      	adcs	r0, r3
 8000a64:	4240      	negs	r0, r0
 8000a66:	0032      	movs	r2, r6
 8000a68:	2400      	movs	r4, #0
 8000a6a:	b2c0      	uxtb	r0, r0
 8000a6c:	e74e      	b.n	800090c <__aeabi_fdiv+0xb0>
 8000a6e:	4642      	mov	r2, r8
 8000a70:	20ff      	movs	r0, #255	@ 0xff
 8000a72:	2400      	movs	r4, #0
 8000a74:	e74a      	b.n	800090c <__aeabi_fdiv+0xb0>
 8000a76:	2001      	movs	r0, #1
 8000a78:	2400      	movs	r4, #0
 8000a7a:	e747      	b.n	800090c <__aeabi_fdiv+0xb0>
 8000a7c:	08005580 	.word	0x08005580
 8000a80:	080055c0 	.word	0x080055c0
 8000a84:	f7ffffff 	.word	0xf7ffffff

08000a88 <__eqsf2>:
 8000a88:	b570      	push	{r4, r5, r6, lr}
 8000a8a:	0042      	lsls	r2, r0, #1
 8000a8c:	024e      	lsls	r6, r1, #9
 8000a8e:	004c      	lsls	r4, r1, #1
 8000a90:	0245      	lsls	r5, r0, #9
 8000a92:	0a6d      	lsrs	r5, r5, #9
 8000a94:	0e12      	lsrs	r2, r2, #24
 8000a96:	0fc3      	lsrs	r3, r0, #31
 8000a98:	0a76      	lsrs	r6, r6, #9
 8000a9a:	0e24      	lsrs	r4, r4, #24
 8000a9c:	0fc9      	lsrs	r1, r1, #31
 8000a9e:	2aff      	cmp	r2, #255	@ 0xff
 8000aa0:	d010      	beq.n	8000ac4 <__eqsf2+0x3c>
 8000aa2:	2cff      	cmp	r4, #255	@ 0xff
 8000aa4:	d00c      	beq.n	8000ac0 <__eqsf2+0x38>
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d10a      	bne.n	8000ac2 <__eqsf2+0x3a>
 8000aac:	42b5      	cmp	r5, r6
 8000aae:	d108      	bne.n	8000ac2 <__eqsf2+0x3a>
 8000ab0:	428b      	cmp	r3, r1
 8000ab2:	d00f      	beq.n	8000ad4 <__eqsf2+0x4c>
 8000ab4:	2a00      	cmp	r2, #0
 8000ab6:	d104      	bne.n	8000ac2 <__eqsf2+0x3a>
 8000ab8:	0028      	movs	r0, r5
 8000aba:	1e43      	subs	r3, r0, #1
 8000abc:	4198      	sbcs	r0, r3
 8000abe:	e000      	b.n	8000ac2 <__eqsf2+0x3a>
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	bd70      	pop	{r4, r5, r6, pc}
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	2cff      	cmp	r4, #255	@ 0xff
 8000ac8:	d1fb      	bne.n	8000ac2 <__eqsf2+0x3a>
 8000aca:	4335      	orrs	r5, r6
 8000acc:	d1f9      	bne.n	8000ac2 <__eqsf2+0x3a>
 8000ace:	404b      	eors	r3, r1
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	e7f6      	b.n	8000ac2 <__eqsf2+0x3a>
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	e7f4      	b.n	8000ac2 <__eqsf2+0x3a>

08000ad8 <__gesf2>:
 8000ad8:	b530      	push	{r4, r5, lr}
 8000ada:	0042      	lsls	r2, r0, #1
 8000adc:	0244      	lsls	r4, r0, #9
 8000ade:	024d      	lsls	r5, r1, #9
 8000ae0:	0fc3      	lsrs	r3, r0, #31
 8000ae2:	0048      	lsls	r0, r1, #1
 8000ae4:	0a64      	lsrs	r4, r4, #9
 8000ae6:	0e12      	lsrs	r2, r2, #24
 8000ae8:	0a6d      	lsrs	r5, r5, #9
 8000aea:	0e00      	lsrs	r0, r0, #24
 8000aec:	0fc9      	lsrs	r1, r1, #31
 8000aee:	2aff      	cmp	r2, #255	@ 0xff
 8000af0:	d018      	beq.n	8000b24 <__gesf2+0x4c>
 8000af2:	28ff      	cmp	r0, #255	@ 0xff
 8000af4:	d00a      	beq.n	8000b0c <__gesf2+0x34>
 8000af6:	2a00      	cmp	r2, #0
 8000af8:	d11e      	bne.n	8000b38 <__gesf2+0x60>
 8000afa:	2800      	cmp	r0, #0
 8000afc:	d10a      	bne.n	8000b14 <__gesf2+0x3c>
 8000afe:	2d00      	cmp	r5, #0
 8000b00:	d029      	beq.n	8000b56 <__gesf2+0x7e>
 8000b02:	2c00      	cmp	r4, #0
 8000b04:	d12d      	bne.n	8000b62 <__gesf2+0x8a>
 8000b06:	0048      	lsls	r0, r1, #1
 8000b08:	3801      	subs	r0, #1
 8000b0a:	bd30      	pop	{r4, r5, pc}
 8000b0c:	2d00      	cmp	r5, #0
 8000b0e:	d125      	bne.n	8000b5c <__gesf2+0x84>
 8000b10:	2a00      	cmp	r2, #0
 8000b12:	d101      	bne.n	8000b18 <__gesf2+0x40>
 8000b14:	2c00      	cmp	r4, #0
 8000b16:	d0f6      	beq.n	8000b06 <__gesf2+0x2e>
 8000b18:	428b      	cmp	r3, r1
 8000b1a:	d019      	beq.n	8000b50 <__gesf2+0x78>
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	425b      	negs	r3, r3
 8000b20:	4318      	orrs	r0, r3
 8000b22:	e7f2      	b.n	8000b0a <__gesf2+0x32>
 8000b24:	2c00      	cmp	r4, #0
 8000b26:	d119      	bne.n	8000b5c <__gesf2+0x84>
 8000b28:	28ff      	cmp	r0, #255	@ 0xff
 8000b2a:	d1f7      	bne.n	8000b1c <__gesf2+0x44>
 8000b2c:	2d00      	cmp	r5, #0
 8000b2e:	d115      	bne.n	8000b5c <__gesf2+0x84>
 8000b30:	2000      	movs	r0, #0
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d1f2      	bne.n	8000b1c <__gesf2+0x44>
 8000b36:	e7e8      	b.n	8000b0a <__gesf2+0x32>
 8000b38:	2800      	cmp	r0, #0
 8000b3a:	d0ef      	beq.n	8000b1c <__gesf2+0x44>
 8000b3c:	428b      	cmp	r3, r1
 8000b3e:	d1ed      	bne.n	8000b1c <__gesf2+0x44>
 8000b40:	4282      	cmp	r2, r0
 8000b42:	dceb      	bgt.n	8000b1c <__gesf2+0x44>
 8000b44:	db04      	blt.n	8000b50 <__gesf2+0x78>
 8000b46:	42ac      	cmp	r4, r5
 8000b48:	d8e8      	bhi.n	8000b1c <__gesf2+0x44>
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	42ac      	cmp	r4, r5
 8000b4e:	d2dc      	bcs.n	8000b0a <__gesf2+0x32>
 8000b50:	0058      	lsls	r0, r3, #1
 8000b52:	3801      	subs	r0, #1
 8000b54:	e7d9      	b.n	8000b0a <__gesf2+0x32>
 8000b56:	2c00      	cmp	r4, #0
 8000b58:	d0d7      	beq.n	8000b0a <__gesf2+0x32>
 8000b5a:	e7df      	b.n	8000b1c <__gesf2+0x44>
 8000b5c:	2002      	movs	r0, #2
 8000b5e:	4240      	negs	r0, r0
 8000b60:	e7d3      	b.n	8000b0a <__gesf2+0x32>
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d1da      	bne.n	8000b1c <__gesf2+0x44>
 8000b66:	e7ee      	b.n	8000b46 <__gesf2+0x6e>

08000b68 <__lesf2>:
 8000b68:	b530      	push	{r4, r5, lr}
 8000b6a:	0042      	lsls	r2, r0, #1
 8000b6c:	0244      	lsls	r4, r0, #9
 8000b6e:	024d      	lsls	r5, r1, #9
 8000b70:	0fc3      	lsrs	r3, r0, #31
 8000b72:	0048      	lsls	r0, r1, #1
 8000b74:	0a64      	lsrs	r4, r4, #9
 8000b76:	0e12      	lsrs	r2, r2, #24
 8000b78:	0a6d      	lsrs	r5, r5, #9
 8000b7a:	0e00      	lsrs	r0, r0, #24
 8000b7c:	0fc9      	lsrs	r1, r1, #31
 8000b7e:	2aff      	cmp	r2, #255	@ 0xff
 8000b80:	d017      	beq.n	8000bb2 <__lesf2+0x4a>
 8000b82:	28ff      	cmp	r0, #255	@ 0xff
 8000b84:	d00a      	beq.n	8000b9c <__lesf2+0x34>
 8000b86:	2a00      	cmp	r2, #0
 8000b88:	d11b      	bne.n	8000bc2 <__lesf2+0x5a>
 8000b8a:	2800      	cmp	r0, #0
 8000b8c:	d10a      	bne.n	8000ba4 <__lesf2+0x3c>
 8000b8e:	2d00      	cmp	r5, #0
 8000b90:	d01d      	beq.n	8000bce <__lesf2+0x66>
 8000b92:	2c00      	cmp	r4, #0
 8000b94:	d12d      	bne.n	8000bf2 <__lesf2+0x8a>
 8000b96:	0048      	lsls	r0, r1, #1
 8000b98:	3801      	subs	r0, #1
 8000b9a:	e011      	b.n	8000bc0 <__lesf2+0x58>
 8000b9c:	2d00      	cmp	r5, #0
 8000b9e:	d10e      	bne.n	8000bbe <__lesf2+0x56>
 8000ba0:	2a00      	cmp	r2, #0
 8000ba2:	d101      	bne.n	8000ba8 <__lesf2+0x40>
 8000ba4:	2c00      	cmp	r4, #0
 8000ba6:	d0f6      	beq.n	8000b96 <__lesf2+0x2e>
 8000ba8:	428b      	cmp	r3, r1
 8000baa:	d10c      	bne.n	8000bc6 <__lesf2+0x5e>
 8000bac:	0058      	lsls	r0, r3, #1
 8000bae:	3801      	subs	r0, #1
 8000bb0:	e006      	b.n	8000bc0 <__lesf2+0x58>
 8000bb2:	2c00      	cmp	r4, #0
 8000bb4:	d103      	bne.n	8000bbe <__lesf2+0x56>
 8000bb6:	28ff      	cmp	r0, #255	@ 0xff
 8000bb8:	d105      	bne.n	8000bc6 <__lesf2+0x5e>
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	d015      	beq.n	8000bea <__lesf2+0x82>
 8000bbe:	2002      	movs	r0, #2
 8000bc0:	bd30      	pop	{r4, r5, pc}
 8000bc2:	2800      	cmp	r0, #0
 8000bc4:	d106      	bne.n	8000bd4 <__lesf2+0x6c>
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	425b      	negs	r3, r3
 8000bca:	4318      	orrs	r0, r3
 8000bcc:	e7f8      	b.n	8000bc0 <__lesf2+0x58>
 8000bce:	2c00      	cmp	r4, #0
 8000bd0:	d0f6      	beq.n	8000bc0 <__lesf2+0x58>
 8000bd2:	e7f8      	b.n	8000bc6 <__lesf2+0x5e>
 8000bd4:	428b      	cmp	r3, r1
 8000bd6:	d1f6      	bne.n	8000bc6 <__lesf2+0x5e>
 8000bd8:	4282      	cmp	r2, r0
 8000bda:	dcf4      	bgt.n	8000bc6 <__lesf2+0x5e>
 8000bdc:	dbe6      	blt.n	8000bac <__lesf2+0x44>
 8000bde:	42ac      	cmp	r4, r5
 8000be0:	d8f1      	bhi.n	8000bc6 <__lesf2+0x5e>
 8000be2:	2000      	movs	r0, #0
 8000be4:	42ac      	cmp	r4, r5
 8000be6:	d2eb      	bcs.n	8000bc0 <__lesf2+0x58>
 8000be8:	e7e0      	b.n	8000bac <__lesf2+0x44>
 8000bea:	2000      	movs	r0, #0
 8000bec:	428b      	cmp	r3, r1
 8000bee:	d1ea      	bne.n	8000bc6 <__lesf2+0x5e>
 8000bf0:	e7e6      	b.n	8000bc0 <__lesf2+0x58>
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d1e7      	bne.n	8000bc6 <__lesf2+0x5e>
 8000bf6:	e7f2      	b.n	8000bde <__lesf2+0x76>

08000bf8 <__aeabi_fmul>:
 8000bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bfa:	464f      	mov	r7, r9
 8000bfc:	4646      	mov	r6, r8
 8000bfe:	46d6      	mov	lr, sl
 8000c00:	0044      	lsls	r4, r0, #1
 8000c02:	b5c0      	push	{r6, r7, lr}
 8000c04:	0246      	lsls	r6, r0, #9
 8000c06:	1c0f      	adds	r7, r1, #0
 8000c08:	0a76      	lsrs	r6, r6, #9
 8000c0a:	0e24      	lsrs	r4, r4, #24
 8000c0c:	0fc5      	lsrs	r5, r0, #31
 8000c0e:	2c00      	cmp	r4, #0
 8000c10:	d100      	bne.n	8000c14 <__aeabi_fmul+0x1c>
 8000c12:	e0da      	b.n	8000dca <__aeabi_fmul+0x1d2>
 8000c14:	2cff      	cmp	r4, #255	@ 0xff
 8000c16:	d074      	beq.n	8000d02 <__aeabi_fmul+0x10a>
 8000c18:	2380      	movs	r3, #128	@ 0x80
 8000c1a:	00f6      	lsls	r6, r6, #3
 8000c1c:	04db      	lsls	r3, r3, #19
 8000c1e:	431e      	orrs	r6, r3
 8000c20:	2300      	movs	r3, #0
 8000c22:	4699      	mov	r9, r3
 8000c24:	469a      	mov	sl, r3
 8000c26:	3c7f      	subs	r4, #127	@ 0x7f
 8000c28:	027b      	lsls	r3, r7, #9
 8000c2a:	0a5b      	lsrs	r3, r3, #9
 8000c2c:	4698      	mov	r8, r3
 8000c2e:	007b      	lsls	r3, r7, #1
 8000c30:	0e1b      	lsrs	r3, r3, #24
 8000c32:	0fff      	lsrs	r7, r7, #31
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d074      	beq.n	8000d22 <__aeabi_fmul+0x12a>
 8000c38:	2bff      	cmp	r3, #255	@ 0xff
 8000c3a:	d100      	bne.n	8000c3e <__aeabi_fmul+0x46>
 8000c3c:	e08e      	b.n	8000d5c <__aeabi_fmul+0x164>
 8000c3e:	4642      	mov	r2, r8
 8000c40:	2180      	movs	r1, #128	@ 0x80
 8000c42:	00d2      	lsls	r2, r2, #3
 8000c44:	04c9      	lsls	r1, r1, #19
 8000c46:	4311      	orrs	r1, r2
 8000c48:	3b7f      	subs	r3, #127	@ 0x7f
 8000c4a:	002a      	movs	r2, r5
 8000c4c:	18e4      	adds	r4, r4, r3
 8000c4e:	464b      	mov	r3, r9
 8000c50:	407a      	eors	r2, r7
 8000c52:	4688      	mov	r8, r1
 8000c54:	b2d2      	uxtb	r2, r2
 8000c56:	2b0a      	cmp	r3, #10
 8000c58:	dc75      	bgt.n	8000d46 <__aeabi_fmul+0x14e>
 8000c5a:	464b      	mov	r3, r9
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	2b02      	cmp	r3, #2
 8000c60:	dd0f      	ble.n	8000c82 <__aeabi_fmul+0x8a>
 8000c62:	4649      	mov	r1, r9
 8000c64:	2301      	movs	r3, #1
 8000c66:	408b      	lsls	r3, r1
 8000c68:	21a6      	movs	r1, #166	@ 0xa6
 8000c6a:	00c9      	lsls	r1, r1, #3
 8000c6c:	420b      	tst	r3, r1
 8000c6e:	d169      	bne.n	8000d44 <__aeabi_fmul+0x14c>
 8000c70:	2190      	movs	r1, #144	@ 0x90
 8000c72:	0089      	lsls	r1, r1, #2
 8000c74:	420b      	tst	r3, r1
 8000c76:	d000      	beq.n	8000c7a <__aeabi_fmul+0x82>
 8000c78:	e100      	b.n	8000e7c <__aeabi_fmul+0x284>
 8000c7a:	2188      	movs	r1, #136	@ 0x88
 8000c7c:	4219      	tst	r1, r3
 8000c7e:	d000      	beq.n	8000c82 <__aeabi_fmul+0x8a>
 8000c80:	e0f5      	b.n	8000e6e <__aeabi_fmul+0x276>
 8000c82:	4641      	mov	r1, r8
 8000c84:	0409      	lsls	r1, r1, #16
 8000c86:	0c09      	lsrs	r1, r1, #16
 8000c88:	4643      	mov	r3, r8
 8000c8a:	0008      	movs	r0, r1
 8000c8c:	0c35      	lsrs	r5, r6, #16
 8000c8e:	0436      	lsls	r6, r6, #16
 8000c90:	0c1b      	lsrs	r3, r3, #16
 8000c92:	0c36      	lsrs	r6, r6, #16
 8000c94:	4370      	muls	r0, r6
 8000c96:	4369      	muls	r1, r5
 8000c98:	435e      	muls	r6, r3
 8000c9a:	435d      	muls	r5, r3
 8000c9c:	1876      	adds	r6, r6, r1
 8000c9e:	0c03      	lsrs	r3, r0, #16
 8000ca0:	199b      	adds	r3, r3, r6
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	d903      	bls.n	8000cae <__aeabi_fmul+0xb6>
 8000ca6:	2180      	movs	r1, #128	@ 0x80
 8000ca8:	0249      	lsls	r1, r1, #9
 8000caa:	468c      	mov	ip, r1
 8000cac:	4465      	add	r5, ip
 8000cae:	0400      	lsls	r0, r0, #16
 8000cb0:	0419      	lsls	r1, r3, #16
 8000cb2:	0c00      	lsrs	r0, r0, #16
 8000cb4:	1809      	adds	r1, r1, r0
 8000cb6:	018e      	lsls	r6, r1, #6
 8000cb8:	1e70      	subs	r0, r6, #1
 8000cba:	4186      	sbcs	r6, r0
 8000cbc:	0c1b      	lsrs	r3, r3, #16
 8000cbe:	0e89      	lsrs	r1, r1, #26
 8000cc0:	195b      	adds	r3, r3, r5
 8000cc2:	430e      	orrs	r6, r1
 8000cc4:	019b      	lsls	r3, r3, #6
 8000cc6:	431e      	orrs	r6, r3
 8000cc8:	011b      	lsls	r3, r3, #4
 8000cca:	d46c      	bmi.n	8000da6 <__aeabi_fmul+0x1ae>
 8000ccc:	0023      	movs	r3, r4
 8000cce:	337f      	adds	r3, #127	@ 0x7f
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	dc00      	bgt.n	8000cd6 <__aeabi_fmul+0xde>
 8000cd4:	e0b1      	b.n	8000e3a <__aeabi_fmul+0x242>
 8000cd6:	0015      	movs	r5, r2
 8000cd8:	0771      	lsls	r1, r6, #29
 8000cda:	d00b      	beq.n	8000cf4 <__aeabi_fmul+0xfc>
 8000cdc:	200f      	movs	r0, #15
 8000cde:	0021      	movs	r1, r4
 8000ce0:	4030      	ands	r0, r6
 8000ce2:	2804      	cmp	r0, #4
 8000ce4:	d006      	beq.n	8000cf4 <__aeabi_fmul+0xfc>
 8000ce6:	3604      	adds	r6, #4
 8000ce8:	0132      	lsls	r2, r6, #4
 8000cea:	d503      	bpl.n	8000cf4 <__aeabi_fmul+0xfc>
 8000cec:	4b6e      	ldr	r3, [pc, #440]	@ (8000ea8 <__aeabi_fmul+0x2b0>)
 8000cee:	401e      	ands	r6, r3
 8000cf0:	000b      	movs	r3, r1
 8000cf2:	3380      	adds	r3, #128	@ 0x80
 8000cf4:	2bfe      	cmp	r3, #254	@ 0xfe
 8000cf6:	dd00      	ble.n	8000cfa <__aeabi_fmul+0x102>
 8000cf8:	e0bd      	b.n	8000e76 <__aeabi_fmul+0x27e>
 8000cfa:	01b2      	lsls	r2, r6, #6
 8000cfc:	0a52      	lsrs	r2, r2, #9
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	e048      	b.n	8000d94 <__aeabi_fmul+0x19c>
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	d000      	beq.n	8000d08 <__aeabi_fmul+0x110>
 8000d06:	e092      	b.n	8000e2e <__aeabi_fmul+0x236>
 8000d08:	2308      	movs	r3, #8
 8000d0a:	4699      	mov	r9, r3
 8000d0c:	3b06      	subs	r3, #6
 8000d0e:	469a      	mov	sl, r3
 8000d10:	027b      	lsls	r3, r7, #9
 8000d12:	0a5b      	lsrs	r3, r3, #9
 8000d14:	4698      	mov	r8, r3
 8000d16:	007b      	lsls	r3, r7, #1
 8000d18:	24ff      	movs	r4, #255	@ 0xff
 8000d1a:	0e1b      	lsrs	r3, r3, #24
 8000d1c:	0fff      	lsrs	r7, r7, #31
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d18a      	bne.n	8000c38 <__aeabi_fmul+0x40>
 8000d22:	4642      	mov	r2, r8
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	d164      	bne.n	8000df2 <__aeabi_fmul+0x1fa>
 8000d28:	4649      	mov	r1, r9
 8000d2a:	3201      	adds	r2, #1
 8000d2c:	4311      	orrs	r1, r2
 8000d2e:	4689      	mov	r9, r1
 8000d30:	290a      	cmp	r1, #10
 8000d32:	dc08      	bgt.n	8000d46 <__aeabi_fmul+0x14e>
 8000d34:	407d      	eors	r5, r7
 8000d36:	2001      	movs	r0, #1
 8000d38:	b2ea      	uxtb	r2, r5
 8000d3a:	2902      	cmp	r1, #2
 8000d3c:	dc91      	bgt.n	8000c62 <__aeabi_fmul+0x6a>
 8000d3e:	0015      	movs	r5, r2
 8000d40:	2200      	movs	r2, #0
 8000d42:	e027      	b.n	8000d94 <__aeabi_fmul+0x19c>
 8000d44:	0015      	movs	r5, r2
 8000d46:	4653      	mov	r3, sl
 8000d48:	2b02      	cmp	r3, #2
 8000d4a:	d100      	bne.n	8000d4e <__aeabi_fmul+0x156>
 8000d4c:	e093      	b.n	8000e76 <__aeabi_fmul+0x27e>
 8000d4e:	2b03      	cmp	r3, #3
 8000d50:	d01a      	beq.n	8000d88 <__aeabi_fmul+0x190>
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d12c      	bne.n	8000db0 <__aeabi_fmul+0x1b8>
 8000d56:	2300      	movs	r3, #0
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e01b      	b.n	8000d94 <__aeabi_fmul+0x19c>
 8000d5c:	4643      	mov	r3, r8
 8000d5e:	34ff      	adds	r4, #255	@ 0xff
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d055      	beq.n	8000e10 <__aeabi_fmul+0x218>
 8000d64:	2103      	movs	r1, #3
 8000d66:	464b      	mov	r3, r9
 8000d68:	430b      	orrs	r3, r1
 8000d6a:	0019      	movs	r1, r3
 8000d6c:	2b0a      	cmp	r3, #10
 8000d6e:	dc00      	bgt.n	8000d72 <__aeabi_fmul+0x17a>
 8000d70:	e092      	b.n	8000e98 <__aeabi_fmul+0x2a0>
 8000d72:	2b0f      	cmp	r3, #15
 8000d74:	d000      	beq.n	8000d78 <__aeabi_fmul+0x180>
 8000d76:	e08c      	b.n	8000e92 <__aeabi_fmul+0x29a>
 8000d78:	2280      	movs	r2, #128	@ 0x80
 8000d7a:	03d2      	lsls	r2, r2, #15
 8000d7c:	4216      	tst	r6, r2
 8000d7e:	d003      	beq.n	8000d88 <__aeabi_fmul+0x190>
 8000d80:	4643      	mov	r3, r8
 8000d82:	4213      	tst	r3, r2
 8000d84:	d100      	bne.n	8000d88 <__aeabi_fmul+0x190>
 8000d86:	e07d      	b.n	8000e84 <__aeabi_fmul+0x28c>
 8000d88:	2280      	movs	r2, #128	@ 0x80
 8000d8a:	03d2      	lsls	r2, r2, #15
 8000d8c:	4332      	orrs	r2, r6
 8000d8e:	0252      	lsls	r2, r2, #9
 8000d90:	0a52      	lsrs	r2, r2, #9
 8000d92:	23ff      	movs	r3, #255	@ 0xff
 8000d94:	05d8      	lsls	r0, r3, #23
 8000d96:	07ed      	lsls	r5, r5, #31
 8000d98:	4310      	orrs	r0, r2
 8000d9a:	4328      	orrs	r0, r5
 8000d9c:	bce0      	pop	{r5, r6, r7}
 8000d9e:	46ba      	mov	sl, r7
 8000da0:	46b1      	mov	r9, r6
 8000da2:	46a8      	mov	r8, r5
 8000da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000da6:	2301      	movs	r3, #1
 8000da8:	0015      	movs	r5, r2
 8000daa:	0871      	lsrs	r1, r6, #1
 8000dac:	401e      	ands	r6, r3
 8000dae:	430e      	orrs	r6, r1
 8000db0:	0023      	movs	r3, r4
 8000db2:	3380      	adds	r3, #128	@ 0x80
 8000db4:	1c61      	adds	r1, r4, #1
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	dd41      	ble.n	8000e3e <__aeabi_fmul+0x246>
 8000dba:	0772      	lsls	r2, r6, #29
 8000dbc:	d094      	beq.n	8000ce8 <__aeabi_fmul+0xf0>
 8000dbe:	220f      	movs	r2, #15
 8000dc0:	4032      	ands	r2, r6
 8000dc2:	2a04      	cmp	r2, #4
 8000dc4:	d000      	beq.n	8000dc8 <__aeabi_fmul+0x1d0>
 8000dc6:	e78e      	b.n	8000ce6 <__aeabi_fmul+0xee>
 8000dc8:	e78e      	b.n	8000ce8 <__aeabi_fmul+0xf0>
 8000dca:	2e00      	cmp	r6, #0
 8000dcc:	d105      	bne.n	8000dda <__aeabi_fmul+0x1e2>
 8000dce:	2304      	movs	r3, #4
 8000dd0:	4699      	mov	r9, r3
 8000dd2:	3b03      	subs	r3, #3
 8000dd4:	2400      	movs	r4, #0
 8000dd6:	469a      	mov	sl, r3
 8000dd8:	e726      	b.n	8000c28 <__aeabi_fmul+0x30>
 8000dda:	0030      	movs	r0, r6
 8000ddc:	f000 fb30 	bl	8001440 <__clzsi2>
 8000de0:	2476      	movs	r4, #118	@ 0x76
 8000de2:	1f43      	subs	r3, r0, #5
 8000de4:	409e      	lsls	r6, r3
 8000de6:	2300      	movs	r3, #0
 8000de8:	4264      	negs	r4, r4
 8000dea:	4699      	mov	r9, r3
 8000dec:	469a      	mov	sl, r3
 8000dee:	1a24      	subs	r4, r4, r0
 8000df0:	e71a      	b.n	8000c28 <__aeabi_fmul+0x30>
 8000df2:	4640      	mov	r0, r8
 8000df4:	f000 fb24 	bl	8001440 <__clzsi2>
 8000df8:	464b      	mov	r3, r9
 8000dfa:	1a24      	subs	r4, r4, r0
 8000dfc:	3c76      	subs	r4, #118	@ 0x76
 8000dfe:	2b0a      	cmp	r3, #10
 8000e00:	dca1      	bgt.n	8000d46 <__aeabi_fmul+0x14e>
 8000e02:	4643      	mov	r3, r8
 8000e04:	3805      	subs	r0, #5
 8000e06:	4083      	lsls	r3, r0
 8000e08:	407d      	eors	r5, r7
 8000e0a:	4698      	mov	r8, r3
 8000e0c:	b2ea      	uxtb	r2, r5
 8000e0e:	e724      	b.n	8000c5a <__aeabi_fmul+0x62>
 8000e10:	464a      	mov	r2, r9
 8000e12:	3302      	adds	r3, #2
 8000e14:	4313      	orrs	r3, r2
 8000e16:	002a      	movs	r2, r5
 8000e18:	407a      	eors	r2, r7
 8000e1a:	b2d2      	uxtb	r2, r2
 8000e1c:	2b0a      	cmp	r3, #10
 8000e1e:	dc92      	bgt.n	8000d46 <__aeabi_fmul+0x14e>
 8000e20:	4649      	mov	r1, r9
 8000e22:	0015      	movs	r5, r2
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d026      	beq.n	8000e76 <__aeabi_fmul+0x27e>
 8000e28:	4699      	mov	r9, r3
 8000e2a:	2002      	movs	r0, #2
 8000e2c:	e719      	b.n	8000c62 <__aeabi_fmul+0x6a>
 8000e2e:	230c      	movs	r3, #12
 8000e30:	4699      	mov	r9, r3
 8000e32:	3b09      	subs	r3, #9
 8000e34:	24ff      	movs	r4, #255	@ 0xff
 8000e36:	469a      	mov	sl, r3
 8000e38:	e6f6      	b.n	8000c28 <__aeabi_fmul+0x30>
 8000e3a:	0015      	movs	r5, r2
 8000e3c:	0021      	movs	r1, r4
 8000e3e:	2201      	movs	r2, #1
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	2b1b      	cmp	r3, #27
 8000e44:	dd00      	ble.n	8000e48 <__aeabi_fmul+0x250>
 8000e46:	e786      	b.n	8000d56 <__aeabi_fmul+0x15e>
 8000e48:	319e      	adds	r1, #158	@ 0x9e
 8000e4a:	0032      	movs	r2, r6
 8000e4c:	408e      	lsls	r6, r1
 8000e4e:	40da      	lsrs	r2, r3
 8000e50:	1e73      	subs	r3, r6, #1
 8000e52:	419e      	sbcs	r6, r3
 8000e54:	4332      	orrs	r2, r6
 8000e56:	0753      	lsls	r3, r2, #29
 8000e58:	d004      	beq.n	8000e64 <__aeabi_fmul+0x26c>
 8000e5a:	230f      	movs	r3, #15
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	d000      	beq.n	8000e64 <__aeabi_fmul+0x26c>
 8000e62:	3204      	adds	r2, #4
 8000e64:	0153      	lsls	r3, r2, #5
 8000e66:	d510      	bpl.n	8000e8a <__aeabi_fmul+0x292>
 8000e68:	2301      	movs	r3, #1
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	e792      	b.n	8000d94 <__aeabi_fmul+0x19c>
 8000e6e:	003d      	movs	r5, r7
 8000e70:	4646      	mov	r6, r8
 8000e72:	4682      	mov	sl, r0
 8000e74:	e767      	b.n	8000d46 <__aeabi_fmul+0x14e>
 8000e76:	23ff      	movs	r3, #255	@ 0xff
 8000e78:	2200      	movs	r2, #0
 8000e7a:	e78b      	b.n	8000d94 <__aeabi_fmul+0x19c>
 8000e7c:	2280      	movs	r2, #128	@ 0x80
 8000e7e:	2500      	movs	r5, #0
 8000e80:	03d2      	lsls	r2, r2, #15
 8000e82:	e786      	b.n	8000d92 <__aeabi_fmul+0x19a>
 8000e84:	003d      	movs	r5, r7
 8000e86:	431a      	orrs	r2, r3
 8000e88:	e783      	b.n	8000d92 <__aeabi_fmul+0x19a>
 8000e8a:	0192      	lsls	r2, r2, #6
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	0a52      	lsrs	r2, r2, #9
 8000e90:	e780      	b.n	8000d94 <__aeabi_fmul+0x19c>
 8000e92:	003d      	movs	r5, r7
 8000e94:	4646      	mov	r6, r8
 8000e96:	e777      	b.n	8000d88 <__aeabi_fmul+0x190>
 8000e98:	002a      	movs	r2, r5
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	407a      	eors	r2, r7
 8000e9e:	408b      	lsls	r3, r1
 8000ea0:	2003      	movs	r0, #3
 8000ea2:	b2d2      	uxtb	r2, r2
 8000ea4:	e6e9      	b.n	8000c7a <__aeabi_fmul+0x82>
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	f7ffffff 	.word	0xf7ffffff

08000eac <__aeabi_fsub>:
 8000eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eae:	4647      	mov	r7, r8
 8000eb0:	46ce      	mov	lr, r9
 8000eb2:	0243      	lsls	r3, r0, #9
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	0a5f      	lsrs	r7, r3, #9
 8000eb8:	099b      	lsrs	r3, r3, #6
 8000eba:	0045      	lsls	r5, r0, #1
 8000ebc:	004a      	lsls	r2, r1, #1
 8000ebe:	469c      	mov	ip, r3
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	0fc4      	lsrs	r4, r0, #31
 8000ec4:	0fce      	lsrs	r6, r1, #31
 8000ec6:	0e2d      	lsrs	r5, r5, #24
 8000ec8:	0a58      	lsrs	r0, r3, #9
 8000eca:	0e12      	lsrs	r2, r2, #24
 8000ecc:	0999      	lsrs	r1, r3, #6
 8000ece:	2aff      	cmp	r2, #255	@ 0xff
 8000ed0:	d06b      	beq.n	8000faa <__aeabi_fsub+0xfe>
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	405e      	eors	r6, r3
 8000ed6:	1aab      	subs	r3, r5, r2
 8000ed8:	42b4      	cmp	r4, r6
 8000eda:	d04b      	beq.n	8000f74 <__aeabi_fsub+0xc8>
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	dc00      	bgt.n	8000ee2 <__aeabi_fsub+0x36>
 8000ee0:	e0ff      	b.n	80010e2 <__aeabi_fsub+0x236>
 8000ee2:	2a00      	cmp	r2, #0
 8000ee4:	d100      	bne.n	8000ee8 <__aeabi_fsub+0x3c>
 8000ee6:	e088      	b.n	8000ffa <__aeabi_fsub+0x14e>
 8000ee8:	2dff      	cmp	r5, #255	@ 0xff
 8000eea:	d100      	bne.n	8000eee <__aeabi_fsub+0x42>
 8000eec:	e0ef      	b.n	80010ce <__aeabi_fsub+0x222>
 8000eee:	2280      	movs	r2, #128	@ 0x80
 8000ef0:	04d2      	lsls	r2, r2, #19
 8000ef2:	4311      	orrs	r1, r2
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	2b1b      	cmp	r3, #27
 8000ef8:	dc08      	bgt.n	8000f0c <__aeabi_fsub+0x60>
 8000efa:	0008      	movs	r0, r1
 8000efc:	2220      	movs	r2, #32
 8000efe:	40d8      	lsrs	r0, r3
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	4099      	lsls	r1, r3
 8000f04:	000b      	movs	r3, r1
 8000f06:	1e5a      	subs	r2, r3, #1
 8000f08:	4193      	sbcs	r3, r2
 8000f0a:	4318      	orrs	r0, r3
 8000f0c:	4663      	mov	r3, ip
 8000f0e:	1a1b      	subs	r3, r3, r0
 8000f10:	469c      	mov	ip, r3
 8000f12:	4663      	mov	r3, ip
 8000f14:	015b      	lsls	r3, r3, #5
 8000f16:	d400      	bmi.n	8000f1a <__aeabi_fsub+0x6e>
 8000f18:	e0cd      	b.n	80010b6 <__aeabi_fsub+0x20a>
 8000f1a:	4663      	mov	r3, ip
 8000f1c:	019f      	lsls	r7, r3, #6
 8000f1e:	09bf      	lsrs	r7, r7, #6
 8000f20:	0038      	movs	r0, r7
 8000f22:	f000 fa8d 	bl	8001440 <__clzsi2>
 8000f26:	003b      	movs	r3, r7
 8000f28:	3805      	subs	r0, #5
 8000f2a:	4083      	lsls	r3, r0
 8000f2c:	4285      	cmp	r5, r0
 8000f2e:	dc00      	bgt.n	8000f32 <__aeabi_fsub+0x86>
 8000f30:	e0a2      	b.n	8001078 <__aeabi_fsub+0x1cc>
 8000f32:	4ab7      	ldr	r2, [pc, #732]	@ (8001210 <__aeabi_fsub+0x364>)
 8000f34:	1a2d      	subs	r5, r5, r0
 8000f36:	401a      	ands	r2, r3
 8000f38:	4694      	mov	ip, r2
 8000f3a:	075a      	lsls	r2, r3, #29
 8000f3c:	d100      	bne.n	8000f40 <__aeabi_fsub+0x94>
 8000f3e:	e0c3      	b.n	80010c8 <__aeabi_fsub+0x21c>
 8000f40:	220f      	movs	r2, #15
 8000f42:	4013      	ands	r3, r2
 8000f44:	2b04      	cmp	r3, #4
 8000f46:	d100      	bne.n	8000f4a <__aeabi_fsub+0x9e>
 8000f48:	e0be      	b.n	80010c8 <__aeabi_fsub+0x21c>
 8000f4a:	2304      	movs	r3, #4
 8000f4c:	4698      	mov	r8, r3
 8000f4e:	44c4      	add	ip, r8
 8000f50:	4663      	mov	r3, ip
 8000f52:	015b      	lsls	r3, r3, #5
 8000f54:	d400      	bmi.n	8000f58 <__aeabi_fsub+0xac>
 8000f56:	e0b7      	b.n	80010c8 <__aeabi_fsub+0x21c>
 8000f58:	1c68      	adds	r0, r5, #1
 8000f5a:	2dfe      	cmp	r5, #254	@ 0xfe
 8000f5c:	d000      	beq.n	8000f60 <__aeabi_fsub+0xb4>
 8000f5e:	e0a5      	b.n	80010ac <__aeabi_fsub+0x200>
 8000f60:	20ff      	movs	r0, #255	@ 0xff
 8000f62:	2200      	movs	r2, #0
 8000f64:	05c0      	lsls	r0, r0, #23
 8000f66:	4310      	orrs	r0, r2
 8000f68:	07e4      	lsls	r4, r4, #31
 8000f6a:	4320      	orrs	r0, r4
 8000f6c:	bcc0      	pop	{r6, r7}
 8000f6e:	46b9      	mov	r9, r7
 8000f70:	46b0      	mov	r8, r6
 8000f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	dc00      	bgt.n	8000f7a <__aeabi_fsub+0xce>
 8000f78:	e1eb      	b.n	8001352 <__aeabi_fsub+0x4a6>
 8000f7a:	2a00      	cmp	r2, #0
 8000f7c:	d046      	beq.n	800100c <__aeabi_fsub+0x160>
 8000f7e:	2dff      	cmp	r5, #255	@ 0xff
 8000f80:	d100      	bne.n	8000f84 <__aeabi_fsub+0xd8>
 8000f82:	e0a4      	b.n	80010ce <__aeabi_fsub+0x222>
 8000f84:	2280      	movs	r2, #128	@ 0x80
 8000f86:	04d2      	lsls	r2, r2, #19
 8000f88:	4311      	orrs	r1, r2
 8000f8a:	2b1b      	cmp	r3, #27
 8000f8c:	dc00      	bgt.n	8000f90 <__aeabi_fsub+0xe4>
 8000f8e:	e0fb      	b.n	8001188 <__aeabi_fsub+0x2dc>
 8000f90:	2305      	movs	r3, #5
 8000f92:	4698      	mov	r8, r3
 8000f94:	002b      	movs	r3, r5
 8000f96:	44c4      	add	ip, r8
 8000f98:	4662      	mov	r2, ip
 8000f9a:	08d7      	lsrs	r7, r2, #3
 8000f9c:	2bff      	cmp	r3, #255	@ 0xff
 8000f9e:	d100      	bne.n	8000fa2 <__aeabi_fsub+0xf6>
 8000fa0:	e095      	b.n	80010ce <__aeabi_fsub+0x222>
 8000fa2:	027a      	lsls	r2, r7, #9
 8000fa4:	0a52      	lsrs	r2, r2, #9
 8000fa6:	b2d8      	uxtb	r0, r3
 8000fa8:	e7dc      	b.n	8000f64 <__aeabi_fsub+0xb8>
 8000faa:	002b      	movs	r3, r5
 8000fac:	3bff      	subs	r3, #255	@ 0xff
 8000fae:	4699      	mov	r9, r3
 8000fb0:	2900      	cmp	r1, #0
 8000fb2:	d118      	bne.n	8000fe6 <__aeabi_fsub+0x13a>
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	405e      	eors	r6, r3
 8000fb8:	42b4      	cmp	r4, r6
 8000fba:	d100      	bne.n	8000fbe <__aeabi_fsub+0x112>
 8000fbc:	e0ca      	b.n	8001154 <__aeabi_fsub+0x2a8>
 8000fbe:	464b      	mov	r3, r9
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d02d      	beq.n	8001020 <__aeabi_fsub+0x174>
 8000fc4:	2d00      	cmp	r5, #0
 8000fc6:	d000      	beq.n	8000fca <__aeabi_fsub+0x11e>
 8000fc8:	e13c      	b.n	8001244 <__aeabi_fsub+0x398>
 8000fca:	23ff      	movs	r3, #255	@ 0xff
 8000fcc:	4664      	mov	r4, ip
 8000fce:	2c00      	cmp	r4, #0
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_fsub+0x128>
 8000fd2:	e15f      	b.n	8001294 <__aeabi_fsub+0x3e8>
 8000fd4:	1e5d      	subs	r5, r3, #1
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d100      	bne.n	8000fdc <__aeabi_fsub+0x130>
 8000fda:	e174      	b.n	80012c6 <__aeabi_fsub+0x41a>
 8000fdc:	0034      	movs	r4, r6
 8000fde:	2bff      	cmp	r3, #255	@ 0xff
 8000fe0:	d074      	beq.n	80010cc <__aeabi_fsub+0x220>
 8000fe2:	002b      	movs	r3, r5
 8000fe4:	e103      	b.n	80011ee <__aeabi_fsub+0x342>
 8000fe6:	42b4      	cmp	r4, r6
 8000fe8:	d100      	bne.n	8000fec <__aeabi_fsub+0x140>
 8000fea:	e09c      	b.n	8001126 <__aeabi_fsub+0x27a>
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d017      	beq.n	8001020 <__aeabi_fsub+0x174>
 8000ff0:	2d00      	cmp	r5, #0
 8000ff2:	d0ea      	beq.n	8000fca <__aeabi_fsub+0x11e>
 8000ff4:	0007      	movs	r7, r0
 8000ff6:	0034      	movs	r4, r6
 8000ff8:	e06c      	b.n	80010d4 <__aeabi_fsub+0x228>
 8000ffa:	2900      	cmp	r1, #0
 8000ffc:	d0cc      	beq.n	8000f98 <__aeabi_fsub+0xec>
 8000ffe:	1e5a      	subs	r2, r3, #1
 8001000:	2b01      	cmp	r3, #1
 8001002:	d02b      	beq.n	800105c <__aeabi_fsub+0x1b0>
 8001004:	2bff      	cmp	r3, #255	@ 0xff
 8001006:	d062      	beq.n	80010ce <__aeabi_fsub+0x222>
 8001008:	0013      	movs	r3, r2
 800100a:	e773      	b.n	8000ef4 <__aeabi_fsub+0x48>
 800100c:	2900      	cmp	r1, #0
 800100e:	d0c3      	beq.n	8000f98 <__aeabi_fsub+0xec>
 8001010:	1e5a      	subs	r2, r3, #1
 8001012:	2b01      	cmp	r3, #1
 8001014:	d100      	bne.n	8001018 <__aeabi_fsub+0x16c>
 8001016:	e11e      	b.n	8001256 <__aeabi_fsub+0x3aa>
 8001018:	2bff      	cmp	r3, #255	@ 0xff
 800101a:	d058      	beq.n	80010ce <__aeabi_fsub+0x222>
 800101c:	0013      	movs	r3, r2
 800101e:	e7b4      	b.n	8000f8a <__aeabi_fsub+0xde>
 8001020:	22fe      	movs	r2, #254	@ 0xfe
 8001022:	1c6b      	adds	r3, r5, #1
 8001024:	421a      	tst	r2, r3
 8001026:	d10d      	bne.n	8001044 <__aeabi_fsub+0x198>
 8001028:	2d00      	cmp	r5, #0
 800102a:	d060      	beq.n	80010ee <__aeabi_fsub+0x242>
 800102c:	4663      	mov	r3, ip
 800102e:	2b00      	cmp	r3, #0
 8001030:	d000      	beq.n	8001034 <__aeabi_fsub+0x188>
 8001032:	e120      	b.n	8001276 <__aeabi_fsub+0x3ca>
 8001034:	2900      	cmp	r1, #0
 8001036:	d000      	beq.n	800103a <__aeabi_fsub+0x18e>
 8001038:	e128      	b.n	800128c <__aeabi_fsub+0x3e0>
 800103a:	2280      	movs	r2, #128	@ 0x80
 800103c:	2400      	movs	r4, #0
 800103e:	20ff      	movs	r0, #255	@ 0xff
 8001040:	03d2      	lsls	r2, r2, #15
 8001042:	e78f      	b.n	8000f64 <__aeabi_fsub+0xb8>
 8001044:	4663      	mov	r3, ip
 8001046:	1a5f      	subs	r7, r3, r1
 8001048:	017b      	lsls	r3, r7, #5
 800104a:	d500      	bpl.n	800104e <__aeabi_fsub+0x1a2>
 800104c:	e0fe      	b.n	800124c <__aeabi_fsub+0x3a0>
 800104e:	2f00      	cmp	r7, #0
 8001050:	d000      	beq.n	8001054 <__aeabi_fsub+0x1a8>
 8001052:	e765      	b.n	8000f20 <__aeabi_fsub+0x74>
 8001054:	2400      	movs	r4, #0
 8001056:	2000      	movs	r0, #0
 8001058:	2200      	movs	r2, #0
 800105a:	e783      	b.n	8000f64 <__aeabi_fsub+0xb8>
 800105c:	4663      	mov	r3, ip
 800105e:	1a59      	subs	r1, r3, r1
 8001060:	014b      	lsls	r3, r1, #5
 8001062:	d400      	bmi.n	8001066 <__aeabi_fsub+0x1ba>
 8001064:	e119      	b.n	800129a <__aeabi_fsub+0x3ee>
 8001066:	018f      	lsls	r7, r1, #6
 8001068:	09bf      	lsrs	r7, r7, #6
 800106a:	0038      	movs	r0, r7
 800106c:	f000 f9e8 	bl	8001440 <__clzsi2>
 8001070:	003b      	movs	r3, r7
 8001072:	3805      	subs	r0, #5
 8001074:	4083      	lsls	r3, r0
 8001076:	2501      	movs	r5, #1
 8001078:	2220      	movs	r2, #32
 800107a:	1b40      	subs	r0, r0, r5
 800107c:	3001      	adds	r0, #1
 800107e:	1a12      	subs	r2, r2, r0
 8001080:	0019      	movs	r1, r3
 8001082:	4093      	lsls	r3, r2
 8001084:	40c1      	lsrs	r1, r0
 8001086:	1e5a      	subs	r2, r3, #1
 8001088:	4193      	sbcs	r3, r2
 800108a:	4319      	orrs	r1, r3
 800108c:	468c      	mov	ip, r1
 800108e:	1e0b      	subs	r3, r1, #0
 8001090:	d0e1      	beq.n	8001056 <__aeabi_fsub+0x1aa>
 8001092:	075b      	lsls	r3, r3, #29
 8001094:	d100      	bne.n	8001098 <__aeabi_fsub+0x1ec>
 8001096:	e152      	b.n	800133e <__aeabi_fsub+0x492>
 8001098:	230f      	movs	r3, #15
 800109a:	2500      	movs	r5, #0
 800109c:	400b      	ands	r3, r1
 800109e:	2b04      	cmp	r3, #4
 80010a0:	d000      	beq.n	80010a4 <__aeabi_fsub+0x1f8>
 80010a2:	e752      	b.n	8000f4a <__aeabi_fsub+0x9e>
 80010a4:	2001      	movs	r0, #1
 80010a6:	014a      	lsls	r2, r1, #5
 80010a8:	d400      	bmi.n	80010ac <__aeabi_fsub+0x200>
 80010aa:	e092      	b.n	80011d2 <__aeabi_fsub+0x326>
 80010ac:	b2c0      	uxtb	r0, r0
 80010ae:	4663      	mov	r3, ip
 80010b0:	019a      	lsls	r2, r3, #6
 80010b2:	0a52      	lsrs	r2, r2, #9
 80010b4:	e756      	b.n	8000f64 <__aeabi_fsub+0xb8>
 80010b6:	4663      	mov	r3, ip
 80010b8:	075b      	lsls	r3, r3, #29
 80010ba:	d005      	beq.n	80010c8 <__aeabi_fsub+0x21c>
 80010bc:	230f      	movs	r3, #15
 80010be:	4662      	mov	r2, ip
 80010c0:	4013      	ands	r3, r2
 80010c2:	2b04      	cmp	r3, #4
 80010c4:	d000      	beq.n	80010c8 <__aeabi_fsub+0x21c>
 80010c6:	e740      	b.n	8000f4a <__aeabi_fsub+0x9e>
 80010c8:	002b      	movs	r3, r5
 80010ca:	e765      	b.n	8000f98 <__aeabi_fsub+0xec>
 80010cc:	0007      	movs	r7, r0
 80010ce:	2f00      	cmp	r7, #0
 80010d0:	d100      	bne.n	80010d4 <__aeabi_fsub+0x228>
 80010d2:	e745      	b.n	8000f60 <__aeabi_fsub+0xb4>
 80010d4:	2280      	movs	r2, #128	@ 0x80
 80010d6:	03d2      	lsls	r2, r2, #15
 80010d8:	433a      	orrs	r2, r7
 80010da:	0252      	lsls	r2, r2, #9
 80010dc:	20ff      	movs	r0, #255	@ 0xff
 80010de:	0a52      	lsrs	r2, r2, #9
 80010e0:	e740      	b.n	8000f64 <__aeabi_fsub+0xb8>
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d179      	bne.n	80011da <__aeabi_fsub+0x32e>
 80010e6:	22fe      	movs	r2, #254	@ 0xfe
 80010e8:	1c6b      	adds	r3, r5, #1
 80010ea:	421a      	tst	r2, r3
 80010ec:	d1aa      	bne.n	8001044 <__aeabi_fsub+0x198>
 80010ee:	4663      	mov	r3, ip
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d100      	bne.n	80010f6 <__aeabi_fsub+0x24a>
 80010f4:	e0f5      	b.n	80012e2 <__aeabi_fsub+0x436>
 80010f6:	2900      	cmp	r1, #0
 80010f8:	d100      	bne.n	80010fc <__aeabi_fsub+0x250>
 80010fa:	e0d1      	b.n	80012a0 <__aeabi_fsub+0x3f4>
 80010fc:	1a5f      	subs	r7, r3, r1
 80010fe:	2380      	movs	r3, #128	@ 0x80
 8001100:	04db      	lsls	r3, r3, #19
 8001102:	421f      	tst	r7, r3
 8001104:	d100      	bne.n	8001108 <__aeabi_fsub+0x25c>
 8001106:	e10e      	b.n	8001326 <__aeabi_fsub+0x47a>
 8001108:	4662      	mov	r2, ip
 800110a:	2401      	movs	r4, #1
 800110c:	1a8a      	subs	r2, r1, r2
 800110e:	4694      	mov	ip, r2
 8001110:	2000      	movs	r0, #0
 8001112:	4034      	ands	r4, r6
 8001114:	2a00      	cmp	r2, #0
 8001116:	d100      	bne.n	800111a <__aeabi_fsub+0x26e>
 8001118:	e724      	b.n	8000f64 <__aeabi_fsub+0xb8>
 800111a:	2001      	movs	r0, #1
 800111c:	421a      	tst	r2, r3
 800111e:	d1c6      	bne.n	80010ae <__aeabi_fsub+0x202>
 8001120:	2300      	movs	r3, #0
 8001122:	08d7      	lsrs	r7, r2, #3
 8001124:	e73d      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 8001126:	2b00      	cmp	r3, #0
 8001128:	d017      	beq.n	800115a <__aeabi_fsub+0x2ae>
 800112a:	2d00      	cmp	r5, #0
 800112c:	d000      	beq.n	8001130 <__aeabi_fsub+0x284>
 800112e:	e0af      	b.n	8001290 <__aeabi_fsub+0x3e4>
 8001130:	23ff      	movs	r3, #255	@ 0xff
 8001132:	4665      	mov	r5, ip
 8001134:	2d00      	cmp	r5, #0
 8001136:	d100      	bne.n	800113a <__aeabi_fsub+0x28e>
 8001138:	e0ad      	b.n	8001296 <__aeabi_fsub+0x3ea>
 800113a:	1e5e      	subs	r6, r3, #1
 800113c:	2b01      	cmp	r3, #1
 800113e:	d100      	bne.n	8001142 <__aeabi_fsub+0x296>
 8001140:	e089      	b.n	8001256 <__aeabi_fsub+0x3aa>
 8001142:	2bff      	cmp	r3, #255	@ 0xff
 8001144:	d0c2      	beq.n	80010cc <__aeabi_fsub+0x220>
 8001146:	2e1b      	cmp	r6, #27
 8001148:	dc00      	bgt.n	800114c <__aeabi_fsub+0x2a0>
 800114a:	e0ab      	b.n	80012a4 <__aeabi_fsub+0x3f8>
 800114c:	1d4b      	adds	r3, r1, #5
 800114e:	469c      	mov	ip, r3
 8001150:	0013      	movs	r3, r2
 8001152:	e721      	b.n	8000f98 <__aeabi_fsub+0xec>
 8001154:	464b      	mov	r3, r9
 8001156:	2b00      	cmp	r3, #0
 8001158:	d170      	bne.n	800123c <__aeabi_fsub+0x390>
 800115a:	22fe      	movs	r2, #254	@ 0xfe
 800115c:	1c6b      	adds	r3, r5, #1
 800115e:	421a      	tst	r2, r3
 8001160:	d15e      	bne.n	8001220 <__aeabi_fsub+0x374>
 8001162:	2d00      	cmp	r5, #0
 8001164:	d000      	beq.n	8001168 <__aeabi_fsub+0x2bc>
 8001166:	e0c3      	b.n	80012f0 <__aeabi_fsub+0x444>
 8001168:	4663      	mov	r3, ip
 800116a:	2b00      	cmp	r3, #0
 800116c:	d100      	bne.n	8001170 <__aeabi_fsub+0x2c4>
 800116e:	e0d0      	b.n	8001312 <__aeabi_fsub+0x466>
 8001170:	2900      	cmp	r1, #0
 8001172:	d100      	bne.n	8001176 <__aeabi_fsub+0x2ca>
 8001174:	e094      	b.n	80012a0 <__aeabi_fsub+0x3f4>
 8001176:	000a      	movs	r2, r1
 8001178:	4462      	add	r2, ip
 800117a:	0153      	lsls	r3, r2, #5
 800117c:	d400      	bmi.n	8001180 <__aeabi_fsub+0x2d4>
 800117e:	e0d8      	b.n	8001332 <__aeabi_fsub+0x486>
 8001180:	0192      	lsls	r2, r2, #6
 8001182:	2001      	movs	r0, #1
 8001184:	0a52      	lsrs	r2, r2, #9
 8001186:	e6ed      	b.n	8000f64 <__aeabi_fsub+0xb8>
 8001188:	0008      	movs	r0, r1
 800118a:	2220      	movs	r2, #32
 800118c:	40d8      	lsrs	r0, r3
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	4099      	lsls	r1, r3
 8001192:	000b      	movs	r3, r1
 8001194:	1e5a      	subs	r2, r3, #1
 8001196:	4193      	sbcs	r3, r2
 8001198:	4303      	orrs	r3, r0
 800119a:	449c      	add	ip, r3
 800119c:	4663      	mov	r3, ip
 800119e:	015b      	lsls	r3, r3, #5
 80011a0:	d589      	bpl.n	80010b6 <__aeabi_fsub+0x20a>
 80011a2:	3501      	adds	r5, #1
 80011a4:	2dff      	cmp	r5, #255	@ 0xff
 80011a6:	d100      	bne.n	80011aa <__aeabi_fsub+0x2fe>
 80011a8:	e6da      	b.n	8000f60 <__aeabi_fsub+0xb4>
 80011aa:	4662      	mov	r2, ip
 80011ac:	2301      	movs	r3, #1
 80011ae:	4919      	ldr	r1, [pc, #100]	@ (8001214 <__aeabi_fsub+0x368>)
 80011b0:	4013      	ands	r3, r2
 80011b2:	0852      	lsrs	r2, r2, #1
 80011b4:	400a      	ands	r2, r1
 80011b6:	431a      	orrs	r2, r3
 80011b8:	0013      	movs	r3, r2
 80011ba:	4694      	mov	ip, r2
 80011bc:	075b      	lsls	r3, r3, #29
 80011be:	d004      	beq.n	80011ca <__aeabi_fsub+0x31e>
 80011c0:	230f      	movs	r3, #15
 80011c2:	4013      	ands	r3, r2
 80011c4:	2b04      	cmp	r3, #4
 80011c6:	d000      	beq.n	80011ca <__aeabi_fsub+0x31e>
 80011c8:	e6bf      	b.n	8000f4a <__aeabi_fsub+0x9e>
 80011ca:	4663      	mov	r3, ip
 80011cc:	015b      	lsls	r3, r3, #5
 80011ce:	d500      	bpl.n	80011d2 <__aeabi_fsub+0x326>
 80011d0:	e6c2      	b.n	8000f58 <__aeabi_fsub+0xac>
 80011d2:	4663      	mov	r3, ip
 80011d4:	08df      	lsrs	r7, r3, #3
 80011d6:	002b      	movs	r3, r5
 80011d8:	e6e3      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 80011da:	1b53      	subs	r3, r2, r5
 80011dc:	2d00      	cmp	r5, #0
 80011de:	d100      	bne.n	80011e2 <__aeabi_fsub+0x336>
 80011e0:	e6f4      	b.n	8000fcc <__aeabi_fsub+0x120>
 80011e2:	2080      	movs	r0, #128	@ 0x80
 80011e4:	4664      	mov	r4, ip
 80011e6:	04c0      	lsls	r0, r0, #19
 80011e8:	4304      	orrs	r4, r0
 80011ea:	46a4      	mov	ip, r4
 80011ec:	0034      	movs	r4, r6
 80011ee:	2001      	movs	r0, #1
 80011f0:	2b1b      	cmp	r3, #27
 80011f2:	dc09      	bgt.n	8001208 <__aeabi_fsub+0x35c>
 80011f4:	2520      	movs	r5, #32
 80011f6:	4660      	mov	r0, ip
 80011f8:	40d8      	lsrs	r0, r3
 80011fa:	1aeb      	subs	r3, r5, r3
 80011fc:	4665      	mov	r5, ip
 80011fe:	409d      	lsls	r5, r3
 8001200:	002b      	movs	r3, r5
 8001202:	1e5d      	subs	r5, r3, #1
 8001204:	41ab      	sbcs	r3, r5
 8001206:	4318      	orrs	r0, r3
 8001208:	1a0b      	subs	r3, r1, r0
 800120a:	469c      	mov	ip, r3
 800120c:	0015      	movs	r5, r2
 800120e:	e680      	b.n	8000f12 <__aeabi_fsub+0x66>
 8001210:	fbffffff 	.word	0xfbffffff
 8001214:	7dffffff 	.word	0x7dffffff
 8001218:	22fe      	movs	r2, #254	@ 0xfe
 800121a:	1c6b      	adds	r3, r5, #1
 800121c:	4213      	tst	r3, r2
 800121e:	d0a3      	beq.n	8001168 <__aeabi_fsub+0x2bc>
 8001220:	2bff      	cmp	r3, #255	@ 0xff
 8001222:	d100      	bne.n	8001226 <__aeabi_fsub+0x37a>
 8001224:	e69c      	b.n	8000f60 <__aeabi_fsub+0xb4>
 8001226:	4461      	add	r1, ip
 8001228:	0849      	lsrs	r1, r1, #1
 800122a:	074a      	lsls	r2, r1, #29
 800122c:	d049      	beq.n	80012c2 <__aeabi_fsub+0x416>
 800122e:	220f      	movs	r2, #15
 8001230:	400a      	ands	r2, r1
 8001232:	2a04      	cmp	r2, #4
 8001234:	d045      	beq.n	80012c2 <__aeabi_fsub+0x416>
 8001236:	1d0a      	adds	r2, r1, #4
 8001238:	4694      	mov	ip, r2
 800123a:	e6ad      	b.n	8000f98 <__aeabi_fsub+0xec>
 800123c:	2d00      	cmp	r5, #0
 800123e:	d100      	bne.n	8001242 <__aeabi_fsub+0x396>
 8001240:	e776      	b.n	8001130 <__aeabi_fsub+0x284>
 8001242:	e68d      	b.n	8000f60 <__aeabi_fsub+0xb4>
 8001244:	0034      	movs	r4, r6
 8001246:	20ff      	movs	r0, #255	@ 0xff
 8001248:	2200      	movs	r2, #0
 800124a:	e68b      	b.n	8000f64 <__aeabi_fsub+0xb8>
 800124c:	4663      	mov	r3, ip
 800124e:	2401      	movs	r4, #1
 8001250:	1acf      	subs	r7, r1, r3
 8001252:	4034      	ands	r4, r6
 8001254:	e664      	b.n	8000f20 <__aeabi_fsub+0x74>
 8001256:	4461      	add	r1, ip
 8001258:	014b      	lsls	r3, r1, #5
 800125a:	d56d      	bpl.n	8001338 <__aeabi_fsub+0x48c>
 800125c:	0848      	lsrs	r0, r1, #1
 800125e:	4944      	ldr	r1, [pc, #272]	@ (8001370 <__aeabi_fsub+0x4c4>)
 8001260:	4001      	ands	r1, r0
 8001262:	0743      	lsls	r3, r0, #29
 8001264:	d02c      	beq.n	80012c0 <__aeabi_fsub+0x414>
 8001266:	230f      	movs	r3, #15
 8001268:	4003      	ands	r3, r0
 800126a:	2b04      	cmp	r3, #4
 800126c:	d028      	beq.n	80012c0 <__aeabi_fsub+0x414>
 800126e:	1d0b      	adds	r3, r1, #4
 8001270:	469c      	mov	ip, r3
 8001272:	2302      	movs	r3, #2
 8001274:	e690      	b.n	8000f98 <__aeabi_fsub+0xec>
 8001276:	2900      	cmp	r1, #0
 8001278:	d100      	bne.n	800127c <__aeabi_fsub+0x3d0>
 800127a:	e72b      	b.n	80010d4 <__aeabi_fsub+0x228>
 800127c:	2380      	movs	r3, #128	@ 0x80
 800127e:	03db      	lsls	r3, r3, #15
 8001280:	429f      	cmp	r7, r3
 8001282:	d200      	bcs.n	8001286 <__aeabi_fsub+0x3da>
 8001284:	e726      	b.n	80010d4 <__aeabi_fsub+0x228>
 8001286:	4298      	cmp	r0, r3
 8001288:	d300      	bcc.n	800128c <__aeabi_fsub+0x3e0>
 800128a:	e723      	b.n	80010d4 <__aeabi_fsub+0x228>
 800128c:	2401      	movs	r4, #1
 800128e:	4034      	ands	r4, r6
 8001290:	0007      	movs	r7, r0
 8001292:	e71f      	b.n	80010d4 <__aeabi_fsub+0x228>
 8001294:	0034      	movs	r4, r6
 8001296:	468c      	mov	ip, r1
 8001298:	e67e      	b.n	8000f98 <__aeabi_fsub+0xec>
 800129a:	2301      	movs	r3, #1
 800129c:	08cf      	lsrs	r7, r1, #3
 800129e:	e680      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 80012a0:	2300      	movs	r3, #0
 80012a2:	e67e      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 80012a4:	2020      	movs	r0, #32
 80012a6:	4665      	mov	r5, ip
 80012a8:	1b80      	subs	r0, r0, r6
 80012aa:	4085      	lsls	r5, r0
 80012ac:	4663      	mov	r3, ip
 80012ae:	0028      	movs	r0, r5
 80012b0:	40f3      	lsrs	r3, r6
 80012b2:	1e45      	subs	r5, r0, #1
 80012b4:	41a8      	sbcs	r0, r5
 80012b6:	4303      	orrs	r3, r0
 80012b8:	469c      	mov	ip, r3
 80012ba:	0015      	movs	r5, r2
 80012bc:	448c      	add	ip, r1
 80012be:	e76d      	b.n	800119c <__aeabi_fsub+0x2f0>
 80012c0:	2302      	movs	r3, #2
 80012c2:	08cf      	lsrs	r7, r1, #3
 80012c4:	e66d      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 80012c6:	1b0f      	subs	r7, r1, r4
 80012c8:	017b      	lsls	r3, r7, #5
 80012ca:	d528      	bpl.n	800131e <__aeabi_fsub+0x472>
 80012cc:	01bf      	lsls	r7, r7, #6
 80012ce:	09bf      	lsrs	r7, r7, #6
 80012d0:	0038      	movs	r0, r7
 80012d2:	f000 f8b5 	bl	8001440 <__clzsi2>
 80012d6:	003b      	movs	r3, r7
 80012d8:	3805      	subs	r0, #5
 80012da:	4083      	lsls	r3, r0
 80012dc:	0034      	movs	r4, r6
 80012de:	2501      	movs	r5, #1
 80012e0:	e6ca      	b.n	8001078 <__aeabi_fsub+0x1cc>
 80012e2:	2900      	cmp	r1, #0
 80012e4:	d100      	bne.n	80012e8 <__aeabi_fsub+0x43c>
 80012e6:	e6b5      	b.n	8001054 <__aeabi_fsub+0x1a8>
 80012e8:	2401      	movs	r4, #1
 80012ea:	0007      	movs	r7, r0
 80012ec:	4034      	ands	r4, r6
 80012ee:	e658      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 80012f0:	4663      	mov	r3, ip
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d100      	bne.n	80012f8 <__aeabi_fsub+0x44c>
 80012f6:	e6e9      	b.n	80010cc <__aeabi_fsub+0x220>
 80012f8:	2900      	cmp	r1, #0
 80012fa:	d100      	bne.n	80012fe <__aeabi_fsub+0x452>
 80012fc:	e6ea      	b.n	80010d4 <__aeabi_fsub+0x228>
 80012fe:	2380      	movs	r3, #128	@ 0x80
 8001300:	03db      	lsls	r3, r3, #15
 8001302:	429f      	cmp	r7, r3
 8001304:	d200      	bcs.n	8001308 <__aeabi_fsub+0x45c>
 8001306:	e6e5      	b.n	80010d4 <__aeabi_fsub+0x228>
 8001308:	4298      	cmp	r0, r3
 800130a:	d300      	bcc.n	800130e <__aeabi_fsub+0x462>
 800130c:	e6e2      	b.n	80010d4 <__aeabi_fsub+0x228>
 800130e:	0007      	movs	r7, r0
 8001310:	e6e0      	b.n	80010d4 <__aeabi_fsub+0x228>
 8001312:	2900      	cmp	r1, #0
 8001314:	d100      	bne.n	8001318 <__aeabi_fsub+0x46c>
 8001316:	e69e      	b.n	8001056 <__aeabi_fsub+0x1aa>
 8001318:	2300      	movs	r3, #0
 800131a:	08cf      	lsrs	r7, r1, #3
 800131c:	e641      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 800131e:	0034      	movs	r4, r6
 8001320:	2301      	movs	r3, #1
 8001322:	08ff      	lsrs	r7, r7, #3
 8001324:	e63d      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 8001326:	2f00      	cmp	r7, #0
 8001328:	d100      	bne.n	800132c <__aeabi_fsub+0x480>
 800132a:	e693      	b.n	8001054 <__aeabi_fsub+0x1a8>
 800132c:	2300      	movs	r3, #0
 800132e:	08ff      	lsrs	r7, r7, #3
 8001330:	e637      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 8001332:	2300      	movs	r3, #0
 8001334:	08d7      	lsrs	r7, r2, #3
 8001336:	e634      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 8001338:	2301      	movs	r3, #1
 800133a:	08cf      	lsrs	r7, r1, #3
 800133c:	e631      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 800133e:	2280      	movs	r2, #128	@ 0x80
 8001340:	000b      	movs	r3, r1
 8001342:	04d2      	lsls	r2, r2, #19
 8001344:	2001      	movs	r0, #1
 8001346:	4013      	ands	r3, r2
 8001348:	4211      	tst	r1, r2
 800134a:	d000      	beq.n	800134e <__aeabi_fsub+0x4a2>
 800134c:	e6ae      	b.n	80010ac <__aeabi_fsub+0x200>
 800134e:	08cf      	lsrs	r7, r1, #3
 8001350:	e627      	b.n	8000fa2 <__aeabi_fsub+0xf6>
 8001352:	2b00      	cmp	r3, #0
 8001354:	d100      	bne.n	8001358 <__aeabi_fsub+0x4ac>
 8001356:	e75f      	b.n	8001218 <__aeabi_fsub+0x36c>
 8001358:	1b56      	subs	r6, r2, r5
 800135a:	2d00      	cmp	r5, #0
 800135c:	d101      	bne.n	8001362 <__aeabi_fsub+0x4b6>
 800135e:	0033      	movs	r3, r6
 8001360:	e6e7      	b.n	8001132 <__aeabi_fsub+0x286>
 8001362:	2380      	movs	r3, #128	@ 0x80
 8001364:	4660      	mov	r0, ip
 8001366:	04db      	lsls	r3, r3, #19
 8001368:	4318      	orrs	r0, r3
 800136a:	4684      	mov	ip, r0
 800136c:	e6eb      	b.n	8001146 <__aeabi_fsub+0x29a>
 800136e:	46c0      	nop			@ (mov r8, r8)
 8001370:	7dffffff 	.word	0x7dffffff

08001374 <__aeabi_fcmpun>:
 8001374:	0243      	lsls	r3, r0, #9
 8001376:	024a      	lsls	r2, r1, #9
 8001378:	0040      	lsls	r0, r0, #1
 800137a:	0049      	lsls	r1, r1, #1
 800137c:	0a5b      	lsrs	r3, r3, #9
 800137e:	0a52      	lsrs	r2, r2, #9
 8001380:	0e09      	lsrs	r1, r1, #24
 8001382:	0e00      	lsrs	r0, r0, #24
 8001384:	28ff      	cmp	r0, #255	@ 0xff
 8001386:	d006      	beq.n	8001396 <__aeabi_fcmpun+0x22>
 8001388:	2000      	movs	r0, #0
 800138a:	29ff      	cmp	r1, #255	@ 0xff
 800138c:	d102      	bne.n	8001394 <__aeabi_fcmpun+0x20>
 800138e:	1e53      	subs	r3, r2, #1
 8001390:	419a      	sbcs	r2, r3
 8001392:	0010      	movs	r0, r2
 8001394:	4770      	bx	lr
 8001396:	38fe      	subs	r0, #254	@ 0xfe
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1fb      	bne.n	8001394 <__aeabi_fcmpun+0x20>
 800139c:	e7f4      	b.n	8001388 <__aeabi_fcmpun+0x14>
 800139e:	46c0      	nop			@ (mov r8, r8)

080013a0 <__aeabi_i2f>:
 80013a0:	b570      	push	{r4, r5, r6, lr}
 80013a2:	2800      	cmp	r0, #0
 80013a4:	d012      	beq.n	80013cc <__aeabi_i2f+0x2c>
 80013a6:	17c3      	asrs	r3, r0, #31
 80013a8:	18c5      	adds	r5, r0, r3
 80013aa:	405d      	eors	r5, r3
 80013ac:	0fc4      	lsrs	r4, r0, #31
 80013ae:	0028      	movs	r0, r5
 80013b0:	f000 f846 	bl	8001440 <__clzsi2>
 80013b4:	239e      	movs	r3, #158	@ 0x9e
 80013b6:	1a1b      	subs	r3, r3, r0
 80013b8:	2b96      	cmp	r3, #150	@ 0x96
 80013ba:	dc0f      	bgt.n	80013dc <__aeabi_i2f+0x3c>
 80013bc:	2808      	cmp	r0, #8
 80013be:	d038      	beq.n	8001432 <__aeabi_i2f+0x92>
 80013c0:	3808      	subs	r0, #8
 80013c2:	4085      	lsls	r5, r0
 80013c4:	026d      	lsls	r5, r5, #9
 80013c6:	0a6d      	lsrs	r5, r5, #9
 80013c8:	b2d8      	uxtb	r0, r3
 80013ca:	e002      	b.n	80013d2 <__aeabi_i2f+0x32>
 80013cc:	2400      	movs	r4, #0
 80013ce:	2000      	movs	r0, #0
 80013d0:	2500      	movs	r5, #0
 80013d2:	05c0      	lsls	r0, r0, #23
 80013d4:	4328      	orrs	r0, r5
 80013d6:	07e4      	lsls	r4, r4, #31
 80013d8:	4320      	orrs	r0, r4
 80013da:	bd70      	pop	{r4, r5, r6, pc}
 80013dc:	2b99      	cmp	r3, #153	@ 0x99
 80013de:	dc14      	bgt.n	800140a <__aeabi_i2f+0x6a>
 80013e0:	1f42      	subs	r2, r0, #5
 80013e2:	4095      	lsls	r5, r2
 80013e4:	002a      	movs	r2, r5
 80013e6:	4915      	ldr	r1, [pc, #84]	@ (800143c <__aeabi_i2f+0x9c>)
 80013e8:	4011      	ands	r1, r2
 80013ea:	0755      	lsls	r5, r2, #29
 80013ec:	d01c      	beq.n	8001428 <__aeabi_i2f+0x88>
 80013ee:	250f      	movs	r5, #15
 80013f0:	402a      	ands	r2, r5
 80013f2:	2a04      	cmp	r2, #4
 80013f4:	d018      	beq.n	8001428 <__aeabi_i2f+0x88>
 80013f6:	3104      	adds	r1, #4
 80013f8:	08ca      	lsrs	r2, r1, #3
 80013fa:	0149      	lsls	r1, r1, #5
 80013fc:	d515      	bpl.n	800142a <__aeabi_i2f+0x8a>
 80013fe:	239f      	movs	r3, #159	@ 0x9f
 8001400:	0252      	lsls	r2, r2, #9
 8001402:	1a18      	subs	r0, r3, r0
 8001404:	0a55      	lsrs	r5, r2, #9
 8001406:	b2c0      	uxtb	r0, r0
 8001408:	e7e3      	b.n	80013d2 <__aeabi_i2f+0x32>
 800140a:	2205      	movs	r2, #5
 800140c:	0029      	movs	r1, r5
 800140e:	1a12      	subs	r2, r2, r0
 8001410:	40d1      	lsrs	r1, r2
 8001412:	0002      	movs	r2, r0
 8001414:	321b      	adds	r2, #27
 8001416:	4095      	lsls	r5, r2
 8001418:	002a      	movs	r2, r5
 800141a:	1e55      	subs	r5, r2, #1
 800141c:	41aa      	sbcs	r2, r5
 800141e:	430a      	orrs	r2, r1
 8001420:	4906      	ldr	r1, [pc, #24]	@ (800143c <__aeabi_i2f+0x9c>)
 8001422:	4011      	ands	r1, r2
 8001424:	0755      	lsls	r5, r2, #29
 8001426:	d1e2      	bne.n	80013ee <__aeabi_i2f+0x4e>
 8001428:	08ca      	lsrs	r2, r1, #3
 800142a:	0252      	lsls	r2, r2, #9
 800142c:	0a55      	lsrs	r5, r2, #9
 800142e:	b2d8      	uxtb	r0, r3
 8001430:	e7cf      	b.n	80013d2 <__aeabi_i2f+0x32>
 8001432:	026d      	lsls	r5, r5, #9
 8001434:	0a6d      	lsrs	r5, r5, #9
 8001436:	308e      	adds	r0, #142	@ 0x8e
 8001438:	e7cb      	b.n	80013d2 <__aeabi_i2f+0x32>
 800143a:	46c0      	nop			@ (mov r8, r8)
 800143c:	fbffffff 	.word	0xfbffffff

08001440 <__clzsi2>:
 8001440:	211c      	movs	r1, #28
 8001442:	2301      	movs	r3, #1
 8001444:	041b      	lsls	r3, r3, #16
 8001446:	4298      	cmp	r0, r3
 8001448:	d301      	bcc.n	800144e <__clzsi2+0xe>
 800144a:	0c00      	lsrs	r0, r0, #16
 800144c:	3910      	subs	r1, #16
 800144e:	0a1b      	lsrs	r3, r3, #8
 8001450:	4298      	cmp	r0, r3
 8001452:	d301      	bcc.n	8001458 <__clzsi2+0x18>
 8001454:	0a00      	lsrs	r0, r0, #8
 8001456:	3908      	subs	r1, #8
 8001458:	091b      	lsrs	r3, r3, #4
 800145a:	4298      	cmp	r0, r3
 800145c:	d301      	bcc.n	8001462 <__clzsi2+0x22>
 800145e:	0900      	lsrs	r0, r0, #4
 8001460:	3904      	subs	r1, #4
 8001462:	a202      	add	r2, pc, #8	@ (adr r2, 800146c <__clzsi2+0x2c>)
 8001464:	5c10      	ldrb	r0, [r2, r0]
 8001466:	1840      	adds	r0, r0, r1
 8001468:	4770      	bx	lr
 800146a:	46c0      	nop			@ (mov r8, r8)
 800146c:	02020304 	.word	0x02020304
 8001470:	01010101 	.word	0x01010101
	...

0800147c <null_ptr_check>:

static int8_t null_ptr_check(const struct bma400_dev *dev)
{
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->intf_ptr == NULL))
 800147c:	2800      	cmp	r0, #0
 800147e:	d00d      	beq.n	800149c <null_ptr_check+0x20>
 8001480:	68c3      	ldr	r3, [r0, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d00d      	beq.n	80014a2 <null_ptr_check+0x26>
 8001486:	6903      	ldr	r3, [r0, #16]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d00d      	beq.n	80014a8 <null_ptr_check+0x2c>
 800148c:	6843      	ldr	r3, [r0, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <null_ptr_check+0x1a>
        rslt = BMA400_E_NULL_PTR;
    }
    else
    {
        /* Device structure is fine */
        rslt = BMA400_OK;
 8001492:	2000      	movs	r0, #0
    }

    return rslt;
}
 8001494:	4770      	bx	lr
        rslt = BMA400_E_NULL_PTR;
 8001496:	2001      	movs	r0, #1
 8001498:	4240      	negs	r0, r0
 800149a:	e7fb      	b.n	8001494 <null_ptr_check+0x18>
 800149c:	2001      	movs	r0, #1
 800149e:	4240      	negs	r0, r0
 80014a0:	e7f8      	b.n	8001494 <null_ptr_check+0x18>
 80014a2:	2001      	movs	r0, #1
 80014a4:	4240      	negs	r0, r0
 80014a6:	e7f5      	b.n	8001494 <null_ptr_check+0x18>
 80014a8:	2001      	movs	r0, #1
 80014aa:	4240      	negs	r0, r0
 80014ac:	e7f2      	b.n	8001494 <null_ptr_check+0x18>
	...

080014b0 <map_int_pin>:

    return rslt;
}

static void map_int_pin(uint8_t *data_array, uint8_t int_enable, enum bma400_int_chan int_map)
{
 80014b0:	b510      	push	{r4, lr}
    switch (int_enable)
 80014b2:	290b      	cmp	r1, #11
 80014b4:	d812      	bhi.n	80014dc <map_int_pin+0x2c>
 80014b6:	0089      	lsls	r1, r1, #2
 80014b8:	4bb9      	ldr	r3, [pc, #740]	@ (80017a0 <map_int_pin+0x2f0>)
 80014ba:	585b      	ldr	r3, [r3, r1]
 80014bc:	469f      	mov	pc, r3
    {
        case BMA400_DATA_READY_INT_MAP:
            if (int_map == BMA400_INT_CHANNEL_1)
 80014be:	2a01      	cmp	r2, #1
 80014c0:	d00d      	beq.n	80014de <map_int_pin+0x2e>
            {
                /* Mapping interrupt to INT pin 1*/
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_DRDY, BMA400_ENABLE);
            }

            if (int_map == BMA400_INT_CHANNEL_2)
 80014c2:	2a02      	cmp	r2, #2
 80014c4:	d011      	beq.n	80014ea <map_int_pin+0x3a>
            {
                /* Mapping interrupt to INT pin 2*/
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_DRDY, BMA400_ENABLE);
            }

            if (int_map == BMA400_UNMAP_INT_PIN)
 80014c6:	2a00      	cmp	r2, #0
 80014c8:	d106      	bne.n	80014d8 <map_int_pin+0x28>
            {
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_DRDY);
 80014ca:	7801      	ldrb	r1, [r0, #0]
 80014cc:	237f      	movs	r3, #127	@ 0x7f
 80014ce:	4019      	ands	r1, r3
 80014d0:	7001      	strb	r1, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_DRDY);
 80014d2:	7841      	ldrb	r1, [r0, #1]
 80014d4:	400b      	ands	r3, r1
 80014d6:	7043      	strb	r3, [r0, #1]
            }

            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 80014d8:	2a03      	cmp	r2, #3
 80014da:	d00c      	beq.n	80014f6 <map_int_pin+0x46>

            break;
        default:
            break;
    }
}
 80014dc:	bd10      	pop	{r4, pc}
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_DRDY, BMA400_ENABLE);
 80014de:	7801      	ldrb	r1, [r0, #0]
 80014e0:	2380      	movs	r3, #128	@ 0x80
 80014e2:	425b      	negs	r3, r3
 80014e4:	430b      	orrs	r3, r1
 80014e6:	7003      	strb	r3, [r0, #0]
 80014e8:	e7eb      	b.n	80014c2 <map_int_pin+0x12>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_DRDY, BMA400_ENABLE);
 80014ea:	7841      	ldrb	r1, [r0, #1]
 80014ec:	2380      	movs	r3, #128	@ 0x80
 80014ee:	425b      	negs	r3, r3
 80014f0:	430b      	orrs	r3, r1
 80014f2:	7043      	strb	r3, [r0, #1]
 80014f4:	e7e7      	b.n	80014c6 <map_int_pin+0x16>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_DRDY, BMA400_ENABLE);
 80014f6:	7802      	ldrb	r2, [r0, #0]
 80014f8:	2380      	movs	r3, #128	@ 0x80
 80014fa:	425b      	negs	r3, r3
 80014fc:	431a      	orrs	r2, r3
 80014fe:	7002      	strb	r2, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_DRDY, BMA400_ENABLE);
 8001500:	7842      	ldrb	r2, [r0, #1]
 8001502:	4313      	orrs	r3, r2
 8001504:	7043      	strb	r3, [r0, #1]
 8001506:	e7e9      	b.n	80014dc <map_int_pin+0x2c>
            if (int_map == BMA400_INT_CHANNEL_1)
 8001508:	2a01      	cmp	r2, #1
 800150a:	d014      	beq.n	8001536 <map_int_pin+0x86>
            if (int_map == BMA400_INT_CHANNEL_2)
 800150c:	2a02      	cmp	r2, #2
 800150e:	d017      	beq.n	8001540 <map_int_pin+0x90>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8001510:	2a00      	cmp	r2, #0
 8001512:	d106      	bne.n	8001522 <map_int_pin+0x72>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_FIFO_WM);
 8001514:	7803      	ldrb	r3, [r0, #0]
 8001516:	2140      	movs	r1, #64	@ 0x40
 8001518:	438b      	bics	r3, r1
 800151a:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_FIFO_WM);
 800151c:	7843      	ldrb	r3, [r0, #1]
 800151e:	438b      	bics	r3, r1
 8001520:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8001522:	2a03      	cmp	r2, #3
 8001524:	d1da      	bne.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_FIFO_WM, BMA400_ENABLE);
 8001526:	7803      	ldrb	r3, [r0, #0]
 8001528:	2240      	movs	r2, #64	@ 0x40
 800152a:	4313      	orrs	r3, r2
 800152c:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_FIFO_WM, BMA400_ENABLE);
 800152e:	7843      	ldrb	r3, [r0, #1]
 8001530:	4313      	orrs	r3, r2
 8001532:	7043      	strb	r3, [r0, #1]
 8001534:	e7d2      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_FIFO_WM, BMA400_ENABLE);
 8001536:	7803      	ldrb	r3, [r0, #0]
 8001538:	2140      	movs	r1, #64	@ 0x40
 800153a:	430b      	orrs	r3, r1
 800153c:	7003      	strb	r3, [r0, #0]
 800153e:	e7e5      	b.n	800150c <map_int_pin+0x5c>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_FIFO_WM, BMA400_ENABLE);
 8001540:	7843      	ldrb	r3, [r0, #1]
 8001542:	2140      	movs	r1, #64	@ 0x40
 8001544:	430b      	orrs	r3, r1
 8001546:	7043      	strb	r3, [r0, #1]
 8001548:	e7e2      	b.n	8001510 <map_int_pin+0x60>
            if (int_map == BMA400_INT_CHANNEL_1)
 800154a:	2a01      	cmp	r2, #1
 800154c:	d014      	beq.n	8001578 <map_int_pin+0xc8>
            if (int_map == BMA400_INT_CHANNEL_2)
 800154e:	2a02      	cmp	r2, #2
 8001550:	d017      	beq.n	8001582 <map_int_pin+0xd2>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8001552:	2a00      	cmp	r2, #0
 8001554:	d106      	bne.n	8001564 <map_int_pin+0xb4>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_FIFO_FULL);
 8001556:	7803      	ldrb	r3, [r0, #0]
 8001558:	2120      	movs	r1, #32
 800155a:	438b      	bics	r3, r1
 800155c:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_FIFO_FULL);
 800155e:	7843      	ldrb	r3, [r0, #1]
 8001560:	438b      	bics	r3, r1
 8001562:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8001564:	2a03      	cmp	r2, #3
 8001566:	d1b9      	bne.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_FIFO_FULL, BMA400_ENABLE);
 8001568:	7803      	ldrb	r3, [r0, #0]
 800156a:	2220      	movs	r2, #32
 800156c:	4313      	orrs	r3, r2
 800156e:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_FIFO_FULL, BMA400_ENABLE);
 8001570:	7843      	ldrb	r3, [r0, #1]
 8001572:	4313      	orrs	r3, r2
 8001574:	7043      	strb	r3, [r0, #1]
 8001576:	e7b1      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_FIFO_FULL, BMA400_ENABLE);
 8001578:	7803      	ldrb	r3, [r0, #0]
 800157a:	2120      	movs	r1, #32
 800157c:	430b      	orrs	r3, r1
 800157e:	7003      	strb	r3, [r0, #0]
 8001580:	e7e5      	b.n	800154e <map_int_pin+0x9e>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_FIFO_FULL, BMA400_ENABLE);
 8001582:	7843      	ldrb	r3, [r0, #1]
 8001584:	2120      	movs	r1, #32
 8001586:	430b      	orrs	r3, r1
 8001588:	7043      	strb	r3, [r0, #1]
 800158a:	e7e2      	b.n	8001552 <map_int_pin+0xa2>
            if (int_map == BMA400_INT_CHANNEL_1)
 800158c:	2a01      	cmp	r2, #1
 800158e:	d014      	beq.n	80015ba <map_int_pin+0x10a>
            if (int_map == BMA400_INT_CHANNEL_2)
 8001590:	2a02      	cmp	r2, #2
 8001592:	d017      	beq.n	80015c4 <map_int_pin+0x114>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8001594:	2a00      	cmp	r2, #0
 8001596:	d106      	bne.n	80015a6 <map_int_pin+0xf6>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_INT_OVERRUN);
 8001598:	7803      	ldrb	r3, [r0, #0]
 800159a:	2110      	movs	r1, #16
 800159c:	438b      	bics	r3, r1
 800159e:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_INT_OVERRUN);
 80015a0:	7843      	ldrb	r3, [r0, #1]
 80015a2:	438b      	bics	r3, r1
 80015a4:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 80015a6:	2a03      	cmp	r2, #3
 80015a8:	d198      	bne.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_INT_OVERRUN, BMA400_ENABLE);
 80015aa:	7803      	ldrb	r3, [r0, #0]
 80015ac:	2210      	movs	r2, #16
 80015ae:	4313      	orrs	r3, r2
 80015b0:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_INT_OVERRUN, BMA400_ENABLE);
 80015b2:	7843      	ldrb	r3, [r0, #1]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	7043      	strb	r3, [r0, #1]
 80015b8:	e790      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_INT_OVERRUN, BMA400_ENABLE);
 80015ba:	7803      	ldrb	r3, [r0, #0]
 80015bc:	2110      	movs	r1, #16
 80015be:	430b      	orrs	r3, r1
 80015c0:	7003      	strb	r3, [r0, #0]
 80015c2:	e7e5      	b.n	8001590 <map_int_pin+0xe0>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_INT_OVERRUN, BMA400_ENABLE);
 80015c4:	7843      	ldrb	r3, [r0, #1]
 80015c6:	2110      	movs	r1, #16
 80015c8:	430b      	orrs	r3, r1
 80015ca:	7043      	strb	r3, [r0, #1]
 80015cc:	e7e2      	b.n	8001594 <map_int_pin+0xe4>
            if (int_map == BMA400_INT_CHANNEL_1)
 80015ce:	2a01      	cmp	r2, #1
 80015d0:	d015      	beq.n	80015fe <map_int_pin+0x14e>
            if (int_map == BMA400_INT_CHANNEL_2)
 80015d2:	2a02      	cmp	r2, #2
 80015d4:	d018      	beq.n	8001608 <map_int_pin+0x158>
            if (int_map == BMA400_UNMAP_INT_PIN)
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d106      	bne.n	80015e8 <map_int_pin+0x138>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_GEN2);
 80015da:	7803      	ldrb	r3, [r0, #0]
 80015dc:	2108      	movs	r1, #8
 80015de:	438b      	bics	r3, r1
 80015e0:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_GEN2);
 80015e2:	7843      	ldrb	r3, [r0, #1]
 80015e4:	438b      	bics	r3, r1
 80015e6:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 80015e8:	2a03      	cmp	r2, #3
 80015ea:	d000      	beq.n	80015ee <map_int_pin+0x13e>
 80015ec:	e776      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_GEN2, BMA400_ENABLE);
 80015ee:	7803      	ldrb	r3, [r0, #0]
 80015f0:	2208      	movs	r2, #8
 80015f2:	4313      	orrs	r3, r2
 80015f4:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_GEN2, BMA400_ENABLE);
 80015f6:	7843      	ldrb	r3, [r0, #1]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	7043      	strb	r3, [r0, #1]
 80015fc:	e76e      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_GEN2, BMA400_ENABLE);
 80015fe:	7803      	ldrb	r3, [r0, #0]
 8001600:	2108      	movs	r1, #8
 8001602:	430b      	orrs	r3, r1
 8001604:	7003      	strb	r3, [r0, #0]
 8001606:	e7e4      	b.n	80015d2 <map_int_pin+0x122>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_GEN2, BMA400_ENABLE);
 8001608:	7843      	ldrb	r3, [r0, #1]
 800160a:	2108      	movs	r1, #8
 800160c:	430b      	orrs	r3, r1
 800160e:	7043      	strb	r3, [r0, #1]
 8001610:	e7e1      	b.n	80015d6 <map_int_pin+0x126>
            if (int_map == BMA400_INT_CHANNEL_1)
 8001612:	2a01      	cmp	r2, #1
 8001614:	d015      	beq.n	8001642 <map_int_pin+0x192>
            if (int_map == BMA400_INT_CHANNEL_2)
 8001616:	2a02      	cmp	r2, #2
 8001618:	d018      	beq.n	800164c <map_int_pin+0x19c>
            if (int_map == BMA400_UNMAP_INT_PIN)
 800161a:	2a00      	cmp	r2, #0
 800161c:	d106      	bne.n	800162c <map_int_pin+0x17c>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_GEN1);
 800161e:	7803      	ldrb	r3, [r0, #0]
 8001620:	2104      	movs	r1, #4
 8001622:	438b      	bics	r3, r1
 8001624:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_GEN1);
 8001626:	7843      	ldrb	r3, [r0, #1]
 8001628:	438b      	bics	r3, r1
 800162a:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 800162c:	2a03      	cmp	r2, #3
 800162e:	d000      	beq.n	8001632 <map_int_pin+0x182>
 8001630:	e754      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_GEN1, BMA400_ENABLE);
 8001632:	7803      	ldrb	r3, [r0, #0]
 8001634:	2204      	movs	r2, #4
 8001636:	4313      	orrs	r3, r2
 8001638:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_GEN1, BMA400_ENABLE);
 800163a:	7843      	ldrb	r3, [r0, #1]
 800163c:	4313      	orrs	r3, r2
 800163e:	7043      	strb	r3, [r0, #1]
 8001640:	e74c      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_GEN1, BMA400_ENABLE);
 8001642:	7803      	ldrb	r3, [r0, #0]
 8001644:	2104      	movs	r1, #4
 8001646:	430b      	orrs	r3, r1
 8001648:	7003      	strb	r3, [r0, #0]
 800164a:	e7e4      	b.n	8001616 <map_int_pin+0x166>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_GEN1, BMA400_ENABLE);
 800164c:	7843      	ldrb	r3, [r0, #1]
 800164e:	2104      	movs	r1, #4
 8001650:	430b      	orrs	r3, r1
 8001652:	7043      	strb	r3, [r0, #1]
 8001654:	e7e1      	b.n	800161a <map_int_pin+0x16a>
            if (int_map == BMA400_INT_CHANNEL_1)
 8001656:	2a01      	cmp	r2, #1
 8001658:	d015      	beq.n	8001686 <map_int_pin+0x1d6>
            if (int_map == BMA400_INT_CHANNEL_2)
 800165a:	2a02      	cmp	r2, #2
 800165c:	d018      	beq.n	8001690 <map_int_pin+0x1e0>
            if (int_map == BMA400_UNMAP_INT_PIN)
 800165e:	2a00      	cmp	r2, #0
 8001660:	d106      	bne.n	8001670 <map_int_pin+0x1c0>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_ORIENT_CH);
 8001662:	7803      	ldrb	r3, [r0, #0]
 8001664:	2102      	movs	r1, #2
 8001666:	438b      	bics	r3, r1
 8001668:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_ORIENT_CH);
 800166a:	7843      	ldrb	r3, [r0, #1]
 800166c:	438b      	bics	r3, r1
 800166e:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8001670:	2a03      	cmp	r2, #3
 8001672:	d000      	beq.n	8001676 <map_int_pin+0x1c6>
 8001674:	e732      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_ORIENT_CH, BMA400_ENABLE);
 8001676:	7803      	ldrb	r3, [r0, #0]
 8001678:	2202      	movs	r2, #2
 800167a:	4313      	orrs	r3, r2
 800167c:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_ORIENT_CH, BMA400_ENABLE);
 800167e:	7843      	ldrb	r3, [r0, #1]
 8001680:	4313      	orrs	r3, r2
 8001682:	7043      	strb	r3, [r0, #1]
 8001684:	e72a      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_ORIENT_CH, BMA400_ENABLE);
 8001686:	7803      	ldrb	r3, [r0, #0]
 8001688:	2102      	movs	r1, #2
 800168a:	430b      	orrs	r3, r1
 800168c:	7003      	strb	r3, [r0, #0]
 800168e:	e7e4      	b.n	800165a <map_int_pin+0x1aa>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_ORIENT_CH, BMA400_ENABLE);
 8001690:	7843      	ldrb	r3, [r0, #1]
 8001692:	2102      	movs	r1, #2
 8001694:	430b      	orrs	r3, r1
 8001696:	7043      	strb	r3, [r0, #1]
 8001698:	e7e1      	b.n	800165e <map_int_pin+0x1ae>
            if (int_map == BMA400_INT_CHANNEL_1)
 800169a:	2a01      	cmp	r2, #1
 800169c:	d015      	beq.n	80016ca <map_int_pin+0x21a>
            if (int_map == BMA400_INT_CHANNEL_2)
 800169e:	2a02      	cmp	r2, #2
 80016a0:	d018      	beq.n	80016d4 <map_int_pin+0x224>
            if (int_map == BMA400_UNMAP_INT_PIN)
 80016a2:	2a00      	cmp	r2, #0
 80016a4:	d106      	bne.n	80016b4 <map_int_pin+0x204>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_WAKEUP_INT);
 80016a6:	7803      	ldrb	r3, [r0, #0]
 80016a8:	2101      	movs	r1, #1
 80016aa:	438b      	bics	r3, r1
 80016ac:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_WAKEUP_INT);
 80016ae:	7843      	ldrb	r3, [r0, #1]
 80016b0:	438b      	bics	r3, r1
 80016b2:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 80016b4:	2a03      	cmp	r2, #3
 80016b6:	d000      	beq.n	80016ba <map_int_pin+0x20a>
 80016b8:	e710      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_EN_WAKEUP_INT, BMA400_ENABLE);
 80016ba:	7803      	ldrb	r3, [r0, #0]
 80016bc:	2201      	movs	r2, #1
 80016be:	4313      	orrs	r3, r2
 80016c0:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_EN_WAKEUP_INT, BMA400_ENABLE);
 80016c2:	7843      	ldrb	r3, [r0, #1]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	7043      	strb	r3, [r0, #1]
 80016c8:	e708      	b.n	80014dc <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_EN_WAKEUP_INT, BMA400_ENABLE);
 80016ca:	7803      	ldrb	r3, [r0, #0]
 80016cc:	2101      	movs	r1, #1
 80016ce:	430b      	orrs	r3, r1
 80016d0:	7003      	strb	r3, [r0, #0]
 80016d2:	e7e4      	b.n	800169e <map_int_pin+0x1ee>
                data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_EN_WAKEUP_INT, BMA400_ENABLE);
 80016d4:	7843      	ldrb	r3, [r0, #1]
 80016d6:	2101      	movs	r1, #1
 80016d8:	430b      	orrs	r3, r1
 80016da:	7043      	strb	r3, [r0, #1]
 80016dc:	e7e1      	b.n	80016a2 <map_int_pin+0x1f2>
            if (int_map == BMA400_INT_CHANNEL_1)
 80016de:	2a01      	cmp	r2, #1
 80016e0:	d017      	beq.n	8001712 <map_int_pin+0x262>
            if (int_map == BMA400_INT_CHANNEL_2)
 80016e2:	2a02      	cmp	r2, #2
 80016e4:	d01a      	beq.n	800171c <map_int_pin+0x26c>
            if (int_map == BMA400_UNMAP_INT_PIN)
 80016e6:	2a00      	cmp	r2, #0
 80016e8:	d107      	bne.n	80016fa <map_int_pin+0x24a>
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_ACTCH_MAP_INT1);
 80016ea:	7881      	ldrb	r1, [r0, #2]
 80016ec:	2308      	movs	r3, #8
 80016ee:	000c      	movs	r4, r1
 80016f0:	439c      	bics	r4, r3
 80016f2:	7084      	strb	r4, [r0, #2]
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_ACTCH_MAP_INT2);
 80016f4:	2377      	movs	r3, #119	@ 0x77
 80016f6:	400b      	ands	r3, r1
 80016f8:	7083      	strb	r3, [r0, #2]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 80016fa:	2a03      	cmp	r2, #3
 80016fc:	d000      	beq.n	8001700 <map_int_pin+0x250>
 80016fe:	e6ed      	b.n	80014dc <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_ACTCH_MAP_INT1, BMA400_ENABLE);
 8001700:	7882      	ldrb	r2, [r0, #2]
 8001702:	2308      	movs	r3, #8
 8001704:	4313      	orrs	r3, r2
 8001706:	7083      	strb	r3, [r0, #2]
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_ACTCH_MAP_INT2, BMA400_ENABLE);
 8001708:	2378      	movs	r3, #120	@ 0x78
 800170a:	425b      	negs	r3, r3
 800170c:	4313      	orrs	r3, r2
 800170e:	7083      	strb	r3, [r0, #2]
 8001710:	e6e4      	b.n	80014dc <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_ACTCH_MAP_INT1, BMA400_ENABLE);
 8001712:	7883      	ldrb	r3, [r0, #2]
 8001714:	2108      	movs	r1, #8
 8001716:	430b      	orrs	r3, r1
 8001718:	7083      	strb	r3, [r0, #2]
 800171a:	e7e2      	b.n	80016e2 <map_int_pin+0x232>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_ACTCH_MAP_INT2, BMA400_ENABLE);
 800171c:	7881      	ldrb	r1, [r0, #2]
 800171e:	2380      	movs	r3, #128	@ 0x80
 8001720:	425b      	negs	r3, r3
 8001722:	430b      	orrs	r3, r1
 8001724:	7083      	strb	r3, [r0, #2]
 8001726:	e7de      	b.n	80016e6 <map_int_pin+0x236>
            if (int_map == BMA400_INT_CHANNEL_1)
 8001728:	2a01      	cmp	r2, #1
 800172a:	d016      	beq.n	800175a <map_int_pin+0x2aa>
            if (int_map == BMA400_INT_CHANNEL_2)
 800172c:	2a02      	cmp	r2, #2
 800172e:	d019      	beq.n	8001764 <map_int_pin+0x2b4>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8001730:	2a00      	cmp	r2, #0
 8001732:	d107      	bne.n	8001744 <map_int_pin+0x294>
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_TAP_MAP_INT1);
 8001734:	7883      	ldrb	r3, [r0, #2]
 8001736:	2104      	movs	r1, #4
 8001738:	001c      	movs	r4, r3
 800173a:	438c      	bics	r4, r1
 800173c:	7084      	strb	r4, [r0, #2]
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_TAP_MAP_INT2);
 800173e:	2144      	movs	r1, #68	@ 0x44
 8001740:	438b      	bics	r3, r1
 8001742:	7083      	strb	r3, [r0, #2]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8001744:	2a03      	cmp	r2, #3
 8001746:	d000      	beq.n	800174a <map_int_pin+0x29a>
 8001748:	e6c8      	b.n	80014dc <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_TAP_MAP_INT1, BMA400_ENABLE);
 800174a:	7883      	ldrb	r3, [r0, #2]
 800174c:	2204      	movs	r2, #4
 800174e:	431a      	orrs	r2, r3
 8001750:	7082      	strb	r2, [r0, #2]
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_TAP_MAP_INT2, BMA400_ENABLE);
 8001752:	2244      	movs	r2, #68	@ 0x44
 8001754:	4313      	orrs	r3, r2
 8001756:	7083      	strb	r3, [r0, #2]
 8001758:	e6c0      	b.n	80014dc <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_TAP_MAP_INT1, BMA400_ENABLE);
 800175a:	7883      	ldrb	r3, [r0, #2]
 800175c:	2104      	movs	r1, #4
 800175e:	430b      	orrs	r3, r1
 8001760:	7083      	strb	r3, [r0, #2]
 8001762:	e7e3      	b.n	800172c <map_int_pin+0x27c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_TAP_MAP_INT2, BMA400_ENABLE);
 8001764:	7883      	ldrb	r3, [r0, #2]
 8001766:	2140      	movs	r1, #64	@ 0x40
 8001768:	430b      	orrs	r3, r1
 800176a:	7083      	strb	r3, [r0, #2]
 800176c:	e7e0      	b.n	8001730 <map_int_pin+0x280>
            if (int_map == BMA400_INT_CHANNEL_1)
 800176e:	2a01      	cmp	r2, #1
 8001770:	d018      	beq.n	80017a4 <map_int_pin+0x2f4>
            if (int_map == BMA400_INT_CHANNEL_2)
 8001772:	2a02      	cmp	r2, #2
 8001774:	d01b      	beq.n	80017ae <map_int_pin+0x2fe>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8001776:	2a00      	cmp	r2, #0
 8001778:	d107      	bne.n	800178a <map_int_pin+0x2da>
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_EN_STEP_INT);
 800177a:	7883      	ldrb	r3, [r0, #2]
 800177c:	2101      	movs	r1, #1
 800177e:	001c      	movs	r4, r3
 8001780:	438c      	bics	r4, r1
 8001782:	7084      	strb	r4, [r0, #2]
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_STEP_MAP_INT2);
 8001784:	2111      	movs	r1, #17
 8001786:	438b      	bics	r3, r1
 8001788:	7083      	strb	r3, [r0, #2]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 800178a:	2a03      	cmp	r2, #3
 800178c:	d000      	beq.n	8001790 <map_int_pin+0x2e0>
 800178e:	e6a5      	b.n	80014dc <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS_POS_0(data_array[2], BMA400_EN_STEP_INT, BMA400_ENABLE);
 8001790:	7883      	ldrb	r3, [r0, #2]
 8001792:	2201      	movs	r2, #1
 8001794:	431a      	orrs	r2, r3
 8001796:	7082      	strb	r2, [r0, #2]
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_STEP_MAP_INT2, BMA400_ENABLE);
 8001798:	2211      	movs	r2, #17
 800179a:	4313      	orrs	r3, r2
 800179c:	7083      	strb	r3, [r0, #2]
}
 800179e:	e69d      	b.n	80014dc <map_int_pin+0x2c>
 80017a0:	080055fc 	.word	0x080055fc
                data_array[2] = BMA400_SET_BITS_POS_0(data_array[2], BMA400_EN_STEP_INT, BMA400_ENABLE);
 80017a4:	7883      	ldrb	r3, [r0, #2]
 80017a6:	2101      	movs	r1, #1
 80017a8:	430b      	orrs	r3, r1
 80017aa:	7083      	strb	r3, [r0, #2]
 80017ac:	e7e1      	b.n	8001772 <map_int_pin+0x2c2>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_STEP_MAP_INT2, BMA400_ENABLE);
 80017ae:	7883      	ldrb	r3, [r0, #2]
 80017b0:	2110      	movs	r1, #16
 80017b2:	430b      	orrs	r3, r1
 80017b4:	7083      	strb	r3, [r0, #2]
 80017b6:	e7de      	b.n	8001776 <map_int_pin+0x2c6>

080017b8 <check_frame_available>:
static void check_frame_available(const struct bma400_fifo_data *fifo,
                                  uint8_t *frame_available,
                                  uint8_t accel_width,
                                  uint8_t data_en,
                                  uint16_t *data_index)
{
 80017b8:	b510      	push	{r4, lr}
    switch (data_en)
 80017ba:	2b48      	cmp	r3, #72	@ 0x48
 80017bc:	d100      	bne.n	80017c0 <check_frame_available+0x8>
 80017be:	e05e      	b.n	800187e <check_frame_available+0xc6>
 80017c0:	d35c      	bcc.n	800187c <check_frame_available+0xc4>
 80017c2:	2ba0      	cmp	r3, #160	@ 0xa0
 80017c4:	d85a      	bhi.n	800187c <check_frame_available+0xc4>
 80017c6:	2b82      	cmp	r3, #130	@ 0x82
 80017c8:	d358      	bcc.n	800187c <check_frame_available+0xc4>
 80017ca:	337e      	adds	r3, #126	@ 0x7e
 80017cc:	b2dc      	uxtb	r4, r3
 80017ce:	2c1e      	cmp	r4, #30
 80017d0:	d854      	bhi.n	800187c <check_frame_available+0xc4>
 80017d2:	00a3      	lsls	r3, r4, #2
 80017d4:	4c2f      	ldr	r4, [pc, #188]	@ (8001894 <check_frame_available+0xdc>)
 80017d6:	58e3      	ldr	r3, [r4, r3]
 80017d8:	469f      	mov	pc, r3
    {
        case BMA400_FIFO_XYZ_ENABLE:

            /* Handling case of 12 bit/ 8 bit data available in FIFO */
            if (accel_width == BMA400_12_BIT_FIFO_DATA)
 80017da:	2a01      	cmp	r2, #1
 80017dc:	d00a      	beq.n	80017f4 <check_frame_available+0x3c>
                    /* Partial frame available */
                    *data_index = fifo->length;
                    *frame_available = BMA400_DISABLE;
                }
            }
            else if ((*data_index + 3) > fifo->length)
 80017de:	9b02      	ldr	r3, [sp, #8]
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	3302      	adds	r3, #2
 80017e4:	8882      	ldrh	r2, [r0, #4]
 80017e6:	4293      	cmp	r3, r2
 80017e8:	db48      	blt.n	800187c <check_frame_available+0xc4>
            {
                /* Partial frame available */
                *data_index = fifo->length;
 80017ea:	9b02      	ldr	r3, [sp, #8]
 80017ec:	801a      	strh	r2, [r3, #0]
                *frame_available = BMA400_DISABLE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	700b      	strb	r3, [r1, #0]
 80017f2:	e043      	b.n	800187c <check_frame_available+0xc4>
                if ((*data_index + 6) > fifo->length)
 80017f4:	9b02      	ldr	r3, [sp, #8]
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	3305      	adds	r3, #5
 80017fa:	8882      	ldrh	r2, [r0, #4]
 80017fc:	4293      	cmp	r3, r2
 80017fe:	db3d      	blt.n	800187c <check_frame_available+0xc4>
                    *data_index = fifo->length;
 8001800:	9b02      	ldr	r3, [sp, #8]
 8001802:	801a      	strh	r2, [r3, #0]
                    *frame_available = BMA400_DISABLE;
 8001804:	2300      	movs	r3, #0
 8001806:	700b      	strb	r3, [r1, #0]
 8001808:	e038      	b.n	800187c <check_frame_available+0xc4>
        case BMA400_FIFO_X_ENABLE:
        case BMA400_FIFO_Y_ENABLE:
        case BMA400_FIFO_Z_ENABLE:

            /* Handling case of 12 bit/ 8 bit data available in FIFO */
            if (accel_width == BMA400_12_BIT_FIFO_DATA)
 800180a:	2a01      	cmp	r2, #1
 800180c:	d009      	beq.n	8001822 <check_frame_available+0x6a>
                    /* Partial frame available */
                    *data_index = fifo->length;
                    *frame_available = BMA400_DISABLE;
                }
            }
            else if ((*data_index + 1) > fifo->length)
 800180e:	9b02      	ldr	r3, [sp, #8]
 8001810:	881a      	ldrh	r2, [r3, #0]
 8001812:	8883      	ldrh	r3, [r0, #4]
 8001814:	429a      	cmp	r2, r3
 8001816:	d331      	bcc.n	800187c <check_frame_available+0xc4>
            {
                /* Partial frame available */
                *data_index = fifo->length;
 8001818:	9a02      	ldr	r2, [sp, #8]
 800181a:	8013      	strh	r3, [r2, #0]
                *frame_available = BMA400_DISABLE;
 800181c:	2300      	movs	r3, #0
 800181e:	700b      	strb	r3, [r1, #0]
 8001820:	e02c      	b.n	800187c <check_frame_available+0xc4>
                if ((*data_index + 2) > fifo->length)
 8001822:	9b02      	ldr	r3, [sp, #8]
 8001824:	881b      	ldrh	r3, [r3, #0]
 8001826:	3301      	adds	r3, #1
 8001828:	8882      	ldrh	r2, [r0, #4]
 800182a:	4293      	cmp	r3, r2
 800182c:	db26      	blt.n	800187c <check_frame_available+0xc4>
                    *data_index = fifo->length;
 800182e:	9b02      	ldr	r3, [sp, #8]
 8001830:	801a      	strh	r2, [r3, #0]
                    *frame_available = BMA400_DISABLE;
 8001832:	2300      	movs	r3, #0
 8001834:	700b      	strb	r3, [r1, #0]
 8001836:	e021      	b.n	800187c <check_frame_available+0xc4>
        case BMA400_FIFO_XY_ENABLE:
        case BMA400_FIFO_YZ_ENABLE:
        case BMA400_FIFO_XZ_ENABLE:

            /* Handling case of 12 bit/ 8 bit data available in FIFO */
            if (accel_width == BMA400_12_BIT_FIFO_DATA)
 8001838:	2a01      	cmp	r2, #1
 800183a:	d00a      	beq.n	8001852 <check_frame_available+0x9a>
                    /* Partial frame available */
                    *data_index = fifo->length;
                    *frame_available = BMA400_DISABLE;
                }
            }
            else if ((*data_index + 2) > fifo->length)
 800183c:	9b02      	ldr	r3, [sp, #8]
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	3301      	adds	r3, #1
 8001842:	8882      	ldrh	r2, [r0, #4]
 8001844:	4293      	cmp	r3, r2
 8001846:	db19      	blt.n	800187c <check_frame_available+0xc4>
            {
                /* Partial frame available */
                *data_index = fifo->length;
 8001848:	9b02      	ldr	r3, [sp, #8]
 800184a:	801a      	strh	r2, [r3, #0]
                *frame_available = BMA400_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	700b      	strb	r3, [r1, #0]
 8001850:	e014      	b.n	800187c <check_frame_available+0xc4>
                if ((*data_index + 4) > fifo->length)
 8001852:	9b02      	ldr	r3, [sp, #8]
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	3303      	adds	r3, #3
 8001858:	8882      	ldrh	r2, [r0, #4]
 800185a:	4293      	cmp	r3, r2
 800185c:	db0e      	blt.n	800187c <check_frame_available+0xc4>
                    *data_index = fifo->length;
 800185e:	9b02      	ldr	r3, [sp, #8]
 8001860:	801a      	strh	r2, [r3, #0]
                    *frame_available = BMA400_DISABLE;
 8001862:	2300      	movs	r3, #0
 8001864:	700b      	strb	r3, [r1, #0]
 8001866:	e009      	b.n	800187c <check_frame_available+0xc4>
            }

            break;
        case BMA400_FIFO_SENSOR_TIME:
            if ((*data_index + 3) > fifo->length)
 8001868:	9b02      	ldr	r3, [sp, #8]
 800186a:	881b      	ldrh	r3, [r3, #0]
 800186c:	3302      	adds	r3, #2
 800186e:	8882      	ldrh	r2, [r0, #4]
 8001870:	4293      	cmp	r3, r2
 8001872:	db03      	blt.n	800187c <check_frame_available+0xc4>
            {
                /* Partial frame available */
                *data_index = fifo->length;
 8001874:	9b02      	ldr	r3, [sp, #8]
 8001876:	801a      	strh	r2, [r3, #0]
                *frame_available = BMA400_DISABLE;
 8001878:	2300      	movs	r3, #0
 800187a:	700b      	strb	r3, [r1, #0]

            break;
        default:
            break;
    }
}
 800187c:	bd10      	pop	{r4, pc}
            if ((*data_index + 1) > fifo->length)
 800187e:	9b02      	ldr	r3, [sp, #8]
 8001880:	881a      	ldrh	r2, [r3, #0]
 8001882:	8883      	ldrh	r3, [r0, #4]
 8001884:	429a      	cmp	r2, r3
 8001886:	d3f9      	bcc.n	800187c <check_frame_available+0xc4>
                *data_index = fifo->length;
 8001888:	9a02      	ldr	r2, [sp, #8]
 800188a:	8013      	strh	r3, [r2, #0]
                *frame_available = BMA400_DISABLE;
 800188c:	2300      	movs	r3, #0
 800188e:	700b      	strb	r3, [r1, #0]
}
 8001890:	e7f4      	b.n	800187c <check_frame_available+0xc4>
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	0800562c 	.word	0x0800562c

08001898 <unpack_accel>:
static void unpack_accel(const struct bma400_fifo_data *fifo,
                         struct bma400_fifo_sensor_data *accel_data,
                         uint16_t *data_index,
                         uint8_t accel_width,
                         uint8_t frame_header)
{
 8001898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800189a:	ac05      	add	r4, sp, #20
 800189c:	7824      	ldrb	r4, [r4, #0]
    uint8_t data_lsb;
    uint8_t data_msb;

    /* Header information of enabled axes */
    frame_header = frame_header & BMA400_FIFO_DATA_EN_MASK;
    if (accel_width == BMA400_12_BIT_FIFO_DATA)
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d011      	beq.n	80018c6 <unpack_accel+0x2e>
            accel_data->z = 0;
        }
    }
    else
    {
        if (frame_header & BMA400_FIFO_X_ENABLE)
 80018a2:	07a3      	lsls	r3, r4, #30
 80018a4:	d561      	bpl.n	800196a <unpack_accel+0xd2>
        {
            /* Accel x data */
            data_msb = fifo->data[(*data_index)++];
 80018a6:	6805      	ldr	r5, [r0, #0]
 80018a8:	8813      	ldrh	r3, [r2, #0]
 80018aa:	1c5e      	adds	r6, r3, #1
 80018ac:	8016      	strh	r6, [r2, #0]
            accel_data->x = (int16_t)((uint16_t)(data_msb << 4));
 80018ae:	5ceb      	ldrb	r3, [r5, r3]
 80018b0:	011b      	lsls	r3, r3, #4
 80018b2:	800b      	strh	r3, [r1, #0]
            if (accel_data->x > 2047)
 80018b4:	2580      	movs	r5, #128	@ 0x80
 80018b6:	012d      	lsls	r5, r5, #4
 80018b8:	42ab      	cmp	r3, r5
 80018ba:	db58      	blt.n	800196e <unpack_accel+0xd6>
            {
                /* Computing accel x data negative value */
                accel_data->x = accel_data->x - 4096;
 80018bc:	4d40      	ldr	r5, [pc, #256]	@ (80019c0 <unpack_accel+0x128>)
 80018be:	46ac      	mov	ip, r5
 80018c0:	4463      	add	r3, ip
 80018c2:	800b      	strh	r3, [r1, #0]
 80018c4:	e053      	b.n	800196e <unpack_accel+0xd6>
        if (frame_header & BMA400_FIFO_X_ENABLE)
 80018c6:	07a3      	lsls	r3, r4, #30
 80018c8:	d516      	bpl.n	80018f8 <unpack_accel+0x60>
            data_lsb = fifo->data[(*data_index)++];
 80018ca:	6803      	ldr	r3, [r0, #0]
 80018cc:	8815      	ldrh	r5, [r2, #0]
 80018ce:	1c6e      	adds	r6, r5, #1
 80018d0:	b2b6      	uxth	r6, r6
 80018d2:	8016      	strh	r6, [r2, #0]
 80018d4:	5d5b      	ldrb	r3, [r3, r5]
            data_msb = fifo->data[(*data_index)++];
 80018d6:	6807      	ldr	r7, [r0, #0]
 80018d8:	3502      	adds	r5, #2
 80018da:	8015      	strh	r5, [r2, #0]
 80018dc:	5dbd      	ldrb	r5, [r7, r6]
            accel_data->x = (int16_t)(((uint16_t)(data_msb << 4)) | data_lsb);
 80018de:	012d      	lsls	r5, r5, #4
 80018e0:	001e      	movs	r6, r3
 80018e2:	432e      	orrs	r6, r5
 80018e4:	800e      	strh	r6, [r1, #0]
            if (accel_data->x > 2047)
 80018e6:	2580      	movs	r5, #128	@ 0x80
 80018e8:	012d      	lsls	r5, r5, #4
 80018ea:	42ae      	cmp	r6, r5
 80018ec:	db06      	blt.n	80018fc <unpack_accel+0x64>
                accel_data->x = accel_data->x - 4096;
 80018ee:	4b34      	ldr	r3, [pc, #208]	@ (80019c0 <unpack_accel+0x128>)
 80018f0:	469c      	mov	ip, r3
 80018f2:	4466      	add	r6, ip
 80018f4:	800e      	strh	r6, [r1, #0]
 80018f6:	e001      	b.n	80018fc <unpack_accel+0x64>
            accel_data->x = 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	800b      	strh	r3, [r1, #0]
        if (frame_header & BMA400_FIFO_Y_ENABLE)
 80018fc:	0763      	lsls	r3, r4, #29
 80018fe:	d516      	bpl.n	800192e <unpack_accel+0x96>
            data_lsb = fifo->data[(*data_index)++];
 8001900:	6803      	ldr	r3, [r0, #0]
 8001902:	8815      	ldrh	r5, [r2, #0]
 8001904:	1c6e      	adds	r6, r5, #1
 8001906:	b2b6      	uxth	r6, r6
 8001908:	8016      	strh	r6, [r2, #0]
 800190a:	5d5b      	ldrb	r3, [r3, r5]
            data_msb = fifo->data[(*data_index)++];
 800190c:	6807      	ldr	r7, [r0, #0]
 800190e:	3502      	adds	r5, #2
 8001910:	8015      	strh	r5, [r2, #0]
 8001912:	5dbd      	ldrb	r5, [r7, r6]
            accel_data->y = (int16_t)(((uint16_t)(data_msb << 4)) | data_lsb);
 8001914:	012d      	lsls	r5, r5, #4
 8001916:	001e      	movs	r6, r3
 8001918:	432e      	orrs	r6, r5
 800191a:	804e      	strh	r6, [r1, #2]
            if (accel_data->y > 2047)
 800191c:	2580      	movs	r5, #128	@ 0x80
 800191e:	012d      	lsls	r5, r5, #4
 8001920:	42ae      	cmp	r6, r5
 8001922:	db06      	blt.n	8001932 <unpack_accel+0x9a>
                accel_data->y = accel_data->y - 4096;
 8001924:	4b26      	ldr	r3, [pc, #152]	@ (80019c0 <unpack_accel+0x128>)
 8001926:	469c      	mov	ip, r3
 8001928:	4466      	add	r6, ip
 800192a:	804e      	strh	r6, [r1, #2]
 800192c:	e001      	b.n	8001932 <unpack_accel+0x9a>
            accel_data->y = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	804b      	strh	r3, [r1, #2]
        if (frame_header & BMA400_FIFO_Z_ENABLE)
 8001932:	0724      	lsls	r4, r4, #28
 8001934:	d516      	bpl.n	8001964 <unpack_accel+0xcc>
            data_lsb = fifo->data[(*data_index)++];
 8001936:	6803      	ldr	r3, [r0, #0]
 8001938:	8814      	ldrh	r4, [r2, #0]
 800193a:	1c65      	adds	r5, r4, #1
 800193c:	b2ad      	uxth	r5, r5
 800193e:	8015      	strh	r5, [r2, #0]
 8001940:	5d1b      	ldrb	r3, [r3, r4]
            data_msb = fifo->data[(*data_index)++];
 8001942:	6800      	ldr	r0, [r0, #0]
 8001944:	3402      	adds	r4, #2
 8001946:	8014      	strh	r4, [r2, #0]
 8001948:	5d42      	ldrb	r2, [r0, r5]
            accel_data->z = (int16_t)(((uint16_t)(data_msb << 4)) | data_lsb);
 800194a:	0112      	lsls	r2, r2, #4
 800194c:	0018      	movs	r0, r3
 800194e:	4310      	orrs	r0, r2
 8001950:	8088      	strh	r0, [r1, #4]
            if (accel_data->z > 2047)
 8001952:	2280      	movs	r2, #128	@ 0x80
 8001954:	0112      	lsls	r2, r2, #4
 8001956:	4290      	cmp	r0, r2
 8001958:	db31      	blt.n	80019be <unpack_accel+0x126>
                accel_data->z = accel_data->z - 4096;
 800195a:	4b19      	ldr	r3, [pc, #100]	@ (80019c0 <unpack_accel+0x128>)
 800195c:	469c      	mov	ip, r3
 800195e:	4460      	add	r0, ip
 8001960:	8088      	strh	r0, [r1, #4]
 8001962:	e02c      	b.n	80019be <unpack_accel+0x126>
            accel_data->z = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	808b      	strh	r3, [r1, #4]
 8001968:	e029      	b.n	80019be <unpack_accel+0x126>
            }
        }
        else
        {
            /* Accel x not available */
            accel_data->x = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	800b      	strh	r3, [r1, #0]
        }

        if (frame_header & BMA400_FIFO_Y_ENABLE)
 800196e:	0763      	lsls	r3, r4, #29
 8001970:	d50f      	bpl.n	8001992 <unpack_accel+0xfa>
        {
            /* Accel y data */
            data_msb = fifo->data[(*data_index)++];
 8001972:	6805      	ldr	r5, [r0, #0]
 8001974:	8813      	ldrh	r3, [r2, #0]
 8001976:	1c5e      	adds	r6, r3, #1
 8001978:	8016      	strh	r6, [r2, #0]
            accel_data->y = (int16_t)((uint16_t)(data_msb << 4));
 800197a:	5ceb      	ldrb	r3, [r5, r3]
 800197c:	011b      	lsls	r3, r3, #4
 800197e:	804b      	strh	r3, [r1, #2]
            if (accel_data->y > 2047)
 8001980:	2580      	movs	r5, #128	@ 0x80
 8001982:	012d      	lsls	r5, r5, #4
 8001984:	42ab      	cmp	r3, r5
 8001986:	db06      	blt.n	8001996 <unpack_accel+0xfe>
            {
                /* Computing accel y data negative value */
                accel_data->y = accel_data->y - 4096;
 8001988:	4d0d      	ldr	r5, [pc, #52]	@ (80019c0 <unpack_accel+0x128>)
 800198a:	46ac      	mov	ip, r5
 800198c:	4463      	add	r3, ip
 800198e:	804b      	strh	r3, [r1, #2]
 8001990:	e001      	b.n	8001996 <unpack_accel+0xfe>
            }
        }
        else
        {
            /* Accel y not available */
            accel_data->y = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	804b      	strh	r3, [r1, #2]
        }

        if (frame_header & BMA400_FIFO_Z_ENABLE)
 8001996:	0724      	lsls	r4, r4, #28
 8001998:	d50f      	bpl.n	80019ba <unpack_accel+0x122>
        {
            /* Accel z data */
            data_msb = fifo->data[(*data_index)++];
 800199a:	6800      	ldr	r0, [r0, #0]
 800199c:	8813      	ldrh	r3, [r2, #0]
 800199e:	1c5c      	adds	r4, r3, #1
 80019a0:	8014      	strh	r4, [r2, #0]
            accel_data->z = (int16_t)((uint16_t)(data_msb << 4));
 80019a2:	5cc3      	ldrb	r3, [r0, r3]
 80019a4:	011b      	lsls	r3, r3, #4
 80019a6:	808b      	strh	r3, [r1, #4]
            if (accel_data->z > 2047)
 80019a8:	2280      	movs	r2, #128	@ 0x80
 80019aa:	0112      	lsls	r2, r2, #4
 80019ac:	4293      	cmp	r3, r2
 80019ae:	db06      	blt.n	80019be <unpack_accel+0x126>
            {
                /* Computing accel z data negative value */
                accel_data->z = accel_data->z - 4096;
 80019b0:	4a03      	ldr	r2, [pc, #12]	@ (80019c0 <unpack_accel+0x128>)
 80019b2:	4694      	mov	ip, r2
 80019b4:	4463      	add	r3, ip
 80019b6:	808b      	strh	r3, [r1, #4]
 80019b8:	e001      	b.n	80019be <unpack_accel+0x126>
            }
        }
        else
        {
            /* Accel z not available */
            accel_data->z = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	808b      	strh	r3, [r1, #4]
        }
    }
}
 80019be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c0:	fffff000 	.word	0xfffff000

080019c4 <unpack_sensortime_frame>:

static void unpack_sensortime_frame(struct bma400_fifo_data *fifo, uint16_t *data_index)
{
 80019c4:	b510      	push	{r4, lr}
    uint32_t time_msb;
    uint16_t time_lsb;
    uint8_t time_xlsb;

    time_msb = fifo->data[(*data_index) + 2] << 16;
 80019c6:	6802      	ldr	r2, [r0, #0]
 80019c8:	880b      	ldrh	r3, [r1, #0]
 80019ca:	18d2      	adds	r2, r2, r3
 80019cc:	7894      	ldrb	r4, [r2, #2]
 80019ce:	0424      	lsls	r4, r4, #16
    time_lsb = fifo->data[(*data_index) + 1] << 8;
 80019d0:	7853      	ldrb	r3, [r2, #1]
 80019d2:	021b      	lsls	r3, r3, #8
    time_xlsb = fifo->data[(*data_index)];
 80019d4:	7812      	ldrb	r2, [r2, #0]

    /* Sensor time */
    fifo->fifo_sensor_time = (uint32_t)(time_msb | time_lsb | time_xlsb);
 80019d6:	4323      	orrs	r3, r4
 80019d8:	4313      	orrs	r3, r2
 80019da:	6103      	str	r3, [r0, #16]
    *data_index = (*data_index) + 3;
 80019dc:	880b      	ldrh	r3, [r1, #0]
 80019de:	3303      	adds	r3, #3
 80019e0:	800b      	strh	r3, [r1, #0]
}
 80019e2:	bd10      	pop	{r4, pc}

080019e4 <unpack_accel_frame>:
{
 80019e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019e6:	46d6      	mov	lr, sl
 80019e8:	464f      	mov	r7, r9
 80019ea:	4646      	mov	r6, r8
 80019ec:	b5c0      	push	{r6, r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	0007      	movs	r7, r0
 80019f2:	468a      	mov	sl, r1
 80019f4:	4691      	mov	r9, r2
    uint8_t frame_available = BMA400_ENABLE;
 80019f6:	220d      	movs	r2, #13
 80019f8:	446a      	add	r2, sp
 80019fa:	2101      	movs	r1, #1
 80019fc:	7011      	strb	r1, [r2, #0]
    if (fifo->accel_byte_start_idx == 0)
 80019fe:	8942      	ldrh	r2, [r0, #10]
 8001a00:	2a00      	cmp	r2, #0
 8001a02:	d101      	bne.n	8001a08 <unpack_accel_frame+0x24>
        fifo->accel_byte_start_idx = dev->dummy_byte;
 8001a04:	7a1b      	ldrb	r3, [r3, #8]
 8001a06:	8143      	strh	r3, [r0, #10]
    for (data_index = fifo->accel_byte_start_idx; data_index < fifo->length;)
 8001a08:	897a      	ldrh	r2, [r7, #10]
 8001a0a:	230e      	movs	r3, #14
 8001a0c:	446b      	add	r3, sp
 8001a0e:	801a      	strh	r2, [r3, #0]
    uint16_t accel_index = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	4698      	mov	r8, r3
    for (data_index = fifo->accel_byte_start_idx; data_index < fifo->length;)
 8001a14:	e0f7      	b.n	8001c06 <unpack_accel_frame+0x222>
                check_frame_available(fifo, &frame_available, accel_width, BMA400_FIFO_XYZ_ENABLE, &data_index);
 8001a16:	250d      	movs	r5, #13
 8001a18:	446d      	add	r5, sp
 8001a1a:	230e      	movs	r3, #14
 8001a1c:	446b      	add	r3, sp
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	238e      	movs	r3, #142	@ 0x8e
 8001a22:	0032      	movs	r2, r6
 8001a24:	0029      	movs	r1, r5
 8001a26:	0038      	movs	r0, r7
 8001a28:	f7ff fec6 	bl	80017b8 <check_frame_available>
                if (frame_available != BMA400_DISABLE)
 8001a2c:	782b      	ldrb	r3, [r5, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d100      	bne.n	8001a34 <unpack_accel_frame+0x50>
 8001a32:	e0e4      	b.n	8001bfe <unpack_accel_frame+0x21a>
                    unpack_accel(fifo, &accel_data[accel_index], &data_index, accel_width, frame_header);
 8001a34:	4643      	mov	r3, r8
 8001a36:	0059      	lsls	r1, r3, #1
 8001a38:	4441      	add	r1, r8
 8001a3a:	0049      	lsls	r1, r1, #1
 8001a3c:	4451      	add	r1, sl
 8001a3e:	9400      	str	r4, [sp, #0]
 8001a40:	0033      	movs	r3, r6
 8001a42:	220e      	movs	r2, #14
 8001a44:	446a      	add	r2, sp
 8001a46:	0038      	movs	r0, r7
 8001a48:	f7ff ff26 	bl	8001898 <unpack_accel>
                    accel_index++;
 8001a4c:	4643      	mov	r3, r8
 8001a4e:	3301      	adds	r3, #1
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	4698      	mov	r8, r3
 8001a54:	e0d3      	b.n	8001bfe <unpack_accel_frame+0x21a>
                check_frame_available(fifo, &frame_available, accel_width, BMA400_FIFO_X_ENABLE, &data_index);
 8001a56:	250d      	movs	r5, #13
 8001a58:	446d      	add	r5, sp
 8001a5a:	230e      	movs	r3, #14
 8001a5c:	446b      	add	r3, sp
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	2382      	movs	r3, #130	@ 0x82
 8001a62:	0032      	movs	r2, r6
 8001a64:	0029      	movs	r1, r5
 8001a66:	0038      	movs	r0, r7
 8001a68:	f7ff fea6 	bl	80017b8 <check_frame_available>
                if (frame_available != BMA400_DISABLE)
 8001a6c:	782b      	ldrb	r3, [r5, #0]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d100      	bne.n	8001a74 <unpack_accel_frame+0x90>
 8001a72:	e0c4      	b.n	8001bfe <unpack_accel_frame+0x21a>
                    unpack_accel(fifo, &accel_data[accel_index], &data_index, accel_width, frame_header);
 8001a74:	4643      	mov	r3, r8
 8001a76:	0059      	lsls	r1, r3, #1
 8001a78:	4441      	add	r1, r8
 8001a7a:	0049      	lsls	r1, r1, #1
 8001a7c:	4451      	add	r1, sl
 8001a7e:	9400      	str	r4, [sp, #0]
 8001a80:	0033      	movs	r3, r6
 8001a82:	220e      	movs	r2, #14
 8001a84:	446a      	add	r2, sp
 8001a86:	0038      	movs	r0, r7
 8001a88:	f7ff ff06 	bl	8001898 <unpack_accel>
                    accel_index++;
 8001a8c:	4643      	mov	r3, r8
 8001a8e:	3301      	adds	r3, #1
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	4698      	mov	r8, r3
 8001a94:	e0b3      	b.n	8001bfe <unpack_accel_frame+0x21a>
                check_frame_available(fifo, &frame_available, accel_width, BMA400_FIFO_Y_ENABLE, &data_index);
 8001a96:	250d      	movs	r5, #13
 8001a98:	446d      	add	r5, sp
 8001a9a:	230e      	movs	r3, #14
 8001a9c:	446b      	add	r3, sp
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	2384      	movs	r3, #132	@ 0x84
 8001aa2:	0032      	movs	r2, r6
 8001aa4:	0029      	movs	r1, r5
 8001aa6:	0038      	movs	r0, r7
 8001aa8:	f7ff fe86 	bl	80017b8 <check_frame_available>
                if (frame_available != BMA400_DISABLE)
 8001aac:	782b      	ldrb	r3, [r5, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d100      	bne.n	8001ab4 <unpack_accel_frame+0xd0>
 8001ab2:	e0a4      	b.n	8001bfe <unpack_accel_frame+0x21a>
                    unpack_accel(fifo, &accel_data[accel_index], &data_index, accel_width, frame_header);
 8001ab4:	4643      	mov	r3, r8
 8001ab6:	0059      	lsls	r1, r3, #1
 8001ab8:	4441      	add	r1, r8
 8001aba:	0049      	lsls	r1, r1, #1
 8001abc:	4451      	add	r1, sl
 8001abe:	9400      	str	r4, [sp, #0]
 8001ac0:	0033      	movs	r3, r6
 8001ac2:	220e      	movs	r2, #14
 8001ac4:	446a      	add	r2, sp
 8001ac6:	0038      	movs	r0, r7
 8001ac8:	f7ff fee6 	bl	8001898 <unpack_accel>
                    accel_index++;
 8001acc:	4643      	mov	r3, r8
 8001ace:	3301      	adds	r3, #1
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	4698      	mov	r8, r3
 8001ad4:	e093      	b.n	8001bfe <unpack_accel_frame+0x21a>
                check_frame_available(fifo, &frame_available, accel_width, BMA400_FIFO_Z_ENABLE, &data_index);
 8001ad6:	250d      	movs	r5, #13
 8001ad8:	446d      	add	r5, sp
 8001ada:	230e      	movs	r3, #14
 8001adc:	446b      	add	r3, sp
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	2388      	movs	r3, #136	@ 0x88
 8001ae2:	0032      	movs	r2, r6
 8001ae4:	0029      	movs	r1, r5
 8001ae6:	0038      	movs	r0, r7
 8001ae8:	f7ff fe66 	bl	80017b8 <check_frame_available>
                if (frame_available != BMA400_DISABLE)
 8001aec:	782b      	ldrb	r3, [r5, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d100      	bne.n	8001af4 <unpack_accel_frame+0x110>
 8001af2:	e084      	b.n	8001bfe <unpack_accel_frame+0x21a>
                    unpack_accel(fifo, &accel_data[accel_index], &data_index, accel_width, frame_header);
 8001af4:	4643      	mov	r3, r8
 8001af6:	0059      	lsls	r1, r3, #1
 8001af8:	4441      	add	r1, r8
 8001afa:	0049      	lsls	r1, r1, #1
 8001afc:	4451      	add	r1, sl
 8001afe:	9400      	str	r4, [sp, #0]
 8001b00:	0033      	movs	r3, r6
 8001b02:	220e      	movs	r2, #14
 8001b04:	446a      	add	r2, sp
 8001b06:	0038      	movs	r0, r7
 8001b08:	f7ff fec6 	bl	8001898 <unpack_accel>
                    accel_index++;
 8001b0c:	4643      	mov	r3, r8
 8001b0e:	3301      	adds	r3, #1
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	4698      	mov	r8, r3
 8001b14:	e073      	b.n	8001bfe <unpack_accel_frame+0x21a>
                check_frame_available(fifo, &frame_available, accel_width, BMA400_FIFO_XY_ENABLE, &data_index);
 8001b16:	250d      	movs	r5, #13
 8001b18:	446d      	add	r5, sp
 8001b1a:	230e      	movs	r3, #14
 8001b1c:	446b      	add	r3, sp
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	2386      	movs	r3, #134	@ 0x86
 8001b22:	0032      	movs	r2, r6
 8001b24:	0029      	movs	r1, r5
 8001b26:	0038      	movs	r0, r7
 8001b28:	f7ff fe46 	bl	80017b8 <check_frame_available>
                if (frame_available != BMA400_DISABLE)
 8001b2c:	782b      	ldrb	r3, [r5, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d065      	beq.n	8001bfe <unpack_accel_frame+0x21a>
                    unpack_accel(fifo, &accel_data[accel_index], &data_index, accel_width, frame_header);
 8001b32:	4643      	mov	r3, r8
 8001b34:	0059      	lsls	r1, r3, #1
 8001b36:	4441      	add	r1, r8
 8001b38:	0049      	lsls	r1, r1, #1
 8001b3a:	4451      	add	r1, sl
 8001b3c:	9400      	str	r4, [sp, #0]
 8001b3e:	0033      	movs	r3, r6
 8001b40:	220e      	movs	r2, #14
 8001b42:	446a      	add	r2, sp
 8001b44:	0038      	movs	r0, r7
 8001b46:	f7ff fea7 	bl	8001898 <unpack_accel>
                    accel_index++;
 8001b4a:	4643      	mov	r3, r8
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	4698      	mov	r8, r3
 8001b52:	e054      	b.n	8001bfe <unpack_accel_frame+0x21a>
                check_frame_available(fifo, &frame_available, accel_width, BMA400_FIFO_YZ_ENABLE, &data_index);
 8001b54:	250d      	movs	r5, #13
 8001b56:	446d      	add	r5, sp
 8001b58:	230e      	movs	r3, #14
 8001b5a:	446b      	add	r3, sp
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	238c      	movs	r3, #140	@ 0x8c
 8001b60:	0032      	movs	r2, r6
 8001b62:	0029      	movs	r1, r5
 8001b64:	0038      	movs	r0, r7
 8001b66:	f7ff fe27 	bl	80017b8 <check_frame_available>
                if (frame_available != BMA400_DISABLE)
 8001b6a:	782b      	ldrb	r3, [r5, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d046      	beq.n	8001bfe <unpack_accel_frame+0x21a>
                    unpack_accel(fifo, &accel_data[accel_index], &data_index, accel_width, frame_header);
 8001b70:	4643      	mov	r3, r8
 8001b72:	0059      	lsls	r1, r3, #1
 8001b74:	4441      	add	r1, r8
 8001b76:	0049      	lsls	r1, r1, #1
 8001b78:	4451      	add	r1, sl
 8001b7a:	9400      	str	r4, [sp, #0]
 8001b7c:	0033      	movs	r3, r6
 8001b7e:	220e      	movs	r2, #14
 8001b80:	446a      	add	r2, sp
 8001b82:	0038      	movs	r0, r7
 8001b84:	f7ff fe88 	bl	8001898 <unpack_accel>
                    accel_index++;
 8001b88:	4643      	mov	r3, r8
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	4698      	mov	r8, r3
 8001b90:	e035      	b.n	8001bfe <unpack_accel_frame+0x21a>
                check_frame_available(fifo, &frame_available, accel_width, BMA400_FIFO_YZ_ENABLE, &data_index);
 8001b92:	250d      	movs	r5, #13
 8001b94:	446d      	add	r5, sp
 8001b96:	230e      	movs	r3, #14
 8001b98:	446b      	add	r3, sp
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	238c      	movs	r3, #140	@ 0x8c
 8001b9e:	0032      	movs	r2, r6
 8001ba0:	0029      	movs	r1, r5
 8001ba2:	0038      	movs	r0, r7
 8001ba4:	f7ff fe08 	bl	80017b8 <check_frame_available>
                if (frame_available != BMA400_DISABLE)
 8001ba8:	782b      	ldrb	r3, [r5, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d027      	beq.n	8001bfe <unpack_accel_frame+0x21a>
                    unpack_accel(fifo, &accel_data[accel_index], &data_index, accel_width, frame_header);
 8001bae:	4643      	mov	r3, r8
 8001bb0:	0059      	lsls	r1, r3, #1
 8001bb2:	4441      	add	r1, r8
 8001bb4:	0049      	lsls	r1, r1, #1
 8001bb6:	4451      	add	r1, sl
 8001bb8:	9400      	str	r4, [sp, #0]
 8001bba:	0033      	movs	r3, r6
 8001bbc:	220e      	movs	r2, #14
 8001bbe:	446a      	add	r2, sp
 8001bc0:	0038      	movs	r0, r7
 8001bc2:	f7ff fe69 	bl	8001898 <unpack_accel>
                    accel_index++;
 8001bc6:	4643      	mov	r3, r8
 8001bc8:	3301      	adds	r3, #1
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	4698      	mov	r8, r3
 8001bce:	e016      	b.n	8001bfe <unpack_accel_frame+0x21a>
                check_frame_available(fifo, &frame_available, accel_width, BMA400_FIFO_SENSOR_TIME, &data_index);
 8001bd0:	240d      	movs	r4, #13
 8001bd2:	446c      	add	r4, sp
 8001bd4:	230e      	movs	r3, #14
 8001bd6:	446b      	add	r3, sp
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	23a0      	movs	r3, #160	@ 0xa0
 8001bdc:	0032      	movs	r2, r6
 8001bde:	0021      	movs	r1, r4
 8001be0:	0038      	movs	r0, r7
 8001be2:	f7ff fde9 	bl	80017b8 <check_frame_available>
                if (frame_available != BMA400_DISABLE)
 8001be6:	7823      	ldrb	r3, [r4, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d008      	beq.n	8001bfe <unpack_accel_frame+0x21a>
                    unpack_sensortime_frame(fifo, &data_index);
 8001bec:	210e      	movs	r1, #14
 8001bee:	4469      	add	r1, sp
 8001bf0:	0038      	movs	r0, r7
 8001bf2:	f7ff fee7 	bl	80019c4 <unpack_sensortime_frame>
 8001bf6:	e002      	b.n	8001bfe <unpack_accel_frame+0x21a>
                data_index = fifo->length;
 8001bf8:	230e      	movs	r3, #14
 8001bfa:	446b      	add	r3, sp
 8001bfc:	801a      	strh	r2, [r3, #0]
        if (*frame_count == accel_index)
 8001bfe:	464b      	mov	r3, r9
 8001c00:	881b      	ldrh	r3, [r3, #0]
 8001c02:	4543      	cmp	r3, r8
 8001c04:	d03b      	beq.n	8001c7e <unpack_accel_frame+0x29a>
    for (data_index = fifo->accel_byte_start_idx; data_index < fifo->length;)
 8001c06:	88ba      	ldrh	r2, [r7, #4]
 8001c08:	230e      	movs	r3, #14
 8001c0a:	446b      	add	r3, sp
 8001c0c:	881d      	ldrh	r5, [r3, #0]
 8001c0e:	42aa      	cmp	r2, r5
 8001c10:	d935      	bls.n	8001c7e <unpack_accel_frame+0x29a>
        frame_header = fifo->data[data_index];
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	5d5c      	ldrb	r4, [r3, r5]
        accel_width = BMA400_GET_BITS(frame_header, BMA400_FIFO_8_BIT_EN);
 8001c16:	0923      	lsrs	r3, r4, #4
 8001c18:	2601      	movs	r6, #1
 8001c1a:	401e      	ands	r6, r3
        frame_header = frame_header & BMA400_AWIDTH_MASK;
 8001c1c:	2310      	movs	r3, #16
 8001c1e:	439c      	bics	r4, r3
        data_index++;
 8001c20:	3501      	adds	r5, #1
 8001c22:	3b02      	subs	r3, #2
 8001c24:	446b      	add	r3, sp
 8001c26:	801d      	strh	r5, [r3, #0]
        switch (frame_header)
 8001c28:	2c48      	cmp	r4, #72	@ 0x48
 8001c2a:	d00d      	beq.n	8001c48 <unpack_accel_frame+0x264>
 8001c2c:	d323      	bcc.n	8001c76 <unpack_accel_frame+0x292>
 8001c2e:	2ca0      	cmp	r4, #160	@ 0xa0
 8001c30:	d821      	bhi.n	8001c76 <unpack_accel_frame+0x292>
 8001c32:	2c80      	cmp	r4, #128	@ 0x80
 8001c34:	d31f      	bcc.n	8001c76 <unpack_accel_frame+0x292>
 8001c36:	0023      	movs	r3, r4
 8001c38:	3b80      	subs	r3, #128	@ 0x80
 8001c3a:	b2d9      	uxtb	r1, r3
 8001c3c:	2920      	cmp	r1, #32
 8001c3e:	d81a      	bhi.n	8001c76 <unpack_accel_frame+0x292>
 8001c40:	008b      	lsls	r3, r1, #2
 8001c42:	4915      	ldr	r1, [pc, #84]	@ (8001c98 <unpack_accel_frame+0x2b4>)
 8001c44:	58cb      	ldr	r3, [r1, r3]
 8001c46:	469f      	mov	pc, r3
                check_frame_available(fifo, &frame_available, accel_width, BMA400_FIFO_CONTROL_FRAME, &data_index);
 8001c48:	240d      	movs	r4, #13
 8001c4a:	446c      	add	r4, sp
 8001c4c:	230e      	movs	r3, #14
 8001c4e:	446b      	add	r3, sp
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	2348      	movs	r3, #72	@ 0x48
 8001c54:	0032      	movs	r2, r6
 8001c56:	0021      	movs	r1, r4
 8001c58:	0038      	movs	r0, r7
 8001c5a:	f7ff fdad 	bl	80017b8 <check_frame_available>
                if (frame_available != BMA400_DISABLE)
 8001c5e:	7823      	ldrb	r3, [r4, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0cc      	beq.n	8001bfe <unpack_accel_frame+0x21a>
                    fifo->conf_change = fifo->data[data_index++];
 8001c64:	6839      	ldr	r1, [r7, #0]
 8001c66:	220e      	movs	r2, #14
 8001c68:	446a      	add	r2, sp
 8001c6a:	8813      	ldrh	r3, [r2, #0]
 8001c6c:	1c58      	adds	r0, r3, #1
 8001c6e:	8010      	strh	r0, [r2, #0]
 8001c70:	5ccb      	ldrb	r3, [r1, r3]
 8001c72:	733b      	strb	r3, [r7, #12]
 8001c74:	e7c3      	b.n	8001bfe <unpack_accel_frame+0x21a>
                data_index = fifo->length;
 8001c76:	230e      	movs	r3, #14
 8001c78:	446b      	add	r3, sp
 8001c7a:	801a      	strh	r2, [r3, #0]
                break;
 8001c7c:	e7bf      	b.n	8001bfe <unpack_accel_frame+0x21a>
    fifo->accel_byte_start_idx = data_index;
 8001c7e:	230e      	movs	r3, #14
 8001c80:	446b      	add	r3, sp
 8001c82:	881b      	ldrh	r3, [r3, #0]
 8001c84:	817b      	strh	r3, [r7, #10]
    *frame_count = accel_index;
 8001c86:	464b      	mov	r3, r9
 8001c88:	4642      	mov	r2, r8
 8001c8a:	801a      	strh	r2, [r3, #0]
}
 8001c8c:	b004      	add	sp, #16
 8001c8e:	bce0      	pop	{r5, r6, r7}
 8001c90:	46ba      	mov	sl, r7
 8001c92:	46b1      	mov	r9, r6
 8001c94:	46a8      	mov	r8, r5
 8001c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c98:	080056a8 	.word	0x080056a8

08001c9c <bma400_set_regs>:
{
 8001c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c9e:	46d6      	mov	lr, sl
 8001ca0:	464f      	mov	r7, r9
 8001ca2:	4646      	mov	r6, r8
 8001ca4:	b5c0      	push	{r6, r7, lr}
 8001ca6:	0005      	movs	r5, r0
 8001ca8:	4689      	mov	r9, r1
 8001caa:	4690      	mov	r8, r2
 8001cac:	001e      	movs	r6, r3
    rslt = null_ptr_check(dev);
 8001cae:	0018      	movs	r0, r3
 8001cb0:	f7ff fbe4 	bl	800147c <null_ptr_check>
 8001cb4:	1e07      	subs	r7, r0, #0
    if ((rslt == BMA400_OK) && (reg_data != NULL))
 8001cb6:	d12b      	bne.n	8001d10 <bma400_set_regs+0x74>
 8001cb8:	464b      	mov	r3, r9
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d030      	beq.n	8001d20 <bma400_set_regs+0x84>
        if (len == 1)
 8001cbe:	4643      	mov	r3, r8
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d004      	beq.n	8001cce <bma400_set_regs+0x32>
        if (len > 1)
 8001cc4:	4643      	mov	r3, r8
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d924      	bls.n	8001d14 <bma400_set_regs+0x78>
            for (count = 0; (count < len) && (rslt == BMA400_OK); count++)
 8001cca:	2400      	movs	r4, #0
 8001ccc:	e00c      	b.n	8001ce8 <bma400_set_regs+0x4c>
            dev->intf_rslt = dev->write(reg_addr, reg_data, len, dev->intf_ptr);
 8001cce:	6934      	ldr	r4, [r6, #16]
 8001cd0:	6873      	ldr	r3, [r6, #4]
 8001cd2:	4642      	mov	r2, r8
 8001cd4:	4649      	mov	r1, r9
 8001cd6:	0028      	movs	r0, r5
 8001cd8:	47a0      	blx	r4
 8001cda:	7730      	strb	r0, [r6, #28]
            if (dev->intf_rslt != BMA400_INTF_RET_SUCCESS)
 8001cdc:	2800      	cmp	r0, #0
 8001cde:	d0f1      	beq.n	8001cc4 <bma400_set_regs+0x28>
                rslt = BMA400_E_COM_FAIL;
 8001ce0:	3f02      	subs	r7, #2
 8001ce2:	e7ef      	b.n	8001cc4 <bma400_set_regs+0x28>
            for (count = 0; (count < len) && (rslt == BMA400_OK); count++)
 8001ce4:	3401      	adds	r4, #1
 8001ce6:	b2e4      	uxtb	r4, r4
 8001ce8:	0021      	movs	r1, r4
 8001cea:	4544      	cmp	r4, r8
 8001cec:	d212      	bcs.n	8001d14 <bma400_set_regs+0x78>
 8001cee:	2f00      	cmp	r7, #0
 8001cf0:	d110      	bne.n	8001d14 <bma400_set_regs+0x78>
                dev->intf_rslt = dev->write(reg_addr, &reg_data[count], 1, dev->intf_ptr);
 8001cf2:	6933      	ldr	r3, [r6, #16]
 8001cf4:	469a      	mov	sl, r3
 8001cf6:	6873      	ldr	r3, [r6, #4]
 8001cf8:	4449      	add	r1, r9
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	0028      	movs	r0, r5
 8001cfe:	47d0      	blx	sl
 8001d00:	7730      	strb	r0, [r6, #28]
                reg_addr++;
 8001d02:	3501      	adds	r5, #1
 8001d04:	b2ed      	uxtb	r5, r5
                if (dev->intf_rslt != BMA400_INTF_RET_SUCCESS)
 8001d06:	2800      	cmp	r0, #0
 8001d08:	d0ec      	beq.n	8001ce4 <bma400_set_regs+0x48>
                    rslt = BMA400_E_COM_FAIL;
 8001d0a:	2702      	movs	r7, #2
 8001d0c:	427f      	negs	r7, r7
 8001d0e:	e7e9      	b.n	8001ce4 <bma400_set_regs+0x48>
        rslt = BMA400_E_NULL_PTR;
 8001d10:	2701      	movs	r7, #1
 8001d12:	427f      	negs	r7, r7
}
 8001d14:	0038      	movs	r0, r7
 8001d16:	bce0      	pop	{r5, r6, r7}
 8001d18:	46ba      	mov	sl, r7
 8001d1a:	46b1      	mov	r9, r6
 8001d1c:	46a8      	mov	r8, r5
 8001d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rslt = BMA400_E_NULL_PTR;
 8001d20:	2701      	movs	r7, #1
 8001d22:	427f      	negs	r7, r7
 8001d24:	e7f6      	b.n	8001d14 <bma400_set_regs+0x78>

08001d26 <set_activity_change_conf>:
{
 8001d26:	b530      	push	{r4, r5, lr}
 8001d28:	b083      	sub	sp, #12
 8001d2a:	000b      	movs	r3, r1
    uint8_t data_array[2] = { 0 };
 8001d2c:	a901      	add	r1, sp, #4
 8001d2e:	2200      	movs	r2, #0
 8001d30:	800a      	strh	r2, [r1, #0]
    data_array[0] = act_ch_set->act_ch_thres;
 8001d32:	7802      	ldrb	r2, [r0, #0]
 8001d34:	700a      	strb	r2, [r1, #0]
    data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_ACT_CH_AXES_EN, act_ch_set->axes_sel);
 8001d36:	7842      	ldrb	r2, [r0, #1]
 8001d38:	0152      	lsls	r2, r2, #5
 8001d3a:	b2d2      	uxtb	r2, r2
 8001d3c:	704a      	strb	r2, [r1, #1]
    data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_ACT_CH_DATA_SRC, act_ch_set->data_source);
 8001d3e:	7885      	ldrb	r5, [r0, #2]
 8001d40:	012d      	lsls	r5, r5, #4
 8001d42:	2410      	movs	r4, #16
 8001d44:	402c      	ands	r4, r5
 8001d46:	4322      	orrs	r2, r4
 8001d48:	704a      	strb	r2, [r1, #1]
    data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_ACT_CH_NPTS, act_ch_set->act_ch_ntps);
 8001d4a:	78c4      	ldrb	r4, [r0, #3]
 8001d4c:	200f      	movs	r0, #15
 8001d4e:	4020      	ands	r0, r4
 8001d50:	4302      	orrs	r2, r0
 8001d52:	704a      	strb	r2, [r1, #1]
    rslt = bma400_set_regs(BMA400_REG_ACT_CH_CONFIG_0, data_array, 2, dev);
 8001d54:	2202      	movs	r2, #2
 8001d56:	2055      	movs	r0, #85	@ 0x55
 8001d58:	f7ff ffa0 	bl	8001c9c <bma400_set_regs>
}
 8001d5c:	b003      	add	sp, #12
 8001d5e:	bd30      	pop	{r4, r5, pc}

08001d60 <set_gen1_int>:
{
 8001d60:	b570      	push	{r4, r5, r6, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	0005      	movs	r5, r0
 8001d66:	000e      	movs	r6, r1
    uint8_t data_array[11] = { 0 };
 8001d68:	ac01      	add	r4, sp, #4
 8001d6a:	220b      	movs	r2, #11
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	0020      	movs	r0, r4
 8001d70:	f002 fef4 	bl	8004b5c <memset>
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_AXES_EN, gen_int_set->axes_sel);
 8001d74:	792a      	ldrb	r2, [r5, #4]
 8001d76:	0152      	lsls	r2, r2, #5
 8001d78:	b2d2      	uxtb	r2, r2
 8001d7a:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_DATA_SRC, gen_int_set->data_src);
 8001d7c:	7969      	ldrb	r1, [r5, #5]
 8001d7e:	0109      	lsls	r1, r1, #4
 8001d80:	2310      	movs	r3, #16
 8001d82:	400b      	ands	r3, r1
 8001d84:	431a      	orrs	r2, r3
 8001d86:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_REFU, gen_int_set->ref_update);
 8001d88:	7a29      	ldrb	r1, [r5, #8]
 8001d8a:	0088      	lsls	r0, r1, #2
 8001d8c:	230c      	movs	r3, #12
 8001d8e:	4003      	ands	r3, r0
 8001d90:	431a      	orrs	r2, r3
 8001d92:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_INT_HYST, gen_int_set->hysteresis);
 8001d94:	7a68      	ldrb	r0, [r5, #9]
 8001d96:	2303      	movs	r3, #3
 8001d98:	4003      	ands	r3, r0
 8001d9a:	431a      	orrs	r2, r3
 8001d9c:	7022      	strb	r2, [r4, #0]
    data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_GEN_INT_CRITERION, gen_int_set->criterion_sel);
 8001d9e:	79aa      	ldrb	r2, [r5, #6]
 8001da0:	0052      	lsls	r2, r2, #1
 8001da2:	2302      	movs	r3, #2
 8001da4:	4013      	ands	r3, r2
 8001da6:	7063      	strb	r3, [r4, #1]
    data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_GEN_INT_COMB, gen_int_set->evaluate_axes);
 8001da8:	79e8      	ldrb	r0, [r5, #7]
 8001daa:	2201      	movs	r2, #1
 8001dac:	4002      	ands	r2, r0
 8001dae:	4313      	orrs	r3, r2
 8001db0:	7063      	strb	r3, [r4, #1]
    data_array[2] = gen_int_set->gen_int_thres;
 8001db2:	782b      	ldrb	r3, [r5, #0]
 8001db4:	70a3      	strb	r3, [r4, #2]
    data_array[3] = BMA400_GET_MSB(gen_int_set->gen_int_dur);
 8001db6:	886b      	ldrh	r3, [r5, #2]
 8001db8:	0a1a      	lsrs	r2, r3, #8
 8001dba:	70e2      	strb	r2, [r4, #3]
    data_array[4] = BMA400_GET_LSB(gen_int_set->gen_int_dur);
 8001dbc:	7123      	strb	r3, [r4, #4]
    if (gen_int_set->ref_update == BMA400_UPDATE_MANUAL)
 8001dbe:	2900      	cmp	r1, #0
 8001dc0:	d116      	bne.n	8001df0 <set_gen1_int+0x90>
        data_array[5] = BMA400_GET_LSB(gen_int_set->int_thres_ref_x);
 8001dc2:	896b      	ldrh	r3, [r5, #10]
 8001dc4:	7aaa      	ldrb	r2, [r5, #10]
 8001dc6:	0021      	movs	r1, r4
 8001dc8:	7162      	strb	r2, [r4, #5]
        data_array[6] = BMA400_GET_MSB(gen_int_set->int_thres_ref_x);
 8001dca:	0a1b      	lsrs	r3, r3, #8
 8001dcc:	71a3      	strb	r3, [r4, #6]
        data_array[7] = BMA400_GET_LSB(gen_int_set->int_thres_ref_y);
 8001dce:	89ab      	ldrh	r3, [r5, #12]
 8001dd0:	7b2a      	ldrb	r2, [r5, #12]
 8001dd2:	71e2      	strb	r2, [r4, #7]
        data_array[8] = BMA400_GET_MSB(gen_int_set->int_thres_ref_y);
 8001dd4:	0a1b      	lsrs	r3, r3, #8
 8001dd6:	7223      	strb	r3, [r4, #8]
        data_array[9] = BMA400_GET_LSB(gen_int_set->int_thres_ref_z);
 8001dd8:	89eb      	ldrh	r3, [r5, #14]
 8001dda:	7baa      	ldrb	r2, [r5, #14]
 8001ddc:	7262      	strb	r2, [r4, #9]
        data_array[10] = BMA400_GET_MSB(gen_int_set->int_thres_ref_z);
 8001dde:	0a1b      	lsrs	r3, r3, #8
 8001de0:	72a3      	strb	r3, [r4, #10]
        rslt = bma400_set_regs(BMA400_REG_GEN1_INT_CONFIG, data_array, 11, dev);
 8001de2:	0033      	movs	r3, r6
 8001de4:	220b      	movs	r2, #11
 8001de6:	203f      	movs	r0, #63	@ 0x3f
 8001de8:	f7ff ff58 	bl	8001c9c <bma400_set_regs>
}
 8001dec:	b004      	add	sp, #16
 8001dee:	bd70      	pop	{r4, r5, r6, pc}
        rslt = bma400_set_regs(BMA400_REG_GEN1_INT_CONFIG, data_array, 5, dev);
 8001df0:	0033      	movs	r3, r6
 8001df2:	2205      	movs	r2, #5
 8001df4:	a901      	add	r1, sp, #4
 8001df6:	203f      	movs	r0, #63	@ 0x3f
 8001df8:	f7ff ff50 	bl	8001c9c <bma400_set_regs>
 8001dfc:	e7f6      	b.n	8001dec <set_gen1_int+0x8c>

08001dfe <set_gen2_int>:
{
 8001dfe:	b570      	push	{r4, r5, r6, lr}
 8001e00:	b084      	sub	sp, #16
 8001e02:	0005      	movs	r5, r0
 8001e04:	000e      	movs	r6, r1
    uint8_t data_array[11] = { 0 };
 8001e06:	ac01      	add	r4, sp, #4
 8001e08:	220b      	movs	r2, #11
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	0020      	movs	r0, r4
 8001e0e:	f002 fea5 	bl	8004b5c <memset>
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_AXES_EN, gen_int_set->axes_sel);
 8001e12:	792a      	ldrb	r2, [r5, #4]
 8001e14:	0152      	lsls	r2, r2, #5
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_DATA_SRC, gen_int_set->data_src);
 8001e1a:	7969      	ldrb	r1, [r5, #5]
 8001e1c:	0109      	lsls	r1, r1, #4
 8001e1e:	2310      	movs	r3, #16
 8001e20:	400b      	ands	r3, r1
 8001e22:	431a      	orrs	r2, r3
 8001e24:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_REFU, gen_int_set->ref_update);
 8001e26:	7a29      	ldrb	r1, [r5, #8]
 8001e28:	0088      	lsls	r0, r1, #2
 8001e2a:	230c      	movs	r3, #12
 8001e2c:	4003      	ands	r3, r0
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_INT_HYST, gen_int_set->hysteresis);
 8001e32:	7a68      	ldrb	r0, [r5, #9]
 8001e34:	2303      	movs	r3, #3
 8001e36:	4003      	ands	r3, r0
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	7022      	strb	r2, [r4, #0]
    data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_GEN_INT_CRITERION, gen_int_set->criterion_sel);
 8001e3c:	79aa      	ldrb	r2, [r5, #6]
 8001e3e:	0052      	lsls	r2, r2, #1
 8001e40:	2302      	movs	r3, #2
 8001e42:	4013      	ands	r3, r2
 8001e44:	7063      	strb	r3, [r4, #1]
    data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_GEN_INT_COMB, gen_int_set->evaluate_axes);
 8001e46:	79e8      	ldrb	r0, [r5, #7]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	4002      	ands	r2, r0
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	7063      	strb	r3, [r4, #1]
    data_array[2] = gen_int_set->gen_int_thres;
 8001e50:	782b      	ldrb	r3, [r5, #0]
 8001e52:	70a3      	strb	r3, [r4, #2]
    data_array[3] = BMA400_GET_MSB(gen_int_set->gen_int_dur);
 8001e54:	886b      	ldrh	r3, [r5, #2]
 8001e56:	0a1a      	lsrs	r2, r3, #8
 8001e58:	70e2      	strb	r2, [r4, #3]
    data_array[4] = BMA400_GET_LSB(gen_int_set->gen_int_dur);
 8001e5a:	7123      	strb	r3, [r4, #4]
    if (gen_int_set->ref_update == BMA400_UPDATE_MANUAL)
 8001e5c:	2900      	cmp	r1, #0
 8001e5e:	d116      	bne.n	8001e8e <set_gen2_int+0x90>
        data_array[5] = BMA400_GET_LSB(gen_int_set->int_thres_ref_x);
 8001e60:	896b      	ldrh	r3, [r5, #10]
 8001e62:	7aaa      	ldrb	r2, [r5, #10]
 8001e64:	0021      	movs	r1, r4
 8001e66:	7162      	strb	r2, [r4, #5]
        data_array[6] = BMA400_GET_MSB(gen_int_set->int_thres_ref_x);
 8001e68:	0a1b      	lsrs	r3, r3, #8
 8001e6a:	71a3      	strb	r3, [r4, #6]
        data_array[7] = BMA400_GET_LSB(gen_int_set->int_thres_ref_y);
 8001e6c:	89ab      	ldrh	r3, [r5, #12]
 8001e6e:	7b2a      	ldrb	r2, [r5, #12]
 8001e70:	71e2      	strb	r2, [r4, #7]
        data_array[8] = BMA400_GET_MSB(gen_int_set->int_thres_ref_y);
 8001e72:	0a1b      	lsrs	r3, r3, #8
 8001e74:	7223      	strb	r3, [r4, #8]
        data_array[9] = BMA400_GET_LSB(gen_int_set->int_thres_ref_z);
 8001e76:	89eb      	ldrh	r3, [r5, #14]
 8001e78:	7baa      	ldrb	r2, [r5, #14]
 8001e7a:	7262      	strb	r2, [r4, #9]
        data_array[10] = BMA400_GET_MSB(gen_int_set->int_thres_ref_z);
 8001e7c:	0a1b      	lsrs	r3, r3, #8
 8001e7e:	72a3      	strb	r3, [r4, #10]
        rslt = bma400_set_regs(BMA400_REG_GEN2_INT_CONFIG, data_array, 11, dev);
 8001e80:	0033      	movs	r3, r6
 8001e82:	220b      	movs	r2, #11
 8001e84:	204a      	movs	r0, #74	@ 0x4a
 8001e86:	f7ff ff09 	bl	8001c9c <bma400_set_regs>
}
 8001e8a:	b004      	add	sp, #16
 8001e8c:	bd70      	pop	{r4, r5, r6, pc}
        rslt = bma400_set_regs(BMA400_REG_GEN2_INT_CONFIG, data_array, 5, dev);
 8001e8e:	0033      	movs	r3, r6
 8001e90:	2205      	movs	r2, #5
 8001e92:	a901      	add	r1, sp, #4
 8001e94:	204a      	movs	r0, #74	@ 0x4a
 8001e96:	f7ff ff01 	bl	8001c9c <bma400_set_regs>
 8001e9a:	e7f6      	b.n	8001e8a <set_gen2_int+0x8c>

08001e9c <set_orient_int>:
{
 8001e9c:	b570      	push	{r4, r5, r6, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	0004      	movs	r4, r0
 8001ea2:	000e      	movs	r6, r1
    uint8_t data_array[10] = { 0 };
 8001ea4:	ad01      	add	r5, sp, #4
 8001ea6:	220a      	movs	r2, #10
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	0028      	movs	r0, r5
 8001eac:	f002 fe56 	bl	8004b5c <memset>
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_AXES_EN, orient_conf->axes_sel);
 8001eb0:	7822      	ldrb	r2, [r4, #0]
 8001eb2:	0152      	lsls	r2, r2, #5
 8001eb4:	b2d2      	uxtb	r2, r2
 8001eb6:	702a      	strb	r2, [r5, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_DATA_SRC, orient_conf->data_src);
 8001eb8:	7861      	ldrb	r1, [r4, #1]
 8001eba:	0109      	lsls	r1, r1, #4
 8001ebc:	2310      	movs	r3, #16
 8001ebe:	400b      	ands	r3, r1
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	702a      	strb	r2, [r5, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_REFU, orient_conf->ref_update);
 8001ec4:	78a1      	ldrb	r1, [r4, #2]
 8001ec6:	0088      	lsls	r0, r1, #2
 8001ec8:	230c      	movs	r3, #12
 8001eca:	4003      	ands	r3, r0
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	702a      	strb	r2, [r5, #0]
    data_array[1] = orient_conf->orient_thres;
 8001ed0:	78e3      	ldrb	r3, [r4, #3]
 8001ed2:	706b      	strb	r3, [r5, #1]
    data_array[2] = orient_conf->stability_thres;
 8001ed4:	7923      	ldrb	r3, [r4, #4]
 8001ed6:	70ab      	strb	r3, [r5, #2]
    data_array[3] = orient_conf->orient_int_dur;
 8001ed8:	7963      	ldrb	r3, [r4, #5]
 8001eda:	70eb      	strb	r3, [r5, #3]
    if (orient_conf->ref_update == BMA400_UPDATE_MANUAL)
 8001edc:	2900      	cmp	r1, #0
 8001ede:	d116      	bne.n	8001f0e <set_orient_int+0x72>
        data_array[4] = BMA400_GET_LSB(orient_conf->orient_ref_x);
 8001ee0:	88e3      	ldrh	r3, [r4, #6]
 8001ee2:	79a2      	ldrb	r2, [r4, #6]
 8001ee4:	0029      	movs	r1, r5
 8001ee6:	712a      	strb	r2, [r5, #4]
        data_array[5] = BMA400_GET_MSB(orient_conf->orient_ref_x);
 8001ee8:	0a1b      	lsrs	r3, r3, #8
 8001eea:	716b      	strb	r3, [r5, #5]
        data_array[6] = BMA400_GET_LSB(orient_conf->orient_ref_y);
 8001eec:	8923      	ldrh	r3, [r4, #8]
 8001eee:	7a22      	ldrb	r2, [r4, #8]
 8001ef0:	71aa      	strb	r2, [r5, #6]
        data_array[7] = BMA400_GET_MSB(orient_conf->orient_ref_y);
 8001ef2:	0a1b      	lsrs	r3, r3, #8
 8001ef4:	71eb      	strb	r3, [r5, #7]
        data_array[8] = BMA400_GET_LSB(orient_conf->orient_ref_z);
 8001ef6:	8963      	ldrh	r3, [r4, #10]
 8001ef8:	7aa2      	ldrb	r2, [r4, #10]
 8001efa:	722a      	strb	r2, [r5, #8]
        data_array[9] = BMA400_GET_MSB(orient_conf->orient_ref_z);
 8001efc:	0a1b      	lsrs	r3, r3, #8
 8001efe:	726b      	strb	r3, [r5, #9]
        rslt = bma400_set_regs(BMA400_REG_ORIENTCH_INT_CONFIG, data_array, 10, dev);
 8001f00:	0033      	movs	r3, r6
 8001f02:	220a      	movs	r2, #10
 8001f04:	2035      	movs	r0, #53	@ 0x35
 8001f06:	f7ff fec9 	bl	8001c9c <bma400_set_regs>
}
 8001f0a:	b004      	add	sp, #16
 8001f0c:	bd70      	pop	{r4, r5, r6, pc}
        rslt = bma400_set_regs(BMA400_REG_ORIENTCH_INT_CONFIG, data_array, 4, dev);
 8001f0e:	0033      	movs	r3, r6
 8001f10:	2204      	movs	r2, #4
 8001f12:	a901      	add	r1, sp, #4
 8001f14:	2035      	movs	r0, #53	@ 0x35
 8001f16:	f7ff fec1 	bl	8001c9c <bma400_set_regs>
 8001f1a:	e7f6      	b.n	8001f0a <set_orient_int+0x6e>

08001f1c <set_autowakeup_interrupt>:
{
 8001f1c:	b530      	push	{r4, r5, lr}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	0004      	movs	r4, r0
 8001f22:	000d      	movs	r5, r1
    uint8_t data_array[5] = { 0 };
 8001f24:	2205      	movs	r2, #5
 8001f26:	2100      	movs	r1, #0
 8001f28:	4668      	mov	r0, sp
 8001f2a:	f002 fe17 	bl	8004b5c <memset>
    data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_WKUP_REF_UPDATE, wakeup_conf->wakeup_ref_update);
 8001f2e:	7823      	ldrb	r3, [r4, #0]
 8001f30:	2203      	movs	r2, #3
 8001f32:	401a      	ands	r2, r3
 8001f34:	466b      	mov	r3, sp
 8001f36:	701a      	strb	r2, [r3, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_SAMPLE_COUNT, wakeup_conf->sample_count);
 8001f38:	7861      	ldrb	r1, [r4, #1]
 8001f3a:	0089      	lsls	r1, r1, #2
 8001f3c:	231c      	movs	r3, #28
 8001f3e:	400b      	ands	r3, r1
 8001f40:	431a      	orrs	r2, r3
 8001f42:	466b      	mov	r3, sp
 8001f44:	701a      	strb	r2, [r3, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_WAKEUP_EN_AXES, wakeup_conf->wakeup_axes_en);
 8001f46:	78a3      	ldrb	r3, [r4, #2]
 8001f48:	015b      	lsls	r3, r3, #5
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	466b      	mov	r3, sp
 8001f4e:	701a      	strb	r2, [r3, #0]
    data_array[1] = wakeup_conf->int_wkup_threshold;
 8001f50:	78e3      	ldrb	r3, [r4, #3]
 8001f52:	466a      	mov	r2, sp
 8001f54:	7053      	strb	r3, [r2, #1]
    data_array[2] = wakeup_conf->int_wkup_ref_x;
 8001f56:	7923      	ldrb	r3, [r4, #4]
 8001f58:	7093      	strb	r3, [r2, #2]
    data_array[3] = wakeup_conf->int_wkup_ref_y;
 8001f5a:	7963      	ldrb	r3, [r4, #5]
 8001f5c:	70d3      	strb	r3, [r2, #3]
    data_array[4] = wakeup_conf->int_wkup_ref_z;
 8001f5e:	79a3      	ldrb	r3, [r4, #6]
 8001f60:	7113      	strb	r3, [r2, #4]
    rslt = bma400_set_regs(BMA400_REG_WAKEUP_INT_CONF_0, data_array, 5, dev);
 8001f62:	002b      	movs	r3, r5
 8001f64:	2205      	movs	r2, #5
 8001f66:	4669      	mov	r1, sp
 8001f68:	202f      	movs	r0, #47	@ 0x2f
 8001f6a:	f7ff fe97 	bl	8001c9c <bma400_set_regs>
}
 8001f6e:	b003      	add	sp, #12
 8001f70:	bd30      	pop	{r4, r5, pc}

08001f72 <bma400_get_regs>:
{
 8001f72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f74:	46ce      	mov	lr, r9
 8001f76:	4647      	mov	r7, r8
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b0a1      	sub	sp, #132	@ 0x84
 8001f7c:	0004      	movs	r4, r0
 8001f7e:	4688      	mov	r8, r1
 8001f80:	0017      	movs	r7, r2
 8001f82:	001e      	movs	r6, r3
    rslt = null_ptr_check(dev);
 8001f84:	0018      	movs	r0, r3
 8001f86:	f7ff fa79 	bl	800147c <null_ptr_check>
 8001f8a:	4681      	mov	r9, r0
    if ((rslt == BMA400_OK) && (reg_data != NULL))
 8001f8c:	2800      	cmp	r0, #0
 8001f8e:	d129      	bne.n	8001fe4 <bma400_get_regs+0x72>
 8001f90:	4643      	mov	r3, r8
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d02a      	beq.n	8001fec <bma400_get_regs+0x7a>
        if (dev->intf != BMA400_I2C_INTF)
 8001f96:	7873      	ldrb	r3, [r6, #1]
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d003      	beq.n	8001fa4 <bma400_get_regs+0x32>
            reg_addr = reg_addr | BMA400_SPI_RD_MASK;
 8001f9c:	2380      	movs	r3, #128	@ 0x80
 8001f9e:	425b      	negs	r3, r3
 8001fa0:	431c      	orrs	r4, r3
 8001fa2:	b2e4      	uxtb	r4, r4
        dev->intf_rslt = dev->read(reg_addr, temp_buff, (len + dev->dummy_byte), dev->intf_ptr);
 8001fa4:	68f5      	ldr	r5, [r6, #12]
 8001fa6:	7a32      	ldrb	r2, [r6, #8]
 8001fa8:	6873      	ldr	r3, [r6, #4]
 8001faa:	19d2      	adds	r2, r2, r7
 8001fac:	4669      	mov	r1, sp
 8001fae:	0020      	movs	r0, r4
 8001fb0:	47a8      	blx	r5
 8001fb2:	7730      	strb	r0, [r6, #28]
        if (dev->intf_rslt == BMA400_INTF_RET_SUCCESS)
 8001fb4:	2800      	cmp	r0, #0
 8001fb6:	d101      	bne.n	8001fbc <bma400_get_regs+0x4a>
            for (index = 0; index < len; index++)
 8001fb8:	2400      	movs	r4, #0
 8001fba:	e00b      	b.n	8001fd4 <bma400_get_regs+0x62>
            rslt = BMA400_E_COM_FAIL;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	425b      	negs	r3, r3
 8001fc0:	4699      	mov	r9, r3
 8001fc2:	e009      	b.n	8001fd8 <bma400_get_regs+0x66>
                reg_data[index] = temp_buff[index + dev->dummy_byte];
 8001fc4:	7a35      	ldrb	r5, [r6, #8]
 8001fc6:	1965      	adds	r5, r4, r5
 8001fc8:	466b      	mov	r3, sp
 8001fca:	5d5b      	ldrb	r3, [r3, r5]
 8001fcc:	4642      	mov	r2, r8
 8001fce:	5513      	strb	r3, [r2, r4]
            for (index = 0; index < len; index++)
 8001fd0:	3401      	adds	r4, #1
 8001fd2:	b2a4      	uxth	r4, r4
 8001fd4:	42bc      	cmp	r4, r7
 8001fd6:	d3f5      	bcc.n	8001fc4 <bma400_get_regs+0x52>
}
 8001fd8:	4648      	mov	r0, r9
 8001fda:	b021      	add	sp, #132	@ 0x84
 8001fdc:	bcc0      	pop	{r6, r7}
 8001fde:	46b9      	mov	r9, r7
 8001fe0:	46b0      	mov	r8, r6
 8001fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rslt = BMA400_E_NULL_PTR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	425b      	negs	r3, r3
 8001fe8:	4699      	mov	r9, r3
 8001fea:	e7f5      	b.n	8001fd8 <bma400_get_regs+0x66>
 8001fec:	2301      	movs	r3, #1
 8001fee:	425b      	negs	r3, r3
 8001ff0:	4699      	mov	r9, r3
 8001ff2:	e7f1      	b.n	8001fd8 <bma400_get_regs+0x66>

08001ff4 <bma400_init>:
{
 8001ff4:	b530      	push	{r4, r5, lr}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	0005      	movs	r5, r0
    uint8_t chip_id = 0;
 8001ffa:	466b      	mov	r3, sp
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	71da      	strb	r2, [r3, #7]
    rslt = null_ptr_check(dev);
 8002000:	f7ff fa3c 	bl	800147c <null_ptr_check>
 8002004:	1e04      	subs	r4, r0, #0
    if (rslt == BMA400_OK)
 8002006:	d10a      	bne.n	800201e <bma400_init+0x2a>
        dev->delay_us(5000, dev->intf_ptr);
 8002008:	696b      	ldr	r3, [r5, #20]
 800200a:	6869      	ldr	r1, [r5, #4]
 800200c:	4814      	ldr	r0, [pc, #80]	@ (8002060 <bma400_init+0x6c>)
 800200e:	4798      	blx	r3
        if (dev->intf == BMA400_SPI_INTF)
 8002010:	786b      	ldrb	r3, [r5, #1]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d006      	beq.n	8002024 <bma400_init+0x30>
            dev->dummy_byte = 0;
 8002016:	2300      	movs	r3, #0
 8002018:	722b      	strb	r3, [r5, #8]
        if (rslt == BMA400_OK)
 800201a:	2c00      	cmp	r4, #0
 800201c:	d00d      	beq.n	800203a <bma400_init+0x46>
}
 800201e:	0020      	movs	r0, r4
 8002020:	b003      	add	sp, #12
 8002022:	bd30      	pop	{r4, r5, pc}
            dev->dummy_byte = 1;
 8002024:	3301      	adds	r3, #1
 8002026:	722b      	strb	r3, [r5, #8]
            rslt = bma400_get_regs(BMA400_REG_CHIP_ID, &chip_id, 1, dev);
 8002028:	002b      	movs	r3, r5
 800202a:	2201      	movs	r2, #1
 800202c:	4669      	mov	r1, sp
 800202e:	3107      	adds	r1, #7
 8002030:	2000      	movs	r0, #0
 8002032:	f7ff ff9e 	bl	8001f72 <bma400_get_regs>
 8002036:	0004      	movs	r4, r0
 8002038:	e7ef      	b.n	800201a <bma400_init+0x26>
            rslt = bma400_get_regs(BMA400_REG_CHIP_ID, &chip_id, 1, dev);
 800203a:	002b      	movs	r3, r5
 800203c:	2201      	movs	r2, #1
 800203e:	4669      	mov	r1, sp
 8002040:	3107      	adds	r1, #7
 8002042:	2000      	movs	r0, #0
 8002044:	f7ff ff95 	bl	8001f72 <bma400_get_regs>
 8002048:	1e04      	subs	r4, r0, #0
            if (rslt == BMA400_OK)
 800204a:	d1e8      	bne.n	800201e <bma400_init+0x2a>
                if (chip_id == BMA400_CHIP_ID)
 800204c:	466b      	mov	r3, sp
 800204e:	3307      	adds	r3, #7
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	2b90      	cmp	r3, #144	@ 0x90
 8002054:	d101      	bne.n	800205a <bma400_init+0x66>
                    dev->chip_id = chip_id;
 8002056:	702b      	strb	r3, [r5, #0]
 8002058:	e7e1      	b.n	800201e <bma400_init+0x2a>
                    rslt = BMA400_E_DEV_NOT_FOUND;
 800205a:	2403      	movs	r4, #3
 800205c:	4264      	negs	r4, r4
 800205e:	e7de      	b.n	800201e <bma400_init+0x2a>
 8002060:	00001388 	.word	0x00001388

08002064 <set_accel_conf>:
{
 8002064:	b530      	push	{r4, r5, lr}
 8002066:	b083      	sub	sp, #12
 8002068:	0004      	movs	r4, r0
 800206a:	000d      	movs	r5, r1
    uint8_t data_array[3] = { 0, 0, 0xE0 };
 800206c:	4b22      	ldr	r3, [pc, #136]	@ (80020f8 <set_accel_conf+0x94>)
 800206e:	881a      	ldrh	r2, [r3, #0]
 8002070:	4669      	mov	r1, sp
 8002072:	808a      	strh	r2, [r1, #4]
 8002074:	789b      	ldrb	r3, [r3, #2]
 8002076:	718b      	strb	r3, [r1, #6]
    rslt = bma400_get_regs(BMA400_REG_ACCEL_CONFIG_0, data_array, 3, dev);
 8002078:	002b      	movs	r3, r5
 800207a:	2203      	movs	r2, #3
 800207c:	a901      	add	r1, sp, #4
 800207e:	2019      	movs	r0, #25
 8002080:	f7ff ff77 	bl	8001f72 <bma400_get_regs>
    if (rslt == BMA400_OK)
 8002084:	2800      	cmp	r0, #0
 8002086:	d001      	beq.n	800208c <set_accel_conf+0x28>
}
 8002088:	b003      	add	sp, #12
 800208a:	bd30      	pop	{r4, r5, pc}
        data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_FILT_1_BW, accel_conf->filt1_bw);
 800208c:	a901      	add	r1, sp, #4
 800208e:	7808      	ldrb	r0, [r1, #0]
 8002090:	7962      	ldrb	r2, [r4, #5]
 8002092:	237f      	movs	r3, #127	@ 0x7f
 8002094:	4003      	ands	r3, r0
 8002096:	01d2      	lsls	r2, r2, #7
 8002098:	4313      	orrs	r3, r2
 800209a:	b2db      	uxtb	r3, r3
 800209c:	700b      	strb	r3, [r1, #0]
        data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_OSR_LP, accel_conf->osr_lp);
 800209e:	7920      	ldrb	r0, [r4, #4]
 80020a0:	0140      	lsls	r0, r0, #5
 80020a2:	2260      	movs	r2, #96	@ 0x60
 80020a4:	4002      	ands	r2, r0
 80020a6:	2060      	movs	r0, #96	@ 0x60
 80020a8:	4383      	bics	r3, r0
 80020aa:	4313      	orrs	r3, r2
 80020ac:	700b      	strb	r3, [r1, #0]
        data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_ACCEL_RANGE, accel_conf->range);
 80020ae:	7848      	ldrb	r0, [r1, #1]
 80020b0:	7863      	ldrb	r3, [r4, #1]
 80020b2:	223f      	movs	r2, #63	@ 0x3f
 80020b4:	4002      	ands	r2, r0
 80020b6:	019b      	lsls	r3, r3, #6
 80020b8:	431a      	orrs	r2, r3
 80020ba:	b2d2      	uxtb	r2, r2
 80020bc:	704a      	strb	r2, [r1, #1]
        data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_OSR, accel_conf->osr);
 80020be:	78e0      	ldrb	r0, [r4, #3]
 80020c0:	0100      	lsls	r0, r0, #4
 80020c2:	2330      	movs	r3, #48	@ 0x30
 80020c4:	4003      	ands	r3, r0
 80020c6:	2030      	movs	r0, #48	@ 0x30
 80020c8:	4382      	bics	r2, r0
 80020ca:	431a      	orrs	r2, r3
 80020cc:	704a      	strb	r2, [r1, #1]
        data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_ACCEL_ODR, accel_conf->odr);
 80020ce:	7820      	ldrb	r0, [r4, #0]
 80020d0:	230f      	movs	r3, #15
 80020d2:	439a      	bics	r2, r3
 80020d4:	4003      	ands	r3, r0
 80020d6:	431a      	orrs	r2, r3
 80020d8:	704a      	strb	r2, [r1, #1]
        data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_DATA_FILTER, accel_conf->data_src);
 80020da:	788b      	ldrb	r3, [r1, #2]
 80020dc:	78a0      	ldrb	r0, [r4, #2]
 80020de:	0080      	lsls	r0, r0, #2
 80020e0:	220c      	movs	r2, #12
 80020e2:	4002      	ands	r2, r0
 80020e4:	200c      	movs	r0, #12
 80020e6:	4383      	bics	r3, r0
 80020e8:	4313      	orrs	r3, r2
 80020ea:	708b      	strb	r3, [r1, #2]
        rslt = bma400_set_regs(BMA400_REG_ACCEL_CONFIG_0, data_array, 3, dev);
 80020ec:	002b      	movs	r3, r5
 80020ee:	2203      	movs	r2, #3
 80020f0:	300d      	adds	r0, #13
 80020f2:	f7ff fdd3 	bl	8001c9c <bma400_set_regs>
 80020f6:	e7c7      	b.n	8002088 <set_accel_conf+0x24>
 80020f8:	0800557c 	.word	0x0800557c

080020fc <set_tap_conf>:
{
 80020fc:	b530      	push	{r4, r5, lr}
 80020fe:	b083      	sub	sp, #12
 8002100:	0005      	movs	r5, r0
 8002102:	000c      	movs	r4, r1
    uint8_t reg_data[2] = { 0, 0 };
 8002104:	a901      	add	r1, sp, #4
 8002106:	2300      	movs	r3, #0
 8002108:	800b      	strh	r3, [r1, #0]
    rslt = bma400_get_regs(BMA400_REG_TAP_CONFIG, reg_data, 2, dev);
 800210a:	0023      	movs	r3, r4
 800210c:	2202      	movs	r2, #2
 800210e:	2057      	movs	r0, #87	@ 0x57
 8002110:	f7ff ff2f 	bl	8001f72 <bma400_get_regs>
    if (rslt == BMA400_OK)
 8002114:	2800      	cmp	r0, #0
 8002116:	d001      	beq.n	800211c <set_tap_conf+0x20>
}
 8002118:	b003      	add	sp, #12
 800211a:	bd30      	pop	{r4, r5, pc}
        reg_data[0] = BMA400_SET_BITS(reg_data[0], BMA400_TAP_AXES_EN, tap_set->axes_sel);
 800211c:	a901      	add	r1, sp, #4
 800211e:	780b      	ldrb	r3, [r1, #0]
 8002120:	7828      	ldrb	r0, [r5, #0]
 8002122:	00c0      	lsls	r0, r0, #3
 8002124:	2218      	movs	r2, #24
 8002126:	4002      	ands	r2, r0
 8002128:	2018      	movs	r0, #24
 800212a:	4383      	bics	r3, r0
 800212c:	4313      	orrs	r3, r2
 800212e:	700b      	strb	r3, [r1, #0]
        reg_data[0] = BMA400_SET_BITS_POS_0(reg_data[0], BMA400_TAP_SENSITIVITY, tap_set->sensitivity);
 8002130:	7868      	ldrb	r0, [r5, #1]
 8002132:	2207      	movs	r2, #7
 8002134:	4393      	bics	r3, r2
 8002136:	4002      	ands	r2, r0
 8002138:	4313      	orrs	r3, r2
 800213a:	700b      	strb	r3, [r1, #0]
        reg_data[1] = BMA400_SET_BITS(reg_data[1], BMA400_TAP_QUIET_DT, tap_set->quiet_dt);
 800213c:	784a      	ldrb	r2, [r1, #1]
 800213e:	7928      	ldrb	r0, [r5, #4]
 8002140:	0100      	lsls	r0, r0, #4
 8002142:	2330      	movs	r3, #48	@ 0x30
 8002144:	4003      	ands	r3, r0
 8002146:	2030      	movs	r0, #48	@ 0x30
 8002148:	4382      	bics	r2, r0
 800214a:	431a      	orrs	r2, r3
 800214c:	704a      	strb	r2, [r1, #1]
        reg_data[1] = BMA400_SET_BITS(reg_data[1], BMA400_TAP_QUIET, tap_set->quiet);
 800214e:	78e8      	ldrb	r0, [r5, #3]
 8002150:	0080      	lsls	r0, r0, #2
 8002152:	230c      	movs	r3, #12
 8002154:	4003      	ands	r3, r0
 8002156:	200c      	movs	r0, #12
 8002158:	4382      	bics	r2, r0
 800215a:	431a      	orrs	r2, r3
 800215c:	704a      	strb	r2, [r1, #1]
        reg_data[1] = BMA400_SET_BITS_POS_0(reg_data[1], BMA400_TAP_TICS_TH, tap_set->tics_th);
 800215e:	78a8      	ldrb	r0, [r5, #2]
 8002160:	2303      	movs	r3, #3
 8002162:	439a      	bics	r2, r3
 8002164:	4003      	ands	r3, r0
 8002166:	431a      	orrs	r2, r3
 8002168:	704a      	strb	r2, [r1, #1]
        rslt = bma400_set_regs(BMA400_REG_TAP_CONFIG, reg_data, 2, dev);
 800216a:	0023      	movs	r3, r4
 800216c:	2202      	movs	r2, #2
 800216e:	2057      	movs	r0, #87	@ 0x57
 8002170:	f7ff fd94 	bl	8001c9c <bma400_set_regs>
 8002174:	e7d0      	b.n	8002118 <set_tap_conf+0x1c>

08002176 <set_sensor_conf>:
{
 8002176:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002178:	b083      	sub	sp, #12
 800217a:	9001      	str	r0, [sp, #4]
 800217c:	000c      	movs	r4, r1
 800217e:	0016      	movs	r6, r2
    if (BMA400_ACCEL == conf->type)
 8002180:	780b      	ldrb	r3, [r1, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d018      	beq.n	80021b8 <set_sensor_conf+0x42>
    enum bma400_int_chan int_map = BMA400_UNMAP_INT_PIN;
 8002186:	2200      	movs	r2, #0
    uint8_t int_enable = 0;
 8002188:	2100      	movs	r1, #0
    int8_t rslt = BMA400_E_INVALID_CONFIG;
 800218a:	2504      	movs	r5, #4
 800218c:	426d      	negs	r5, r5
    if (BMA400_TAP_INT == conf->type)
 800218e:	7823      	ldrb	r3, [r4, #0]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d019      	beq.n	80021c8 <set_sensor_conf+0x52>
    if (BMA400_ACTIVITY_CHANGE_INT == conf->type)
 8002194:	7823      	ldrb	r3, [r4, #0]
 8002196:	2b02      	cmp	r3, #2
 8002198:	d01e      	beq.n	80021d8 <set_sensor_conf+0x62>
    if (BMA400_GEN1_INT == conf->type)
 800219a:	7823      	ldrb	r3, [r4, #0]
 800219c:	2b03      	cmp	r3, #3
 800219e:	d023      	beq.n	80021e8 <set_sensor_conf+0x72>
    if (BMA400_GEN2_INT == conf->type)
 80021a0:	7827      	ldrb	r7, [r4, #0]
 80021a2:	2f04      	cmp	r7, #4
 80021a4:	d028      	beq.n	80021f8 <set_sensor_conf+0x82>
    if (BMA400_ORIENT_CHANGE_INT == conf->type)
 80021a6:	7823      	ldrb	r3, [r4, #0]
 80021a8:	2b05      	cmp	r3, #5
 80021aa:	d02d      	beq.n	8002208 <set_sensor_conf+0x92>
    if (BMA400_STEP_COUNTER_INT == conf->type)
 80021ac:	7823      	ldrb	r3, [r4, #0]
 80021ae:	2b06      	cmp	r3, #6
 80021b0:	d032      	beq.n	8002218 <set_sensor_conf+0xa2>
    if (rslt == BMA400_OK)
 80021b2:	2d00      	cmp	r5, #0
 80021b4:	d136      	bne.n	8002224 <set_sensor_conf+0xae>
 80021b6:	e032      	b.n	800221e <set_sensor_conf+0xa8>
        rslt = set_accel_conf(&conf->param.accel, dev);
 80021b8:	1c88      	adds	r0, r1, #2
 80021ba:	0011      	movs	r1, r2
 80021bc:	f7ff ff52 	bl	8002064 <set_accel_conf>
 80021c0:	0005      	movs	r5, r0
        int_map = conf->param.accel.int_chan;
 80021c2:	7a22      	ldrb	r2, [r4, #8]
        int_enable = BMA400_DATA_READY_INT_MAP;
 80021c4:	2101      	movs	r1, #1
 80021c6:	e7e2      	b.n	800218e <set_sensor_conf+0x18>
        rslt = set_tap_conf(&conf->param.tap, dev);
 80021c8:	1ca0      	adds	r0, r4, #2
 80021ca:	0031      	movs	r1, r6
 80021cc:	f7ff ff96 	bl	80020fc <set_tap_conf>
 80021d0:	0005      	movs	r5, r0
        int_map = conf->param.tap.int_chan;
 80021d2:	79e2      	ldrb	r2, [r4, #7]
        int_enable = BMA400_TAP_INT_MAP;
 80021d4:	2109      	movs	r1, #9
 80021d6:	e7dd      	b.n	8002194 <set_sensor_conf+0x1e>
        rslt = set_activity_change_conf(&conf->param.act_ch, dev);
 80021d8:	1ca0      	adds	r0, r4, #2
 80021da:	0031      	movs	r1, r6
 80021dc:	f7ff fda3 	bl	8001d26 <set_activity_change_conf>
 80021e0:	0005      	movs	r5, r0
        int_map = conf->param.act_ch.int_chan;
 80021e2:	79a2      	ldrb	r2, [r4, #6]
        int_enable = BMA400_ACT_CH_INT_MAP;
 80021e4:	2108      	movs	r1, #8
 80021e6:	e7d8      	b.n	800219a <set_sensor_conf+0x24>
        rslt = set_gen1_int(&conf->param.gen_int, dev);
 80021e8:	1ca0      	adds	r0, r4, #2
 80021ea:	0031      	movs	r1, r6
 80021ec:	f7ff fdb8 	bl	8001d60 <set_gen1_int>
 80021f0:	0005      	movs	r5, r0
        int_map = conf->param.gen_int.int_chan;
 80021f2:	7ca2      	ldrb	r2, [r4, #18]
        int_enable = BMA400_GEN1_INT_MAP;
 80021f4:	2105      	movs	r1, #5
 80021f6:	e7d3      	b.n	80021a0 <set_sensor_conf+0x2a>
        rslt = set_gen2_int(&conf->param.gen_int, dev);
 80021f8:	1ca0      	adds	r0, r4, #2
 80021fa:	0031      	movs	r1, r6
 80021fc:	f7ff fdff 	bl	8001dfe <set_gen2_int>
 8002200:	0005      	movs	r5, r0
        int_map = conf->param.gen_int.int_chan;
 8002202:	7ca2      	ldrb	r2, [r4, #18]
        int_enable = BMA400_GEN2_INT_MAP;
 8002204:	0039      	movs	r1, r7
 8002206:	e7ce      	b.n	80021a6 <set_sensor_conf+0x30>
        rslt = set_orient_int(&conf->param.orient, dev);
 8002208:	1ca0      	adds	r0, r4, #2
 800220a:	0031      	movs	r1, r6
 800220c:	f7ff fe46 	bl	8001e9c <set_orient_int>
 8002210:	0005      	movs	r5, r0
        int_map = conf->param.orient.int_chan;
 8002212:	7ba2      	ldrb	r2, [r4, #14]
        int_enable = BMA400_ORIENT_CH_INT_MAP;
 8002214:	2106      	movs	r1, #6
 8002216:	e7c9      	b.n	80021ac <set_sensor_conf+0x36>
        int_map = conf->param.step_cnt.int_chan;
 8002218:	78a2      	ldrb	r2, [r4, #2]
        int_enable = BMA400_STEP_INT_MAP;
 800221a:	210a      	movs	r1, #10
        rslt = BMA400_OK;
 800221c:	2500      	movs	r5, #0
        map_int_pin(data, int_enable, int_map);
 800221e:	9801      	ldr	r0, [sp, #4]
 8002220:	f7ff f946 	bl	80014b0 <map_int_pin>
}
 8002224:	0028      	movs	r0, r5
 8002226:	b003      	add	sp, #12
 8002228:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800222a <set_autowakeup_timeout>:
{
 800222a:	b530      	push	{r4, r5, lr}
 800222c:	b083      	sub	sp, #12
 800222e:	0005      	movs	r5, r0
 8002230:	000c      	movs	r4, r1
    rslt = bma400_get_regs(BMA400_REG_AUTOWAKEUP_1, &data_array[1], 1, dev);
 8002232:	000b      	movs	r3, r1
 8002234:	2201      	movs	r2, #1
 8002236:	4669      	mov	r1, sp
 8002238:	3105      	adds	r1, #5
 800223a:	202d      	movs	r0, #45	@ 0x2d
 800223c:	f7ff fe99 	bl	8001f72 <bma400_get_regs>
    if (rslt == BMA400_OK)
 8002240:	2800      	cmp	r0, #0
 8002242:	d001      	beq.n	8002248 <set_autowakeup_timeout+0x1e>
}
 8002244:	b003      	add	sp, #12
 8002246:	bd30      	pop	{r4, r5, pc}
        data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_WAKEUP_TIMEOUT, wakeup_conf->wakeup_timeout);
 8002248:	a901      	add	r1, sp, #4
 800224a:	784b      	ldrb	r3, [r1, #1]
 800224c:	7828      	ldrb	r0, [r5, #0]
 800224e:	0080      	lsls	r0, r0, #2
 8002250:	2204      	movs	r2, #4
 8002252:	4002      	ands	r2, r0
 8002254:	2004      	movs	r0, #4
 8002256:	4383      	bics	r3, r0
 8002258:	4313      	orrs	r3, r2
 800225a:	704b      	strb	r3, [r1, #1]
        lsb = BMA400_GET_BITS_POS_0(wakeup_conf->timeout_thres, BMA400_WAKEUP_THRES_LSB);
 800225c:	8868      	ldrh	r0, [r5, #2]
        msb = BMA400_GET_BITS(wakeup_conf->timeout_thres, BMA400_WAKEUP_THRES_MSB);
 800225e:	1102      	asrs	r2, r0, #4
        data_array[0] = msb;
 8002260:	700a      	strb	r2, [r1, #0]
        data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_WAKEUP_TIMEOUT_THRES, lsb);
 8002262:	220f      	movs	r2, #15
 8002264:	4013      	ands	r3, r2
 8002266:	0100      	lsls	r0, r0, #4
 8002268:	4303      	orrs	r3, r0
 800226a:	704b      	strb	r3, [r1, #1]
        rslt = bma400_set_regs(BMA400_REG_AUTOWAKEUP_0, data_array, 2, dev);
 800226c:	0023      	movs	r3, r4
 800226e:	3a0d      	subs	r2, #13
 8002270:	202c      	movs	r0, #44	@ 0x2c
 8002272:	f7ff fd13 	bl	8001c9c <bma400_set_regs>
 8002276:	e7e5      	b.n	8002244 <set_autowakeup_timeout+0x1a>

08002278 <set_auto_low_power>:
{
 8002278:	b570      	push	{r4, r5, r6, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	0004      	movs	r4, r0
 800227e:	000d      	movs	r5, r1
    rslt = bma400_get_regs(BMA400_REG_AUTO_LOW_POW_1, &reg_data, 1, dev);
 8002280:	000b      	movs	r3, r1
 8002282:	2201      	movs	r2, #1
 8002284:	4669      	mov	r1, sp
 8002286:	3107      	adds	r1, #7
 8002288:	202b      	movs	r0, #43	@ 0x2b
 800228a:	f7ff fe72 	bl	8001f72 <bma400_get_regs>
    if (rslt == BMA400_OK)
 800228e:	2800      	cmp	r0, #0
 8002290:	d10d      	bne.n	80022ae <set_auto_low_power+0x36>
        reg_data = BMA400_SET_BITS_POS_0(reg_data, BMA400_AUTO_LOW_POW, auto_lp_conf->auto_low_power_trigger);
 8002292:	466b      	mov	r3, sp
 8002294:	1dd9      	adds	r1, r3, #7
 8002296:	79db      	ldrb	r3, [r3, #7]
 8002298:	7826      	ldrb	r6, [r4, #0]
 800229a:	220f      	movs	r2, #15
 800229c:	4393      	bics	r3, r2
 800229e:	4032      	ands	r2, r6
 80022a0:	4313      	orrs	r3, r2
 80022a2:	700b      	strb	r3, [r1, #0]
        if (auto_lp_conf->auto_low_power_trigger & 0x0C)
 80022a4:	230c      	movs	r3, #12
 80022a6:	4233      	tst	r3, r6
 80022a8:	d103      	bne.n	80022b2 <set_auto_low_power+0x3a>
        if (rslt == BMA400_OK)
 80022aa:	2800      	cmp	r0, #0
 80022ac:	d01d      	beq.n	80022ea <set_auto_low_power+0x72>
}
 80022ae:	b002      	add	sp, #8
 80022b0:	bd70      	pop	{r4, r5, r6, pc}
            rslt = bma400_get_regs(BMA400_REG_AUTO_LOW_POW_0, &timeout_msb, 1, dev);
 80022b2:	002b      	movs	r3, r5
 80022b4:	2201      	movs	r2, #1
 80022b6:	4669      	mov	r1, sp
 80022b8:	3106      	adds	r1, #6
 80022ba:	302a      	adds	r0, #42	@ 0x2a
 80022bc:	f7ff fe59 	bl	8001f72 <bma400_get_regs>
            if (rslt == BMA400_OK)
 80022c0:	2800      	cmp	r0, #0
 80022c2:	d1f4      	bne.n	80022ae <set_auto_low_power+0x36>
                timeout_msb = BMA400_GET_BITS(auto_lp_conf->auto_lp_timeout_threshold, BMA400_AUTO_LP_THRES);
 80022c4:	8862      	ldrh	r2, [r4, #2]
 80022c6:	1113      	asrs	r3, r2, #4
 80022c8:	4669      	mov	r1, sp
 80022ca:	3106      	adds	r1, #6
 80022cc:	700b      	strb	r3, [r1, #0]
                reg_data = BMA400_SET_BITS(reg_data, BMA400_AUTO_LP_TIMEOUT_LSB, timeout_lsb);
 80022ce:	466b      	mov	r3, sp
 80022d0:	1dd8      	adds	r0, r3, #7
 80022d2:	79dc      	ldrb	r4, [r3, #7]
 80022d4:	230f      	movs	r3, #15
 80022d6:	4023      	ands	r3, r4
 80022d8:	0112      	lsls	r2, r2, #4
 80022da:	4313      	orrs	r3, r2
 80022dc:	7003      	strb	r3, [r0, #0]
                rslt = bma400_set_regs(BMA400_REG_AUTO_LOW_POW_0, &timeout_msb, 1, dev);
 80022de:	002b      	movs	r3, r5
 80022e0:	2201      	movs	r2, #1
 80022e2:	202a      	movs	r0, #42	@ 0x2a
 80022e4:	f7ff fcda 	bl	8001c9c <bma400_set_regs>
 80022e8:	e7df      	b.n	80022aa <set_auto_low_power+0x32>
            rslt = bma400_set_regs(BMA400_REG_AUTO_LOW_POW_1, &reg_data, 1, dev);
 80022ea:	002b      	movs	r3, r5
 80022ec:	2201      	movs	r2, #1
 80022ee:	4669      	mov	r1, sp
 80022f0:	3107      	adds	r1, #7
 80022f2:	302b      	adds	r0, #43	@ 0x2b
 80022f4:	f7ff fcd2 	bl	8001c9c <bma400_set_regs>
 80022f8:	e7d9      	b.n	80022ae <set_auto_low_power+0x36>

080022fa <set_int_pin_conf>:
{
 80022fa:	b530      	push	{r4, r5, lr}
 80022fc:	b085      	sub	sp, #20
 80022fe:	ab01      	add	r3, sp, #4
 8002300:	8018      	strh	r0, [r3, #0]
 8002302:	000c      	movs	r4, r1
    rslt = bma400_get_regs(BMA400_REG_INT_12_IO_CTRL, &reg_data, 1, dev);
 8002304:	000b      	movs	r3, r1
 8002306:	2201      	movs	r2, #1
 8002308:	210f      	movs	r1, #15
 800230a:	4469      	add	r1, sp
 800230c:	2024      	movs	r0, #36	@ 0x24
 800230e:	f7ff fe30 	bl	8001f72 <bma400_get_regs>
    if (rslt == BMA400_OK)
 8002312:	2800      	cmp	r0, #0
 8002314:	d10c      	bne.n	8002330 <set_int_pin_conf+0x36>
        if (int_conf.int_chan == BMA400_INT_CHANNEL_1)
 8002316:	ab01      	add	r3, sp, #4
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d00a      	beq.n	8002334 <set_int_pin_conf+0x3a>
        if (int_conf.int_chan == BMA400_INT_CHANNEL_2)
 800231e:	2b02      	cmp	r3, #2
 8002320:	d015      	beq.n	800234e <set_int_pin_conf+0x54>
        rslt = bma400_set_regs(BMA400_REG_INT_12_IO_CTRL, &reg_data, 1, dev);
 8002322:	0023      	movs	r3, r4
 8002324:	2201      	movs	r2, #1
 8002326:	210f      	movs	r1, #15
 8002328:	4469      	add	r1, sp
 800232a:	2024      	movs	r0, #36	@ 0x24
 800232c:	f7ff fcb6 	bl	8001c9c <bma400_set_regs>
}
 8002330:	b005      	add	sp, #20
 8002332:	bd30      	pop	{r4, r5, pc}
            reg_data = BMA400_SET_BITS(reg_data, BMA400_INT_PIN1_CONF, int_conf.pin_conf);
 8002334:	300f      	adds	r0, #15
 8002336:	4468      	add	r0, sp
 8002338:	7802      	ldrb	r2, [r0, #0]
 800233a:	a901      	add	r1, sp, #4
 800233c:	784d      	ldrb	r5, [r1, #1]
 800233e:	006d      	lsls	r5, r5, #1
 8002340:	2106      	movs	r1, #6
 8002342:	4029      	ands	r1, r5
 8002344:	2506      	movs	r5, #6
 8002346:	43aa      	bics	r2, r5
 8002348:	430a      	orrs	r2, r1
 800234a:	7002      	strb	r2, [r0, #0]
 800234c:	e7e7      	b.n	800231e <set_int_pin_conf+0x24>
            reg_data = BMA400_SET_BITS(reg_data, BMA400_INT_PIN2_CONF, int_conf.pin_conf);
 800234e:	200f      	movs	r0, #15
 8002350:	4468      	add	r0, sp
 8002352:	7803      	ldrb	r3, [r0, #0]
 8002354:	aa01      	add	r2, sp, #4
 8002356:	7851      	ldrb	r1, [r2, #1]
 8002358:	0149      	lsls	r1, r1, #5
 800235a:	2260      	movs	r2, #96	@ 0x60
 800235c:	400a      	ands	r2, r1
 800235e:	2160      	movs	r1, #96	@ 0x60
 8002360:	438b      	bics	r3, r1
 8002362:	4313      	orrs	r3, r2
 8002364:	7003      	strb	r3, [r0, #0]
 8002366:	e7dc      	b.n	8002322 <set_int_pin_conf+0x28>

08002368 <set_fifo_conf>:
{
 8002368:	b530      	push	{r4, r5, lr}
 800236a:	b083      	sub	sp, #12
 800236c:	0004      	movs	r4, r0
 800236e:	000d      	movs	r5, r1
    rslt = null_ptr_check(dev);
 8002370:	0008      	movs	r0, r1
 8002372:	f7ff f883 	bl	800147c <null_ptr_check>
    if (rslt == BMA400_OK)
 8002376:	2800      	cmp	r0, #0
 8002378:	d001      	beq.n	800237e <set_fifo_conf+0x16>
}
 800237a:	b003      	add	sp, #12
 800237c:	bd30      	pop	{r4, r5, pc}
        rslt = bma400_get_regs(BMA400_REG_FIFO_CONFIG_0, sens_data, 3, dev);
 800237e:	002b      	movs	r3, r5
 8002380:	2203      	movs	r2, #3
 8002382:	4669      	mov	r1, sp
 8002384:	3026      	adds	r0, #38	@ 0x26
 8002386:	f7ff fdf4 	bl	8001f72 <bma400_get_regs>
        if (rslt == BMA400_OK)
 800238a:	2800      	cmp	r0, #0
 800238c:	d1f5      	bne.n	800237a <set_fifo_conf+0x12>
            data_array[0] = fifo_conf->conf_regs;
 800238e:	7823      	ldrb	r3, [r4, #0]
 8002390:	aa01      	add	r2, sp, #4
 8002392:	7013      	strb	r3, [r2, #0]
            if (fifo_conf->conf_status == BMA400_DISABLE)
 8002394:	7862      	ldrb	r2, [r4, #1]
 8002396:	2a00      	cmp	r2, #0
 8002398:	d106      	bne.n	80023a8 <set_fifo_conf+0x40>
                data_array[0] = sens_data[0] & (~data_array[0]);
 800239a:	466a      	mov	r2, sp
 800239c:	7812      	ldrb	r2, [r2, #0]
 800239e:	43db      	mvns	r3, r3
 80023a0:	b25b      	sxtb	r3, r3
 80023a2:	4013      	ands	r3, r2
 80023a4:	aa01      	add	r2, sp, #4
 80023a6:	7013      	strb	r3, [r2, #0]
            data_array[1] = BMA400_GET_LSB(fifo_conf->fifo_watermark);
 80023a8:	8863      	ldrh	r3, [r4, #2]
 80023aa:	78a0      	ldrb	r0, [r4, #2]
 80023ac:	a901      	add	r1, sp, #4
 80023ae:	7048      	strb	r0, [r1, #1]
            data_array[2] = BMA400_GET_MSB(fifo_conf->fifo_watermark);
 80023b0:	0a1b      	lsrs	r3, r3, #8
 80023b2:	708b      	strb	r3, [r1, #2]
            data_array[2] = BMA400_GET_BITS_POS_0(data_array[2], BMA400_FIFO_BYTES_CNT);
 80023b4:	2207      	movs	r2, #7
 80023b6:	4013      	ands	r3, r2
 80023b8:	708b      	strb	r3, [r1, #2]
            if ((data_array[1] == sens_data[1]) && (data_array[2] == sens_data[2]))
 80023ba:	466a      	mov	r2, sp
 80023bc:	7852      	ldrb	r2, [r2, #1]
 80023be:	4290      	cmp	r0, r2
 80023c0:	d103      	bne.n	80023ca <set_fifo_conf+0x62>
 80023c2:	466a      	mov	r2, sp
 80023c4:	7892      	ldrb	r2, [r2, #2]
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d006      	beq.n	80023d8 <set_fifo_conf+0x70>
                rslt = bma400_set_regs(BMA400_REG_FIFO_CONFIG_0, data_array, 3, dev);
 80023ca:	002b      	movs	r3, r5
 80023cc:	2203      	movs	r2, #3
 80023ce:	a901      	add	r1, sp, #4
 80023d0:	2026      	movs	r0, #38	@ 0x26
 80023d2:	f7ff fc63 	bl	8001c9c <bma400_set_regs>
 80023d6:	e7d0      	b.n	800237a <set_fifo_conf+0x12>
                rslt = bma400_set_regs(BMA400_REG_FIFO_CONFIG_0, data_array, 1, dev);
 80023d8:	002b      	movs	r3, r5
 80023da:	2201      	movs	r2, #1
 80023dc:	2026      	movs	r0, #38	@ 0x26
 80023de:	f7ff fc5d 	bl	8001c9c <bma400_set_regs>
 80023e2:	e7ca      	b.n	800237a <set_fifo_conf+0x12>

080023e4 <get_fifo_length>:
{
 80023e4:	b510      	push	{r4, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	0004      	movs	r4, r0
 80023ea:	000b      	movs	r3, r1
    uint8_t data_array[2] = { 0 };
 80023ec:	a901      	add	r1, sp, #4
 80023ee:	2200      	movs	r2, #0
 80023f0:	800a      	strh	r2, [r1, #0]
    rslt = bma400_get_regs(BMA400_REG_FIFO_LENGTH, data_array, 2, dev);
 80023f2:	3202      	adds	r2, #2
 80023f4:	2012      	movs	r0, #18
 80023f6:	f7ff fdbc 	bl	8001f72 <bma400_get_regs>
    if (rslt == BMA400_OK)
 80023fa:	2800      	cmp	r0, #0
 80023fc:	d108      	bne.n	8002410 <get_fifo_length+0x2c>
        data_array[1] = BMA400_GET_BITS_POS_0(data_array[1], BMA400_FIFO_BYTES_CNT);
 80023fe:	aa01      	add	r2, sp, #4
 8002400:	7851      	ldrb	r1, [r2, #1]
 8002402:	2307      	movs	r3, #7
 8002404:	400b      	ands	r3, r1
 8002406:	7053      	strb	r3, [r2, #1]
        *fifo_byte_cnt = ((uint16_t)data_array[1] << 8) | ((uint16_t)data_array[0]);
 8002408:	7812      	ldrb	r2, [r2, #0]
 800240a:	021b      	lsls	r3, r3, #8
 800240c:	4313      	orrs	r3, r2
 800240e:	8023      	strh	r3, [r4, #0]
}
 8002410:	b002      	add	sp, #8
 8002412:	bd10      	pop	{r4, pc}

08002414 <read_fifo>:
{
 8002414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002416:	46c6      	mov	lr, r8
 8002418:	b500      	push	{lr}
 800241a:	b082      	sub	sp, #8
 800241c:	0005      	movs	r5, r0
 800241e:	000c      	movs	r4, r1
    if (dev->intf == BMA400_SPI_INTF)
 8002420:	784b      	ldrb	r3, [r1, #1]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d021      	beq.n	800246a <read_fifo+0x56>
    uint8_t fifo_addr = BMA400_REG_FIFO_DATA;
 8002426:	2714      	movs	r7, #20
    fifo->length += dev->dummy_byte;
 8002428:	88ab      	ldrh	r3, [r5, #4]
 800242a:	7a22      	ldrb	r2, [r4, #8]
 800242c:	189b      	adds	r3, r3, r2
 800242e:	80ab      	strh	r3, [r5, #4]
    rslt = bma400_get_regs(BMA400_REG_FIFO_READ_EN, &reg_data, 1, dev);
 8002430:	0023      	movs	r3, r4
 8002432:	2201      	movs	r2, #1
 8002434:	4669      	mov	r1, sp
 8002436:	3107      	adds	r1, #7
 8002438:	2029      	movs	r0, #41	@ 0x29
 800243a:	f7ff fd9a 	bl	8001f72 <bma400_get_regs>
 800243e:	1e06      	subs	r6, r0, #0
    if (rslt == BMA400_OK)
 8002440:	d10e      	bne.n	8002460 <read_fifo+0x4c>
        if (reg_data == 0)
 8002442:	466b      	mov	r3, sp
 8002444:	3307      	adds	r3, #7
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d110      	bne.n	800246e <read_fifo+0x5a>
            dev->intf_rslt = dev->read(fifo_addr, fifo->data, (uint32_t)fifo->length, dev->intf_ptr);
 800244c:	68e3      	ldr	r3, [r4, #12]
 800244e:	4698      	mov	r8, r3
 8002450:	88aa      	ldrh	r2, [r5, #4]
 8002452:	6863      	ldr	r3, [r4, #4]
 8002454:	6829      	ldr	r1, [r5, #0]
 8002456:	0038      	movs	r0, r7
 8002458:	47c0      	blx	r8
 800245a:	7720      	strb	r0, [r4, #28]
            if (dev->intf_rslt != BMA400_INTF_RET_SUCCESS)
 800245c:	2800      	cmp	r0, #0
 800245e:	d12b      	bne.n	80024b8 <read_fifo+0xa4>
}
 8002460:	0030      	movs	r0, r6
 8002462:	b002      	add	sp, #8
 8002464:	bc80      	pop	{r7}
 8002466:	46b8      	mov	r8, r7
 8002468:	bdf0      	pop	{r4, r5, r6, r7, pc}
        fifo_addr = fifo_addr | BMA400_SPI_RD_MASK;
 800246a:	2794      	movs	r7, #148	@ 0x94
 800246c:	e7dc      	b.n	8002428 <read_fifo+0x14>
            reg_data = 0;
 800246e:	466b      	mov	r3, sp
 8002470:	1dd9      	adds	r1, r3, #7
 8002472:	2300      	movs	r3, #0
 8002474:	700b      	strb	r3, [r1, #0]
            rslt = bma400_set_regs(BMA400_REG_FIFO_READ_EN, &reg_data, 1, dev);
 8002476:	0023      	movs	r3, r4
 8002478:	2201      	movs	r2, #1
 800247a:	2029      	movs	r0, #41	@ 0x29
 800247c:	f7ff fc0e 	bl	8001c9c <bma400_set_regs>
 8002480:	1e06      	subs	r6, r0, #0
            if (rslt == BMA400_OK)
 8002482:	d1ed      	bne.n	8002460 <read_fifo+0x4c>
                dev->delay_us(1000, dev->intf_ptr);
 8002484:	6963      	ldr	r3, [r4, #20]
 8002486:	6861      	ldr	r1, [r4, #4]
 8002488:	20fa      	movs	r0, #250	@ 0xfa
 800248a:	0080      	lsls	r0, r0, #2
 800248c:	4798      	blx	r3
                dev->intf_rslt = dev->read(fifo_addr, fifo->data, (uint32_t)fifo->length, dev->intf_ptr);
 800248e:	68e3      	ldr	r3, [r4, #12]
 8002490:	4698      	mov	r8, r3
 8002492:	88aa      	ldrh	r2, [r5, #4]
 8002494:	6863      	ldr	r3, [r4, #4]
 8002496:	6829      	ldr	r1, [r5, #0]
 8002498:	0038      	movs	r0, r7
 800249a:	47c0      	blx	r8
 800249c:	7720      	strb	r0, [r4, #28]
                if (dev->intf_rslt == BMA400_OK)
 800249e:	2800      	cmp	r0, #0
 80024a0:	d1de      	bne.n	8002460 <read_fifo+0x4c>
                    reg_data = 1;
 80024a2:	466b      	mov	r3, sp
 80024a4:	1dd9      	adds	r1, r3, #7
 80024a6:	2301      	movs	r3, #1
 80024a8:	700b      	strb	r3, [r1, #0]
                    rslt = bma400_set_regs(BMA400_REG_FIFO_READ_EN, &reg_data, 1, dev);
 80024aa:	0023      	movs	r3, r4
 80024ac:	2201      	movs	r2, #1
 80024ae:	3029      	adds	r0, #41	@ 0x29
 80024b0:	f7ff fbf4 	bl	8001c9c <bma400_set_regs>
 80024b4:	0006      	movs	r6, r0
 80024b6:	e7d3      	b.n	8002460 <read_fifo+0x4c>
                rslt = BMA400_E_COM_FAIL;
 80024b8:	2602      	movs	r6, #2
 80024ba:	4276      	negs	r6, r6
 80024bc:	e7d0      	b.n	8002460 <read_fifo+0x4c>
	...

080024c0 <bma400_set_power_mode>:
{
 80024c0:	b570      	push	{r4, r5, r6, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	0005      	movs	r5, r0
 80024c6:	000e      	movs	r6, r1
    uint8_t reg_data = 0;
 80024c8:	466b      	mov	r3, sp
 80024ca:	2200      	movs	r2, #0
 80024cc:	71da      	strb	r2, [r3, #7]
    rslt = null_ptr_check(dev);
 80024ce:	0008      	movs	r0, r1
 80024d0:	f7fe ffd4 	bl	800147c <null_ptr_check>
 80024d4:	1e04      	subs	r4, r0, #0
    if (rslt == BMA400_OK)
 80024d6:	d002      	beq.n	80024de <bma400_set_power_mode+0x1e>
}
 80024d8:	0020      	movs	r0, r4
 80024da:	b002      	add	sp, #8
 80024dc:	bd70      	pop	{r4, r5, r6, pc}
        rslt = bma400_get_regs(BMA400_REG_ACCEL_CONFIG_0, &reg_data, 1, dev);
 80024de:	0033      	movs	r3, r6
 80024e0:	2201      	movs	r2, #1
 80024e2:	4669      	mov	r1, sp
 80024e4:	3107      	adds	r1, #7
 80024e6:	2019      	movs	r0, #25
 80024e8:	f7ff fd43 	bl	8001f72 <bma400_get_regs>
 80024ec:	1e04      	subs	r4, r0, #0
    if (rslt == BMA400_OK)
 80024ee:	d1f3      	bne.n	80024d8 <bma400_set_power_mode+0x18>
        reg_data = BMA400_SET_BITS_POS_0(reg_data, BMA400_POWER_MODE, power_mode);
 80024f0:	466b      	mov	r3, sp
 80024f2:	79da      	ldrb	r2, [r3, #7]
 80024f4:	2303      	movs	r3, #3
 80024f6:	402b      	ands	r3, r5
 80024f8:	2103      	movs	r1, #3
 80024fa:	438a      	bics	r2, r1
 80024fc:	4313      	orrs	r3, r2
 80024fe:	466a      	mov	r2, sp
 8002500:	71d3      	strb	r3, [r2, #7]
        rslt = bma400_set_regs(BMA400_REG_ACCEL_CONFIG_0, &reg_data, 1, dev);
 8002502:	0033      	movs	r3, r6
 8002504:	2201      	movs	r2, #1
 8002506:	4669      	mov	r1, sp
 8002508:	3107      	adds	r1, #7
 800250a:	2019      	movs	r0, #25
 800250c:	f7ff fbc6 	bl	8001c9c <bma400_set_regs>
 8002510:	0004      	movs	r4, r0
        if (power_mode == BMA400_MODE_LOW_POWER)
 8002512:	2d01      	cmp	r5, #1
 8002514:	d004      	beq.n	8002520 <bma400_set_power_mode+0x60>
            dev->delay_us(10000, dev->intf_ptr); /* TBC */
 8002516:	6973      	ldr	r3, [r6, #20]
 8002518:	6871      	ldr	r1, [r6, #4]
 800251a:	4804      	ldr	r0, [pc, #16]	@ (800252c <bma400_set_power_mode+0x6c>)
 800251c:	4798      	blx	r3
 800251e:	e7db      	b.n	80024d8 <bma400_set_power_mode+0x18>
            dev->delay_us(40000, dev->intf_ptr);
 8002520:	6973      	ldr	r3, [r6, #20]
 8002522:	6871      	ldr	r1, [r6, #4]
 8002524:	4802      	ldr	r0, [pc, #8]	@ (8002530 <bma400_set_power_mode+0x70>)
 8002526:	4798      	blx	r3
 8002528:	e7d6      	b.n	80024d8 <bma400_set_power_mode+0x18>
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	00002710 	.word	0x00002710
 8002530:	00009c40 	.word	0x00009c40

08002534 <bma400_set_sensor_conf>:
{
 8002534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002536:	b083      	sub	sp, #12
 8002538:	0006      	movs	r6, r0
 800253a:	000f      	movs	r7, r1
 800253c:	0015      	movs	r5, r2
    uint8_t data_array[3] = { 0 };
 800253e:	2203      	movs	r2, #3
 8002540:	2100      	movs	r1, #0
 8002542:	a801      	add	r0, sp, #4
 8002544:	f002 fb0a 	bl	8004b5c <memset>
    rslt = null_ptr_check(dev);
 8002548:	0028      	movs	r0, r5
 800254a:	f7fe ff97 	bl	800147c <null_ptr_check>
    if ((rslt == BMA400_OK) && (conf != NULL))
 800254e:	2800      	cmp	r0, #0
 8002550:	d124      	bne.n	800259c <bma400_set_sensor_conf+0x68>
 8002552:	2e00      	cmp	r6, #0
 8002554:	d025      	beq.n	80025a2 <bma400_set_sensor_conf+0x6e>
        rslt = bma400_get_regs(BMA400_REG_INT_MAP, data_array, 3, dev);
 8002556:	002b      	movs	r3, r5
 8002558:	2203      	movs	r2, #3
 800255a:	a901      	add	r1, sp, #4
 800255c:	3021      	adds	r0, #33	@ 0x21
 800255e:	f7ff fd08 	bl	8001f72 <bma400_get_regs>
        if (rslt == BMA400_OK)
 8002562:	2800      	cmp	r0, #0
 8002564:	d001      	beq.n	800256a <bma400_set_sensor_conf+0x36>
}
 8002566:	b003      	add	sp, #12
 8002568:	bdf0      	pop	{r4, r5, r6, r7, pc}
            for (idx = 0; (idx < n_sett) && (rslt == BMA400_OK); idx++)
 800256a:	2400      	movs	r4, #0
 800256c:	42bc      	cmp	r4, r7
 800256e:	d20c      	bcs.n	800258a <bma400_set_sensor_conf+0x56>
 8002570:	2800      	cmp	r0, #0
 8002572:	d10a      	bne.n	800258a <bma400_set_sensor_conf+0x56>
                rslt = set_sensor_conf(data_array, conf + idx, dev);
 8002574:	00a1      	lsls	r1, r4, #2
 8002576:	1909      	adds	r1, r1, r4
 8002578:	0089      	lsls	r1, r1, #2
 800257a:	1871      	adds	r1, r6, r1
 800257c:	002a      	movs	r2, r5
 800257e:	a801      	add	r0, sp, #4
 8002580:	f7ff fdf9 	bl	8002176 <set_sensor_conf>
            for (idx = 0; (idx < n_sett) && (rslt == BMA400_OK); idx++)
 8002584:	3401      	adds	r4, #1
 8002586:	b2a4      	uxth	r4, r4
 8002588:	e7f0      	b.n	800256c <bma400_set_sensor_conf+0x38>
            if (rslt == BMA400_OK)
 800258a:	2800      	cmp	r0, #0
 800258c:	d1eb      	bne.n	8002566 <bma400_set_sensor_conf+0x32>
                rslt = bma400_set_regs(BMA400_REG_INT_MAP, data_array, 3, dev);
 800258e:	002b      	movs	r3, r5
 8002590:	2203      	movs	r2, #3
 8002592:	a901      	add	r1, sp, #4
 8002594:	3021      	adds	r0, #33	@ 0x21
 8002596:	f7ff fb81 	bl	8001c9c <bma400_set_regs>
 800259a:	e7e4      	b.n	8002566 <bma400_set_sensor_conf+0x32>
        rslt = BMA400_E_NULL_PTR;
 800259c:	2001      	movs	r0, #1
 800259e:	4240      	negs	r0, r0
 80025a0:	e7e1      	b.n	8002566 <bma400_set_sensor_conf+0x32>
 80025a2:	2001      	movs	r0, #1
 80025a4:	4240      	negs	r0, r0
 80025a6:	e7de      	b.n	8002566 <bma400_set_sensor_conf+0x32>

080025a8 <bma400_set_device_conf>:
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025aa:	46ce      	mov	lr, r9
 80025ac:	4647      	mov	r7, r8
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b083      	sub	sp, #12
 80025b2:	0006      	movs	r6, r0
 80025b4:	000f      	movs	r7, r1
 80025b6:	4690      	mov	r8, r2
    uint8_t data_array[3] = { 0 };
 80025b8:	2203      	movs	r2, #3
 80025ba:	2100      	movs	r1, #0
 80025bc:	a801      	add	r0, sp, #4
 80025be:	f002 facd 	bl	8004b5c <memset>
    rslt = null_ptr_check(dev);
 80025c2:	4640      	mov	r0, r8
 80025c4:	f7fe ff5a 	bl	800147c <null_ptr_check>
    if ((rslt == BMA400_OK) && (conf != NULL))
 80025c8:	2800      	cmp	r0, #0
 80025ca:	d000      	beq.n	80025ce <bma400_set_device_conf+0x26>
 80025cc:	e06d      	b.n	80026aa <bma400_set_device_conf+0x102>
 80025ce:	2e00      	cmp	r6, #0
 80025d0:	d100      	bne.n	80025d4 <bma400_set_device_conf+0x2c>
 80025d2:	e06d      	b.n	80026b0 <bma400_set_device_conf+0x108>
        rslt = bma400_get_regs(BMA400_REG_INT_MAP, data_array, 3, dev);
 80025d4:	4643      	mov	r3, r8
 80025d6:	2203      	movs	r2, #3
 80025d8:	a901      	add	r1, sp, #4
 80025da:	3021      	adds	r0, #33	@ 0x21
 80025dc:	f7ff fcc9 	bl	8001f72 <bma400_get_regs>
 80025e0:	0005      	movs	r5, r0
        for (idx = 0; (idx < n_sett) && (rslt == BMA400_OK); idx++)
 80025e2:	2400      	movs	r4, #0
 80025e4:	e007      	b.n	80025f6 <bma400_set_device_conf+0x4e>
                    rslt = set_autowakeup_timeout(&conf[idx].param.auto_wakeup, dev);
 80025e6:	4648      	mov	r0, r9
 80025e8:	3002      	adds	r0, #2
 80025ea:	4641      	mov	r1, r8
 80025ec:	f7ff fe1d 	bl	800222a <set_autowakeup_timeout>
 80025f0:	0005      	movs	r5, r0
        for (idx = 0; (idx < n_sett) && (rslt == BMA400_OK); idx++)
 80025f2:	3401      	adds	r4, #1
 80025f4:	b2a4      	uxth	r4, r4
 80025f6:	42a7      	cmp	r7, r4
 80025f8:	d947      	bls.n	800268a <bma400_set_device_conf+0xe2>
 80025fa:	2d00      	cmp	r5, #0
 80025fc:	d145      	bne.n	800268a <bma400_set_device_conf+0xe2>
            switch (conf[idx].type)
 80025fe:	00a3      	lsls	r3, r4, #2
 8002600:	191b      	adds	r3, r3, r4
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	18f2      	adds	r2, r6, r3
 8002606:	4691      	mov	r9, r2
 8002608:	5cf3      	ldrb	r3, [r6, r3]
 800260a:	2b05      	cmp	r3, #5
 800260c:	d83a      	bhi.n	8002684 <bma400_set_device_conf+0xdc>
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4a29      	ldr	r2, [pc, #164]	@ (80026b8 <bma400_set_device_conf+0x110>)
 8002612:	58d3      	ldr	r3, [r2, r3]
 8002614:	469f      	mov	pc, r3
                    rslt = set_autowakeup_interrupt(&conf[idx].param.wakeup, dev);
 8002616:	464b      	mov	r3, r9
 8002618:	1c98      	adds	r0, r3, #2
 800261a:	4641      	mov	r1, r8
 800261c:	f7ff fc7e 	bl	8001f1c <set_autowakeup_interrupt>
 8002620:	1e05      	subs	r5, r0, #0
                    if (rslt == BMA400_OK)
 8002622:	d1e6      	bne.n	80025f2 <bma400_set_device_conf+0x4a>
                        map_int_pin(data_array, BMA400_WAKEUP_INT_MAP, conf[idx].param.wakeup.int_chan);
 8002624:	464b      	mov	r3, r9
 8002626:	7a5a      	ldrb	r2, [r3, #9]
 8002628:	2107      	movs	r1, #7
 800262a:	a801      	add	r0, sp, #4
 800262c:	f7fe ff40 	bl	80014b0 <map_int_pin>
 8002630:	e7df      	b.n	80025f2 <bma400_set_device_conf+0x4a>
                    rslt = set_auto_low_power(&conf[idx].param.auto_lp, dev);
 8002632:	4648      	mov	r0, r9
 8002634:	3002      	adds	r0, #2
 8002636:	4641      	mov	r1, r8
 8002638:	f7ff fe1e 	bl	8002278 <set_auto_low_power>
 800263c:	0005      	movs	r5, r0
                    break;
 800263e:	e7d8      	b.n	80025f2 <bma400_set_device_conf+0x4a>
                    rslt = set_int_pin_conf(conf[idx].param.int_conf, dev);
 8002640:	464b      	mov	r3, r9
 8002642:	8858      	ldrh	r0, [r3, #2]
 8002644:	4641      	mov	r1, r8
 8002646:	f7ff fe58 	bl	80022fa <set_int_pin_conf>
 800264a:	0005      	movs	r5, r0
                    break;
 800264c:	e7d1      	b.n	80025f2 <bma400_set_device_conf+0x4a>
                    map_int_pin(data_array, BMA400_INT_OVERRUN_MAP, conf[idx].param.overrun_int.int_chan);
 800264e:	464b      	mov	r3, r9
 8002650:	789a      	ldrb	r2, [r3, #2]
 8002652:	210b      	movs	r1, #11
 8002654:	a801      	add	r0, sp, #4
 8002656:	f7fe ff2b 	bl	80014b0 <map_int_pin>
                    break;
 800265a:	e7ca      	b.n	80025f2 <bma400_set_device_conf+0x4a>
                    rslt = set_fifo_conf(&conf[idx].param.fifo_conf, dev);
 800265c:	464b      	mov	r3, r9
 800265e:	1c98      	adds	r0, r3, #2
 8002660:	4641      	mov	r1, r8
 8002662:	f7ff fe81 	bl	8002368 <set_fifo_conf>
 8002666:	1e05      	subs	r5, r0, #0
                    if (rslt == BMA400_OK)
 8002668:	d1c3      	bne.n	80025f2 <bma400_set_device_conf+0x4a>
                        map_int_pin(data_array, BMA400_FIFO_WM_INT_MAP, conf[idx].param.fifo_conf.fifo_wm_channel);
 800266a:	464b      	mov	r3, r9
 800266c:	79da      	ldrb	r2, [r3, #7]
 800266e:	2102      	movs	r1, #2
 8002670:	a801      	add	r0, sp, #4
 8002672:	f7fe ff1d 	bl	80014b0 <map_int_pin>
                        map_int_pin(data_array, BMA400_FIFO_FULL_INT_MAP, conf[idx].param.fifo_conf.fifo_full_channel);
 8002676:	464b      	mov	r3, r9
 8002678:	799a      	ldrb	r2, [r3, #6]
 800267a:	2103      	movs	r1, #3
 800267c:	a801      	add	r0, sp, #4
 800267e:	f7fe ff17 	bl	80014b0 <map_int_pin>
 8002682:	e7b6      	b.n	80025f2 <bma400_set_device_conf+0x4a>
            switch (conf[idx].type)
 8002684:	2504      	movs	r5, #4
 8002686:	426d      	negs	r5, r5
 8002688:	e7b3      	b.n	80025f2 <bma400_set_device_conf+0x4a>
        if (rslt == BMA400_OK)
 800268a:	2d00      	cmp	r5, #0
 800268c:	d005      	beq.n	800269a <bma400_set_device_conf+0xf2>
}
 800268e:	0028      	movs	r0, r5
 8002690:	b003      	add	sp, #12
 8002692:	bcc0      	pop	{r6, r7}
 8002694:	46b9      	mov	r9, r7
 8002696:	46b0      	mov	r8, r6
 8002698:	bdf0      	pop	{r4, r5, r6, r7, pc}
            rslt = bma400_set_regs(BMA400_REG_INT_MAP, data_array, 3, dev);
 800269a:	4643      	mov	r3, r8
 800269c:	2203      	movs	r2, #3
 800269e:	a901      	add	r1, sp, #4
 80026a0:	2021      	movs	r0, #33	@ 0x21
 80026a2:	f7ff fafb 	bl	8001c9c <bma400_set_regs>
 80026a6:	0005      	movs	r5, r0
 80026a8:	e7f1      	b.n	800268e <bma400_set_device_conf+0xe6>
        rslt = BMA400_E_NULL_PTR;
 80026aa:	2501      	movs	r5, #1
 80026ac:	426d      	negs	r5, r5
 80026ae:	e7ee      	b.n	800268e <bma400_set_device_conf+0xe6>
 80026b0:	2501      	movs	r5, #1
 80026b2:	426d      	negs	r5, r5
 80026b4:	e7eb      	b.n	800268e <bma400_set_device_conf+0xe6>
 80026b6:	46c0      	nop			@ (mov r8, r8)
 80026b8:	0800572c 	.word	0x0800572c

080026bc <bma400_get_fifo_data>:
{
 80026bc:	b530      	push	{r4, r5, lr}
 80026be:	b083      	sub	sp, #12
 80026c0:	0004      	movs	r4, r0
 80026c2:	000d      	movs	r5, r1
    uint16_t fifo_byte_cnt = 0;
 80026c4:	ab01      	add	r3, sp, #4
 80026c6:	2200      	movs	r2, #0
 80026c8:	801a      	strh	r2, [r3, #0]
    rslt = null_ptr_check(dev);
 80026ca:	0008      	movs	r0, r1
 80026cc:	f7fe fed6 	bl	800147c <null_ptr_check>
    if ((rslt == BMA400_OK) && (fifo != NULL))
 80026d0:	2800      	cmp	r0, #0
 80026d2:	d134      	bne.n	800273e <bma400_get_fifo_data+0x82>
 80026d4:	2c00      	cmp	r4, #0
 80026d6:	d035      	beq.n	8002744 <bma400_get_fifo_data+0x88>
        fifo->accel_byte_start_idx = 0;
 80026d8:	2300      	movs	r3, #0
 80026da:	8163      	strh	r3, [r4, #10]
        rslt = get_fifo_length(&fifo_byte_cnt, dev);
 80026dc:	0029      	movs	r1, r5
 80026de:	a801      	add	r0, sp, #4
 80026e0:	f7ff fe80 	bl	80023e4 <get_fifo_length>
        if (rslt == BMA400_OK)
 80026e4:	2800      	cmp	r0, #0
 80026e6:	d001      	beq.n	80026ec <bma400_get_fifo_data+0x30>
}
 80026e8:	b003      	add	sp, #12
 80026ea:	bd30      	pop	{r4, r5, pc}
            rslt = bma400_get_regs(BMA400_REG_FIFO_CONFIG_0, &data, 1, dev);
 80026ec:	002b      	movs	r3, r5
 80026ee:	2201      	movs	r2, #1
 80026f0:	4669      	mov	r1, sp
 80026f2:	3107      	adds	r1, #7
 80026f4:	3026      	adds	r0, #38	@ 0x26
 80026f6:	f7ff fc3c 	bl	8001f72 <bma400_get_regs>
            if (rslt == BMA400_OK)
 80026fa:	2800      	cmp	r0, #0
 80026fc:	d1f4      	bne.n	80026e8 <bma400_get_fifo_data+0x2c>
                fifo->fifo_8_bit_en = BMA400_GET_BITS(data, BMA400_FIFO_8_BIT_EN);
 80026fe:	466b      	mov	r3, sp
 8002700:	79da      	ldrb	r2, [r3, #7]
 8002702:	1111      	asrs	r1, r2, #4
 8002704:	2301      	movs	r3, #1
 8002706:	4019      	ands	r1, r3
 8002708:	71e1      	strb	r1, [r4, #7]
                fifo->fifo_data_enable = BMA400_GET_BITS(data, BMA400_FIFO_AXES_EN);
 800270a:	0951      	lsrs	r1, r2, #5
 800270c:	7221      	strb	r1, [r4, #8]
                fifo->fifo_time_enable = BMA400_GET_BITS(data, BMA400_FIFO_TIME_EN);
 800270e:	1092      	asrs	r2, r2, #2
 8002710:	4013      	ands	r3, r2
 8002712:	71a3      	strb	r3, [r4, #6]
                fifo->fifo_sensor_time = 0;
 8002714:	2200      	movs	r2, #0
 8002716:	6122      	str	r2, [r4, #16]
                user_fifo_len = fifo->length;
 8002718:	88a1      	ldrh	r1, [r4, #4]
                if (fifo->length > fifo_byte_cnt)
 800271a:	aa01      	add	r2, sp, #4
 800271c:	8812      	ldrh	r2, [r2, #0]
 800271e:	428a      	cmp	r2, r1
 8002720:	d200      	bcs.n	8002724 <bma400_get_fifo_data+0x68>
                    fifo->length = fifo_byte_cnt;
 8002722:	80a2      	strh	r2, [r4, #4]
                if ((fifo->fifo_time_enable == BMA400_ENABLE) &&
 8002724:	2b00      	cmp	r3, #0
 8002726:	d005      	beq.n	8002734 <bma400_get_fifo_data+0x78>
                    (fifo_byte_cnt + BMA400_FIFO_BYTES_OVERREAD <= user_fifo_len))
 8002728:	3263      	adds	r2, #99	@ 0x63
                if ((fifo->fifo_time_enable == BMA400_ENABLE) &&
 800272a:	428a      	cmp	r2, r1
 800272c:	da02      	bge.n	8002734 <bma400_get_fifo_data+0x78>
                    fifo->length = fifo->length + BMA400_FIFO_BYTES_OVERREAD;
 800272e:	88a3      	ldrh	r3, [r4, #4]
 8002730:	3364      	adds	r3, #100	@ 0x64
 8002732:	80a3      	strh	r3, [r4, #4]
                rslt = read_fifo(fifo, dev);
 8002734:	0029      	movs	r1, r5
 8002736:	0020      	movs	r0, r4
 8002738:	f7ff fe6c 	bl	8002414 <read_fifo>
 800273c:	e7d4      	b.n	80026e8 <bma400_get_fifo_data+0x2c>
        rslt = BMA400_E_NULL_PTR;
 800273e:	2001      	movs	r0, #1
 8002740:	4240      	negs	r0, r0
 8002742:	e7d1      	b.n	80026e8 <bma400_get_fifo_data+0x2c>
 8002744:	2001      	movs	r0, #1
 8002746:	4240      	negs	r0, r0
 8002748:	e7ce      	b.n	80026e8 <bma400_get_fifo_data+0x2c>

0800274a <bma400_extract_accel>:
{
 800274a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800274c:	46c6      	mov	lr, r8
 800274e:	b500      	push	{lr}
 8002750:	0006      	movs	r6, r0
 8002752:	000f      	movs	r7, r1
 8002754:	4690      	mov	r8, r2
 8002756:	001d      	movs	r5, r3
    rslt = null_ptr_check(dev);
 8002758:	0018      	movs	r0, r3
 800275a:	f7fe fe8f 	bl	800147c <null_ptr_check>
 800275e:	1e04      	subs	r4, r0, #0
    if ((rslt == BMA400_OK) && (fifo != NULL) && (accel_data != NULL) && (frame_count != NULL))
 8002760:	d110      	bne.n	8002784 <bma400_extract_accel+0x3a>
 8002762:	2e00      	cmp	r6, #0
 8002764:	d011      	beq.n	800278a <bma400_extract_accel+0x40>
 8002766:	2f00      	cmp	r7, #0
 8002768:	d012      	beq.n	8002790 <bma400_extract_accel+0x46>
 800276a:	4643      	mov	r3, r8
 800276c:	2b00      	cmp	r3, #0
 800276e:	d012      	beq.n	8002796 <bma400_extract_accel+0x4c>
        unpack_accel_frame(fifo, accel_data, frame_count, dev);
 8002770:	002b      	movs	r3, r5
 8002772:	4642      	mov	r2, r8
 8002774:	0039      	movs	r1, r7
 8002776:	0030      	movs	r0, r6
 8002778:	f7ff f934 	bl	80019e4 <unpack_accel_frame>
}
 800277c:	0020      	movs	r0, r4
 800277e:	bc80      	pop	{r7}
 8002780:	46b8      	mov	r8, r7
 8002782:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rslt = BMA400_E_NULL_PTR;
 8002784:	2401      	movs	r4, #1
 8002786:	4264      	negs	r4, r4
 8002788:	e7f8      	b.n	800277c <bma400_extract_accel+0x32>
 800278a:	2401      	movs	r4, #1
 800278c:	4264      	negs	r4, r4
 800278e:	e7f5      	b.n	800277c <bma400_extract_accel+0x32>
 8002790:	2401      	movs	r4, #1
 8002792:	4264      	negs	r4, r4
 8002794:	e7f2      	b.n	800277c <bma400_extract_accel+0x32>
 8002796:	2401      	movs	r4, #1
 8002798:	4264      	negs	r4, r4
 800279a:	e7ef      	b.n	800277c <bma400_extract_accel+0x32>

0800279c <bma400_set_fifo_flush>:
{
 800279c:	b510      	push	{r4, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	0004      	movs	r4, r0
    uint8_t data = BMA400_FIFO_FLUSH_CMD;
 80027a2:	466b      	mov	r3, sp
 80027a4:	22b0      	movs	r2, #176	@ 0xb0
 80027a6:	71da      	strb	r2, [r3, #7]
    rslt = null_ptr_check(dev);
 80027a8:	f7fe fe68 	bl	800147c <null_ptr_check>
    if (rslt == BMA400_OK)
 80027ac:	2800      	cmp	r0, #0
 80027ae:	d001      	beq.n	80027b4 <bma400_set_fifo_flush+0x18>
}
 80027b0:	b002      	add	sp, #8
 80027b2:	bd10      	pop	{r4, pc}
        rslt = bma400_set_regs(BMA400_REG_COMMAND, &data, 1, dev);
 80027b4:	0023      	movs	r3, r4
 80027b6:	2201      	movs	r2, #1
 80027b8:	4669      	mov	r1, sp
 80027ba:	3107      	adds	r1, #7
 80027bc:	307e      	adds	r0, #126	@ 0x7e
 80027be:	f7ff fa6d 	bl	8001c9c <bma400_set_regs>
 80027c2:	e7f5      	b.n	80027b0 <bma400_set_fifo_flush+0x14>

080027c4 <set_auto_wakeup>:
{
 80027c4:	b530      	push	{r4, r5, lr}
 80027c6:	b083      	sub	sp, #12
 80027c8:	0005      	movs	r5, r0
 80027ca:	000c      	movs	r4, r1
    rslt = bma400_get_regs(BMA400_REG_AUTOWAKEUP_1, &reg_data, 1, dev);
 80027cc:	000b      	movs	r3, r1
 80027ce:	2201      	movs	r2, #1
 80027d0:	4669      	mov	r1, sp
 80027d2:	3107      	adds	r1, #7
 80027d4:	202d      	movs	r0, #45	@ 0x2d
 80027d6:	f7ff fbcc 	bl	8001f72 <bma400_get_regs>
    if (rslt == BMA400_OK)
 80027da:	2800      	cmp	r0, #0
 80027dc:	d001      	beq.n	80027e2 <set_auto_wakeup+0x1e>
}
 80027de:	b003      	add	sp, #12
 80027e0:	bd30      	pop	{r4, r5, pc}
        reg_data = BMA400_SET_BITS(reg_data, BMA400_WAKEUP_INTERRUPT, conf);
 80027e2:	466b      	mov	r3, sp
 80027e4:	79db      	ldrb	r3, [r3, #7]
 80027e6:	006d      	lsls	r5, r5, #1
 80027e8:	2202      	movs	r2, #2
 80027ea:	402a      	ands	r2, r5
 80027ec:	2102      	movs	r1, #2
 80027ee:	438b      	bics	r3, r1
 80027f0:	4313      	orrs	r3, r2
 80027f2:	466a      	mov	r2, sp
 80027f4:	71d3      	strb	r3, [r2, #7]
        rslt = bma400_set_regs(BMA400_REG_AUTOWAKEUP_1, &reg_data, 1, dev);
 80027f6:	0023      	movs	r3, r4
 80027f8:	2201      	movs	r2, #1
 80027fa:	4669      	mov	r1, sp
 80027fc:	3107      	adds	r1, #7
 80027fe:	302d      	adds	r0, #45	@ 0x2d
 8002800:	f7ff fa4c 	bl	8001c9c <bma400_set_regs>
 8002804:	e7eb      	b.n	80027de <set_auto_wakeup+0x1a>

08002806 <user_i2c_read>:

    return rslt;
}

int8_t user_i2c_read(uint8_t reg_addr, uint8_t *data, uint32_t len, void *intf_ptr)
{
 8002806:	b510      	push	{r4, lr}
 8002808:	b084      	sub	sp, #16
 800280a:	0004      	movs	r4, r0
 800280c:	0018      	movs	r0, r3
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;

    if (HAL_I2C_Mem_Read(hi2c, BMA400_I2C_ADDR, reg_addr,
 800280e:	2301      	movs	r3, #1
 8002810:	425b      	negs	r3, r3
 8002812:	9302      	str	r3, [sp, #8]
 8002814:	b292      	uxth	r2, r2
 8002816:	9201      	str	r2, [sp, #4]
 8002818:	9100      	str	r1, [sp, #0]
 800281a:	3302      	adds	r3, #2
 800281c:	0022      	movs	r2, r4
 800281e:	2128      	movs	r1, #40	@ 0x28
 8002820:	f001 f884 	bl	800392c <HAL_I2C_Mem_Read>
 8002824:	2800      	cmp	r0, #0
 8002826:	d101      	bne.n	800282c <user_i2c_read+0x26>
    }
    else
    {
        return BMA400_E_COM_FAIL;
    }
}
 8002828:	b004      	add	sp, #16
 800282a:	bd10      	pop	{r4, pc}
        return BMA400_E_COM_FAIL;
 800282c:	2002      	movs	r0, #2
 800282e:	4240      	negs	r0, r0
 8002830:	e7fa      	b.n	8002828 <user_i2c_read+0x22>

08002832 <user_i2c_write>:

int8_t user_i2c_write(uint8_t reg_addr, const uint8_t *data, uint32_t len, void *intf_ptr)
{
 8002832:	b510      	push	{r4, lr}
 8002834:	b084      	sub	sp, #16
 8002836:	0004      	movs	r4, r0
 8002838:	0018      	movs	r0, r3
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;

    if (HAL_I2C_Mem_Write(hi2c, BMA400_I2C_ADDR, reg_addr,
 800283a:	2301      	movs	r3, #1
 800283c:	425b      	negs	r3, r3
 800283e:	9302      	str	r3, [sp, #8]
 8002840:	b292      	uxth	r2, r2
 8002842:	9201      	str	r2, [sp, #4]
 8002844:	9100      	str	r1, [sp, #0]
 8002846:	3302      	adds	r3, #2
 8002848:	0022      	movs	r2, r4
 800284a:	2128      	movs	r1, #40	@ 0x28
 800284c:	f000 ff9e 	bl	800378c <HAL_I2C_Mem_Write>
 8002850:	2800      	cmp	r0, #0
 8002852:	d101      	bne.n	8002858 <user_i2c_write+0x26>
    }
    else
    {
        return BMA400_E_COM_FAIL;
    }
}
 8002854:	b004      	add	sp, #16
 8002856:	bd10      	pop	{r4, pc}
        return BMA400_E_COM_FAIL;
 8002858:	2002      	movs	r0, #2
 800285a:	4240      	negs	r0, r0
 800285c:	e7fa      	b.n	8002854 <user_i2c_write+0x22>

0800285e <user_delay_us>:

void user_delay_us(uint32_t period, void *intf_ptr)
{
 800285e:	b510      	push	{r4, lr}
    // Zakładamy, że potrzebne opóźnienia mają ≥ 1000us (1ms)
    HAL_Delay(period / 1000);
 8002860:	21fa      	movs	r1, #250	@ 0xfa
 8002862:	0089      	lsls	r1, r1, #2
 8002864:	f7fd fc58 	bl	8000118 <__udivsi3>
 8002868:	f000 fbfe 	bl	8003068 <HAL_Delay>

    // Jeśli potrzebujesz dokładniejszych opóźnień — patrz niżej
}
 800286c:	bd10      	pop	{r4, pc}
	...

08002870 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002872:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	2214      	movs	r2, #20
 8002876:	2100      	movs	r1, #0
 8002878:	a805      	add	r0, sp, #20
 800287a:	f002 f96f 	bl	8004b5c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800287e:	4b22      	ldr	r3, [pc, #136]	@ (8002908 <MX_GPIO_Init+0x98>)
 8002880:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002882:	2404      	movs	r4, #4
 8002884:	4322      	orrs	r2, r4
 8002886:	635a      	str	r2, [r3, #52]	@ 0x34
 8002888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800288a:	4022      	ands	r2, r4
 800288c:	9201      	str	r2, [sp, #4]
 800288e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002890:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002892:	2220      	movs	r2, #32
 8002894:	4311      	orrs	r1, r2
 8002896:	6359      	str	r1, [r3, #52]	@ 0x34
 8002898:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800289a:	400a      	ands	r2, r1
 800289c:	9202      	str	r2, [sp, #8]
 800289e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028a2:	2501      	movs	r5, #1
 80028a4:	432a      	orrs	r2, r5
 80028a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80028a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028aa:	402a      	ands	r2, r5
 80028ac:	9203      	str	r2, [sp, #12]
 80028ae:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028b2:	2202      	movs	r2, #2
 80028b4:	4311      	orrs	r1, r2
 80028b6:	6359      	str	r1, [r3, #52]	@ 0x34
 80028b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ba:	401a      	ands	r2, r3
 80028bc:	9204      	str	r2, [sp, #16]
 80028be:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN_IO_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 80028c0:	27d0      	movs	r7, #208	@ 0xd0
 80028c2:	007f      	lsls	r7, r7, #1
 80028c4:	26a0      	movs	r6, #160	@ 0xa0
 80028c6:	05f6      	lsls	r6, r6, #23
 80028c8:	2200      	movs	r2, #0
 80028ca:	0039      	movs	r1, r7
 80028cc:	0030      	movs	r0, r6
 80028ce:	f000 fd1d 	bl	800330c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NRST_Pin */
  GPIO_InitStruct.Pin = NRST_Pin;
 80028d2:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028d4:	2400      	movs	r4, #0
 80028d6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d8:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(NRST_GPIO_Port, &GPIO_InitStruct);
 80028da:	a905      	add	r1, sp, #20
 80028dc:	480b      	ldr	r0, [pc, #44]	@ (800290c <MX_GPIO_Init+0x9c>)
 80028de:	f000 fc3d 	bl	800315c <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_IO_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = EN_IO_Pin|LED1_Pin|LED2_Pin;
 80028e2:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028e4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e6:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ea:	a905      	add	r1, sp, #20
 80028ec:	0030      	movs	r0, r6
 80028ee:	f000 fc35 	bl	800315c <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80028f2:	2340      	movs	r3, #64	@ 0x40
 80028f4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028f6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028f8:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80028fa:	a905      	add	r1, sp, #20
 80028fc:	0030      	movs	r0, r6
 80028fe:	f000 fc2d 	bl	800315c <HAL_GPIO_Init>

}
 8002902:	b00b      	add	sp, #44	@ 0x2c
 8002904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002906:	46c0      	nop			@ (mov r8, r8)
 8002908:	40021000 	.word	0x40021000
 800290c:	50001400 	.word	0x50001400

08002910 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002910:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002912:	4814      	ldr	r0, [pc, #80]	@ (8002964 <MX_I2C1_Init+0x54>)
 8002914:	4b14      	ldr	r3, [pc, #80]	@ (8002968 <MX_I2C1_Init+0x58>)
 8002916:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00402D41;
 8002918:	4b14      	ldr	r3, [pc, #80]	@ (800296c <MX_I2C1_Init+0x5c>)
 800291a:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002920:	2201      	movs	r2, #1
 8002922:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002924:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002926:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002928:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800292a:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800292c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800292e:	f000 febf 	bl	80036b0 <HAL_I2C_Init>
 8002932:	2800      	cmp	r0, #0
 8002934:	d10c      	bne.n	8002950 <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002936:	480b      	ldr	r0, [pc, #44]	@ (8002964 <MX_I2C1_Init+0x54>)
 8002938:	2100      	movs	r1, #0
 800293a:	f001 f8cb 	bl	8003ad4 <HAL_I2CEx_ConfigAnalogFilter>
 800293e:	2800      	cmp	r0, #0
 8002940:	d109      	bne.n	8002956 <MX_I2C1_Init+0x46>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002942:	4808      	ldr	r0, [pc, #32]	@ (8002964 <MX_I2C1_Init+0x54>)
 8002944:	2100      	movs	r1, #0
 8002946:	f001 f8f1 	bl	8003b2c <HAL_I2CEx_ConfigDigitalFilter>
 800294a:	2800      	cmp	r0, #0
 800294c:	d106      	bne.n	800295c <MX_I2C1_Init+0x4c>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800294e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002950:	f000 f958 	bl	8002c04 <Error_Handler>
 8002954:	e7ef      	b.n	8002936 <MX_I2C1_Init+0x26>
    Error_Handler();
 8002956:	f000 f955 	bl	8002c04 <Error_Handler>
 800295a:	e7f2      	b.n	8002942 <MX_I2C1_Init+0x32>
    Error_Handler();
 800295c:	f000 f952 	bl	8002c04 <Error_Handler>
}
 8002960:	e7f5      	b.n	800294e <MX_I2C1_Init+0x3e>
 8002962:	46c0      	nop			@ (mov r8, r8)
 8002964:	20000078 	.word	0x20000078
 8002968:	40005400 	.word	0x40005400
 800296c:	00402d41 	.word	0x00402d41

08002970 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002970:	b510      	push	{r4, lr}
 8002972:	b08e      	sub	sp, #56	@ 0x38
 8002974:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002976:	2214      	movs	r2, #20
 8002978:	2100      	movs	r1, #0
 800297a:	a809      	add	r0, sp, #36	@ 0x24
 800297c:	f002 f8ee 	bl	8004b5c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002980:	221c      	movs	r2, #28
 8002982:	2100      	movs	r1, #0
 8002984:	a802      	add	r0, sp, #8
 8002986:	f002 f8e9 	bl	8004b5c <memset>
  if(i2cHandle->Instance==I2C1)
 800298a:	6822      	ldr	r2, [r4, #0]
 800298c:	4b17      	ldr	r3, [pc, #92]	@ (80029ec <HAL_I2C_MspInit+0x7c>)
 800298e:	429a      	cmp	r2, r3
 8002990:	d001      	beq.n	8002996 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002992:	b00e      	add	sp, #56	@ 0x38
 8002994:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002996:	2302      	movs	r3, #2
 8002998:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800299a:	a802      	add	r0, sp, #8
 800299c:	f001 fb8c 	bl	80040b8 <HAL_RCCEx_PeriphCLKConfig>
 80029a0:	2800      	cmp	r0, #0
 80029a2:	d120      	bne.n	80029e6 <HAL_I2C_MspInit+0x76>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029a4:	4c12      	ldr	r4, [pc, #72]	@ (80029f0 <HAL_I2C_MspInit+0x80>)
 80029a6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80029a8:	2302      	movs	r3, #2
 80029aa:	431a      	orrs	r2, r3
 80029ac:	6362      	str	r2, [r4, #52]	@ 0x34
 80029ae:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80029b0:	4013      	ands	r3, r2
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80029b6:	23c0      	movs	r3, #192	@ 0xc0
 80029b8:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029ba:	3bae      	subs	r3, #174	@ 0xae
 80029bc:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029be:	3b11      	subs	r3, #17
 80029c0:	930b      	str	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c2:	2300      	movs	r3, #0
 80029c4:	930c      	str	r3, [sp, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80029c6:	3306      	adds	r3, #6
 80029c8:	930d      	str	r3, [sp, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ca:	a909      	add	r1, sp, #36	@ 0x24
 80029cc:	4809      	ldr	r0, [pc, #36]	@ (80029f4 <HAL_I2C_MspInit+0x84>)
 80029ce:	f000 fbc5 	bl	800315c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029d2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80029d4:	2280      	movs	r2, #128	@ 0x80
 80029d6:	0392      	lsls	r2, r2, #14
 80029d8:	4313      	orrs	r3, r2
 80029da:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80029dc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80029de:	4013      	ands	r3, r2
 80029e0:	9301      	str	r3, [sp, #4]
 80029e2:	9b01      	ldr	r3, [sp, #4]
}
 80029e4:	e7d5      	b.n	8002992 <HAL_I2C_MspInit+0x22>
      Error_Handler();
 80029e6:	f000 f90d 	bl	8002c04 <Error_Handler>
 80029ea:	e7db      	b.n	80029a4 <HAL_I2C_MspInit+0x34>
 80029ec:	40005400 	.word	0x40005400
 80029f0:	40021000 	.word	0x40021000
 80029f4:	50000400 	.word	0x50000400

080029f8 <enterStandby>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void enterStandby(void)
{
 80029f8:	b510      	push	{r4, lr}
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF);
 80029fa:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <enterStandby+0x14>)
 80029fc:	4a04      	ldr	r2, [pc, #16]	@ (8002a10 <enterStandby+0x18>)
 80029fe:	619a      	str	r2, [r3, #24]
  	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002a00:	2001      	movs	r0, #1
 8002a02:	f001 f8bd 	bl	8003b80 <HAL_PWR_EnableWakeUpPin>
    HAL_PWR_EnterSTANDBYMode();
 8002a06:	f001 f8c9 	bl	8003b9c <HAL_PWR_EnterSTANDBYMode>
}
 8002a0a:	bd10      	pop	{r4, pc}
 8002a0c:	40007000 	.word	0x40007000
 8002a10:	0001002f 	.word	0x0001002f

08002a14 <configureBMA400>:

// Configure BMA400 for low power + wake-up on Y-axis motion
void configureBMA400(struct bma400_dev *dev)
{
 8002a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a16:	b08f      	sub	sp, #60	@ 0x3c
 8002a18:	0005      	movs	r5, r0
	bma400_set_power_mode(BMA400_MODE_LOW_POWER, dev);	// set initial power mode to low power
 8002a1a:	0001      	movs	r1, r0
 8002a1c:	2001      	movs	r0, #1
 8002a1e:	f7ff fd4f 	bl	80024c0 <bma400_set_power_mode>

	struct bma400_device_conf dev_conf[] = {
 8002a22:	ac06      	add	r4, sp, #24
 8002a24:	221e      	movs	r2, #30
 8002a26:	2100      	movs	r1, #0
 8002a28:	0020      	movs	r0, r4
 8002a2a:	f002 f897 	bl	8004b5c <memset>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	7023      	strb	r3, [r4, #0]
 8002a32:	220e      	movs	r2, #14
 8002a34:	70a2      	strb	r2, [r4, #2]
 8002a36:	327e      	adds	r2, #126	@ 0x7e
 8002a38:	80a2      	strh	r2, [r4, #4]
 8002a3a:	2601      	movs	r6, #1
 8002a3c:	72a6      	strb	r6, [r4, #10]
 8002a3e:	7326      	strb	r6, [r4, #12]
 8002a40:	7366      	strb	r6, [r4, #13]
 8002a42:	73a3      	strb	r3, [r4, #14]
 8002a44:	3a7d      	subs	r2, #125	@ 0x7d
 8002a46:	73e2      	strb	r2, [r4, #15]
 8002a48:	74e6      	strb	r6, [r4, #19]
 8002a4a:	2703      	movs	r7, #3
 8002a4c:	7527      	strb	r7, [r4, #20]
 8002a4e:	75a6      	strb	r6, [r4, #22]
 8002a50:	75e3      	strb	r3, [r4, #23]
				.pin_conf = BMA400_INT_OPEN_DRAIN_ACTIVE_0
			}
		}
	};

	bma400_set_device_conf(dev_conf, 3, dev);
 8002a52:	002a      	movs	r2, r5
 8002a54:	2103      	movs	r1, #3
 8002a56:	0020      	movs	r0, r4
 8002a58:	f7ff fda6 	bl	80025a8 <bma400_set_device_conf>

	struct bma400_sensor_conf sensor_conf = {
 8002a5c:	ac01      	add	r4, sp, #4
 8002a5e:	2214      	movs	r2, #20
 8002a60:	2100      	movs	r1, #0
 8002a62:	0020      	movs	r0, r4
 8002a64:	f002 f87a 	bl	8004b5c <memset>
 8002a68:	2308      	movs	r3, #8
 8002a6a:	70a3      	strb	r3, [r4, #2]
 8002a6c:	7126      	strb	r6, [r4, #4]
 8002a6e:	7167      	strb	r7, [r4, #5]
			.osr = BMA400_ACCEL_OSR_SETTING_3,
			.odr = BMA400_ODR_100HZ
		}
	};

	bma400_set_sensor_conf(&sensor_conf, 1, dev);
 8002a70:	002a      	movs	r2, r5
 8002a72:	2101      	movs	r1, #1
 8002a74:	0020      	movs	r0, r4
 8002a76:	f7ff fd5d 	bl	8002534 <bma400_set_sensor_conf>
	set_auto_wakeup(BMA400_ENABLE, dev);	// enable auto wake up
 8002a7a:	0029      	movs	r1, r5
 8002a7c:	2001      	movs	r0, #1
 8002a7e:	f7ff fea1 	bl	80027c4 <set_auto_wakeup>
}
 8002a82:	b00f      	add	sp, #60	@ 0x3c
 8002a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002a88 <readFifoY>:
		Error_Handler();
	HAL_Delay(10);
}

uint8_t readFifoY(int16_t *out, uint8_t max_samples, struct bma400_dev *dev)
{
 8002a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a8a:	b0b7      	sub	sp, #220	@ 0xdc
 8002a8c:	0004      	movs	r4, r0
 8002a8e:	000d      	movs	r5, r1
 8002a90:	0016      	movs	r6, r2
    struct bma400_fifo_data fifo = {0};
 8002a92:	af31      	add	r7, sp, #196	@ 0xc4
 8002a94:	2214      	movs	r2, #20
 8002a96:	2100      	movs	r1, #0
 8002a98:	0038      	movs	r0, r7
 8002a9a:	f002 f85f 	bl	8004b5c <memset>
    static uint8_t fifo_data[MAX_FIFO_SAMPLES * 3];		// buffer for raw FIFO bytes (1 byte header + 2 bytes per Y sample)

    struct bma400_fifo_sensor_data accel_data[MAX_FIFO_SAMPLES];	// buuffer for decoded samples
    uint16_t accel_count = MAX_FIFO_SAMPLES;
 8002a9e:	466b      	mov	r3, sp
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	805a      	strh	r2, [r3, #2]

    fifo.data = fifo_data;
 8002aa4:	4b17      	ldr	r3, [pc, #92]	@ (8002b04 <readFifoY+0x7c>)
 8002aa6:	9331      	str	r3, [sp, #196]	@ 0xc4
    fifo.length = sizeof(fifo_data);
 8002aa8:	2360      	movs	r3, #96	@ 0x60
 8002aaa:	80bb      	strh	r3, [r7, #4]

    if (bma400_get_fifo_data(&fifo, dev) != BMA400_OK)	// read raw FIFO data
 8002aac:	0031      	movs	r1, r6
 8002aae:	0038      	movs	r0, r7
 8002ab0:	f7ff fe04 	bl	80026bc <bma400_get_fifo_data>
 8002ab4:	2800      	cmp	r0, #0
 8002ab6:	d002      	beq.n	8002abe <readFifoY+0x36>
        return 0;
 8002ab8:	2000      	movs	r0, #0
    {
        out[i] = accel_data[i].y;
    }

    return copied;
}
 8002aba:	b037      	add	sp, #220	@ 0xdc
 8002abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (bma400_extract_accel(&fifo, accel_data, &accel_count, dev) != BMA400_OK)	// decode FIFO data (eg. 1024)
 8002abe:	0033      	movs	r3, r6
 8002ac0:	466a      	mov	r2, sp
 8002ac2:	3202      	adds	r2, #2
 8002ac4:	a901      	add	r1, sp, #4
 8002ac6:	0038      	movs	r0, r7
 8002ac8:	f7ff fe3f 	bl	800274a <bma400_extract_accel>
 8002acc:	2800      	cmp	r0, #0
 8002ace:	d116      	bne.n	8002afe <readFifoY+0x76>
    uint8_t copied = (accel_count > max_samples) ? max_samples : accel_count;	// limit number of samples copied to buffer
 8002ad0:	466b      	mov	r3, sp
 8002ad2:	8858      	ldrh	r0, [r3, #2]
 8002ad4:	4285      	cmp	r5, r0
 8002ad6:	d302      	bcc.n	8002ade <readFifoY+0x56>
 8002ad8:	b2c0      	uxtb	r0, r0
    for (uint8_t i = 0; i < copied; i++)
 8002ada:	2300      	movs	r3, #0
 8002adc:	e00c      	b.n	8002af8 <readFifoY+0x70>
    uint8_t copied = (accel_count > max_samples) ? max_samples : accel_count;	// limit number of samples copied to buffer
 8002ade:	0028      	movs	r0, r5
 8002ae0:	e7fb      	b.n	8002ada <readFifoY+0x52>
        out[i] = accel_data[i].y;
 8002ae2:	0059      	lsls	r1, r3, #1
 8002ae4:	18ca      	adds	r2, r1, r3
 8002ae6:	0052      	lsls	r2, r2, #1
 8002ae8:	ad01      	add	r5, sp, #4
 8002aea:	46ac      	mov	ip, r5
 8002aec:	4462      	add	r2, ip
 8002aee:	2502      	movs	r5, #2
 8002af0:	5f52      	ldrsh	r2, [r2, r5]
 8002af2:	5262      	strh	r2, [r4, r1]
    for (uint8_t i = 0; i < copied; i++)
 8002af4:	3301      	adds	r3, #1
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	4283      	cmp	r3, r0
 8002afa:	d3f2      	bcc.n	8002ae2 <readFifoY+0x5a>
 8002afc:	e7dd      	b.n	8002aba <readFifoY+0x32>
        return 0;
 8002afe:	2000      	movs	r0, #0
 8002b00:	e7db      	b.n	8002aba <readFifoY+0x32>
 8002b02:	46c0      	nop			@ (mov r8, r8)
 8002b04:	200000cc 	.word	0x200000cc

08002b08 <detectGateMotion>:

bool detectGateMotion(const int16_t *data)
{
 8002b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b0a:	46ce      	mov	lr, r9
 8002b0c:	4647      	mov	r7, r8
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b085      	sub	sp, #20
 8002b12:	4680      	mov	r8, r0
    float sigma[4] = {0};
 8002b14:	2210      	movs	r2, #16
 8002b16:	2100      	movs	r1, #0
 8002b18:	4668      	mov	r0, sp
 8002b1a:	f002 f81f 	bl	8004b5c <memset>

    // calculate SD from 4 blocks of 8 samples each
    for (uint8_t block = 0; block < 4; block++)
 8002b1e:	2700      	movs	r7, #0
 8002b20:	e035      	b.n	8002b8e <detectGateMotion+0x86>
        const int16_t *ptr = &data[block * 8];			// pointer to start of current block

        // calculate mean of the 8 samples
        for (uint8_t i = 0; i < 8; i++)
        {
            sum += ptr[i];
 8002b22:	0063      	lsls	r3, r4, #1
 8002b24:	5f98      	ldrsh	r0, [r3, r6]
 8002b26:	f7fe fc3b 	bl	80013a0 <__aeabi_i2f>
 8002b2a:	1c01      	adds	r1, r0, #0
 8002b2c:	1c28      	adds	r0, r5, #0
 8002b2e:	f7fd fca3 	bl	8000478 <__aeabi_fadd>
 8002b32:	1c05      	adds	r5, r0, #0
        for (uint8_t i = 0; i < 8; i++)
 8002b34:	3401      	adds	r4, #1
 8002b36:	b2e4      	uxtb	r4, r4
 8002b38:	2c07      	cmp	r4, #7
 8002b3a:	d9f2      	bls.n	8002b22 <detectGateMotion+0x1a>
        }
        mean = sum / 8.0f;
 8002b3c:	21f8      	movs	r1, #248	@ 0xf8
 8002b3e:	0589      	lsls	r1, r1, #22
 8002b40:	1c28      	adds	r0, r5, #0
 8002b42:	f7fe f859 	bl	8000bf8 <__aeabi_fmul>
 8002b46:	4681      	mov	r9, r0

        // calculate sum of squared differences from the mean
        for (uint8_t i = 0; i < 8; i++)
 8002b48:	2400      	movs	r4, #0
        float sum = 0, mean = 0, sum_diff_squared = 0;
 8002b4a:	2500      	movs	r5, #0
        for (uint8_t i = 0; i < 8; i++)
 8002b4c:	e011      	b.n	8002b72 <detectGateMotion+0x6a>
        {
        	sum_diff_squared += powf(ptr[i] - mean, 2);
 8002b4e:	0063      	lsls	r3, r4, #1
 8002b50:	5f98      	ldrsh	r0, [r3, r6]
 8002b52:	f7fe fc25 	bl	80013a0 <__aeabi_i2f>
 8002b56:	4649      	mov	r1, r9
 8002b58:	f7fe f9a8 	bl	8000eac <__aeabi_fsub>
 8002b5c:	2180      	movs	r1, #128	@ 0x80
 8002b5e:	05c9      	lsls	r1, r1, #23
 8002b60:	f002 f82e 	bl	8004bc0 <powf>
 8002b64:	1c01      	adds	r1, r0, #0
 8002b66:	1c28      	adds	r0, r5, #0
 8002b68:	f7fd fc86 	bl	8000478 <__aeabi_fadd>
 8002b6c:	1c05      	adds	r5, r0, #0
        for (uint8_t i = 0; i < 8; i++)
 8002b6e:	3401      	adds	r4, #1
 8002b70:	b2e4      	uxtb	r4, r4
 8002b72:	2c07      	cmp	r4, #7
 8002b74:	d9eb      	bls.n	8002b4e <detectGateMotion+0x46>
        }

        sigma[block] = sqrtf(sum_diff_squared / 8.0f); // calculate standard deviation
 8002b76:	21f8      	movs	r1, #248	@ 0xf8
 8002b78:	0589      	lsls	r1, r1, #22
 8002b7a:	1c28      	adds	r0, r5, #0
 8002b7c:	f7fe f83c 	bl	8000bf8 <__aeabi_fmul>
 8002b80:	f002 f872 	bl	8004c68 <sqrtf>
 8002b84:	00bb      	lsls	r3, r7, #2
 8002b86:	466a      	mov	r2, sp
 8002b88:	50d0      	str	r0, [r2, r3]
    for (uint8_t block = 0; block < 4; block++)
 8002b8a:	3701      	adds	r7, #1
 8002b8c:	b2ff      	uxtb	r7, r7
 8002b8e:	2f03      	cmp	r7, #3
 8002b90:	d804      	bhi.n	8002b9c <detectGateMotion+0x94>
        const int16_t *ptr = &data[block * 8];			// pointer to start of current block
 8002b92:	013e      	lsls	r6, r7, #4
 8002b94:	4446      	add	r6, r8
        for (uint8_t i = 0; i < 8; i++)
 8002b96:	2400      	movs	r4, #0
        float sum = 0, mean = 0, sum_diff_squared = 0;
 8002b98:	2500      	movs	r5, #0
        for (uint8_t i = 0; i < 8; i++)
 8002b9a:	e7cd      	b.n	8002b38 <detectGateMotion+0x30>
    }

    // count how many times the difference between adjacent sigmas exceeds threshold (5 LSB)
    uint8_t count = 0;
    for (uint8_t i = 0; i < 3; i++)
 8002b9c:	2400      	movs	r4, #0
    uint8_t count = 0;
 8002b9e:	2500      	movs	r5, #0
 8002ba0:	e001      	b.n	8002ba6 <detectGateMotion+0x9e>
    for (uint8_t i = 0; i < 3; i++)
 8002ba2:	3401      	adds	r4, #1
 8002ba4:	b2e4      	uxtb	r4, r4
 8002ba6:	2c02      	cmp	r4, #2
 8002ba8:	d811      	bhi.n	8002bce <detectGateMotion+0xc6>
    {
        float diff = fabsf(sigma[i + 1] - sigma[i]);
 8002baa:	1c63      	adds	r3, r4, #1
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	466a      	mov	r2, sp
 8002bb0:	5898      	ldr	r0, [r3, r2]
 8002bb2:	00a3      	lsls	r3, r4, #2
 8002bb4:	5899      	ldr	r1, [r3, r2]
 8002bb6:	f7fe f979 	bl	8000eac <__aeabi_fsub>
 8002bba:	0040      	lsls	r0, r0, #1
 8002bbc:	0840      	lsrs	r0, r0, #1
        if (diff >= 5.0f)
 8002bbe:	4908      	ldr	r1, [pc, #32]	@ (8002be0 <detectGateMotion+0xd8>)
 8002bc0:	f7fd fc50 	bl	8000464 <__aeabi_fcmpge>
 8002bc4:	2800      	cmp	r0, #0
 8002bc6:	d0ec      	beq.n	8002ba2 <detectGateMotion+0x9a>
            count++;
 8002bc8:	3501      	adds	r5, #1
 8002bca:	b2ed      	uxtb	r5, r5
 8002bcc:	e7e9      	b.n	8002ba2 <detectGateMotion+0x9a>
    }

    return (count >= 3); // if 3 times threshold was exceeded -> motion detected
 8002bce:	2002      	movs	r0, #2
 8002bd0:	42a8      	cmp	r0, r5
 8002bd2:	4180      	sbcs	r0, r0
 8002bd4:	4240      	negs	r0, r0
}
 8002bd6:	b005      	add	sp, #20
 8002bd8:	bcc0      	pop	{r6, r7}
 8002bda:	46b9      	mov	r9, r7
 8002bdc:	46b0      	mov	r8, r6
 8002bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002be0:	40a00000 	.word	0x40a00000

08002be4 <HAL_TIM_PeriodElapsedCallback>:
}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if (htim->Instance == TIM14)
 8002be4:	6802      	ldr	r2, [r0, #0]
 8002be6:	4b05      	ldr	r3, [pc, #20]	@ (8002bfc <HAL_TIM_PeriodElapsedCallback+0x18>)
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d000      	beq.n	8002bee <HAL_TIM_PeriodElapsedCallback+0xa>
	{
		motion_time += 100;
	}
}
 8002bec:	4770      	bx	lr
		motion_time += 100;
 8002bee:	4a04      	ldr	r2, [pc, #16]	@ (8002c00 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002bf0:	8813      	ldrh	r3, [r2, #0]
 8002bf2:	3364      	adds	r3, #100	@ 0x64
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	8013      	strh	r3, [r2, #0]
}
 8002bf8:	e7f8      	b.n	8002bec <HAL_TIM_PeriodElapsedCallback+0x8>
 8002bfa:	46c0      	nop			@ (mov r8, r8)
 8002bfc:	40002000 	.word	0x40002000
 8002c00:	2000012c 	.word	0x2000012c

08002c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c04:	b510      	push	{r4, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 8002c06:	2180      	movs	r1, #128	@ 0x80
 8002c08:	20a0      	movs	r0, #160	@ 0xa0
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	0049      	lsls	r1, r1, #1
 8002c0e:	05c0      	lsls	r0, r0, #23
 8002c10:	f000 fb7c 	bl	800330c <HAL_GPIO_WritePin>
  while (1)
 8002c14:	e7fe      	b.n	8002c14 <Error_Handler+0x10>

08002c16 <configureFifo>:
{
 8002c16:	b530      	push	{r4, r5, lr}
 8002c18:	b085      	sub	sp, #20
 8002c1a:	0005      	movs	r5, r0
	struct bma400_device_conf fifo_conf = {
 8002c1c:	ac01      	add	r4, sp, #4
 8002c1e:	220a      	movs	r2, #10
 8002c20:	2100      	movs	r1, #0
 8002c22:	0020      	movs	r0, r4
 8002c24:	f001 ff9a 	bl	8004b5c <memset>
 8002c28:	2305      	movs	r3, #5
 8002c2a:	7023      	strb	r3, [r4, #0]
 8002c2c:	3343      	adds	r3, #67	@ 0x43
 8002c2e:	70a3      	strb	r3, [r4, #2]
 8002c30:	3b47      	subs	r3, #71	@ 0x47
 8002c32:	70e3      	strb	r3, [r4, #3]
	if (bma400_set_device_conf(&fifo_conf, 1, dev) != BMA400_OK ||
 8002c34:	002a      	movs	r2, r5
 8002c36:	2101      	movs	r1, #1
 8002c38:	0020      	movs	r0, r4
 8002c3a:	f7ff fcb5 	bl	80025a8 <bma400_set_device_conf>
 8002c3e:	2800      	cmp	r0, #0
 8002c40:	d109      	bne.n	8002c56 <configureFifo+0x40>
		bma400_set_fifo_flush(dev) != BMA400_OK)
 8002c42:	0028      	movs	r0, r5
 8002c44:	f7ff fdaa 	bl	800279c <bma400_set_fifo_flush>
	if (bma400_set_device_conf(&fifo_conf, 1, dev) != BMA400_OK ||
 8002c48:	2800      	cmp	r0, #0
 8002c4a:	d104      	bne.n	8002c56 <configureFifo+0x40>
	HAL_Delay(10);
 8002c4c:	200a      	movs	r0, #10
 8002c4e:	f000 fa0b 	bl	8003068 <HAL_Delay>
}
 8002c52:	b005      	add	sp, #20
 8002c54:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 8002c56:	f7ff ffd5 	bl	8002c04 <Error_Handler>
	...

08002c5c <SystemClock_Config>:
{
 8002c5c:	b500      	push	{lr}
 8002c5e:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c60:	221c      	movs	r2, #28
 8002c62:	2100      	movs	r1, #0
 8002c64:	a805      	add	r0, sp, #20
 8002c66:	f001 ff79 	bl	8004b5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c6a:	2214      	movs	r2, #20
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	4668      	mov	r0, sp
 8002c70:	f001 ff74 	bl	8004b5c <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8002c74:	4a12      	ldr	r2, [pc, #72]	@ (8002cc0 <SystemClock_Config+0x64>)
 8002c76:	6813      	ldr	r3, [r2, #0]
 8002c78:	2107      	movs	r1, #7
 8002c7a:	438b      	bics	r3, r1
 8002c7c:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c82:	33fe      	adds	r3, #254	@ 0xfe
 8002c84:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 8002c86:	2380      	movs	r3, #128	@ 0x80
 8002c88:	015b      	lsls	r3, r3, #5
 8002c8a:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c8c:	2340      	movs	r3, #64	@ 0x40
 8002c8e:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c90:	a805      	add	r0, sp, #20
 8002c92:	f000 ff95 	bl	8003bc0 <HAL_RCC_OscConfig>
 8002c96:	2800      	cmp	r0, #0
 8002c98:	d10e      	bne.n	8002cb8 <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c9a:	2307      	movs	r3, #7
 8002c9c:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002ca2:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002ca4:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8002ca6:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ca8:	2100      	movs	r1, #0
 8002caa:	4668      	mov	r0, sp
 8002cac:	f001 f916 	bl	8003edc <HAL_RCC_ClockConfig>
 8002cb0:	2800      	cmp	r0, #0
 8002cb2:	d103      	bne.n	8002cbc <SystemClock_Config+0x60>
}
 8002cb4:	b00d      	add	sp, #52	@ 0x34
 8002cb6:	bd00      	pop	{pc}
    Error_Handler();
 8002cb8:	f7ff ffa4 	bl	8002c04 <Error_Handler>
    Error_Handler();
 8002cbc:	f7ff ffa2 	bl	8002c04 <Error_Handler>
 8002cc0:	40022000 	.word	0x40022000

08002cc4 <main>:
{
 8002cc4:	b530      	push	{r4, r5, lr}
 8002cc6:	b099      	sub	sp, #100	@ 0x64
	struct bma400_dev bma400 = {
 8002cc8:	ac10      	add	r4, sp, #64	@ 0x40
 8002cca:	2220      	movs	r2, #32
 8002ccc:	2100      	movs	r1, #0
 8002cce:	0020      	movs	r0, r4
 8002cd0:	f001 ff44 	bl	8004b5c <memset>
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	7063      	strb	r3, [r4, #1]
 8002cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8002d88 <main+0xc4>)
 8002cda:	9311      	str	r3, [sp, #68]	@ 0x44
 8002cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8002d8c <main+0xc8>)
 8002cde:	9313      	str	r3, [sp, #76]	@ 0x4c
 8002ce0:	4b2b      	ldr	r3, [pc, #172]	@ (8002d90 <main+0xcc>)
 8002ce2:	9314      	str	r3, [sp, #80]	@ 0x50
 8002ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8002d94 <main+0xd0>)
 8002ce6:	9315      	str	r3, [sp, #84]	@ 0x54
  HAL_Init();
 8002ce8:	f000 f9a0 	bl	800302c <HAL_Init>
  SystemClock_Config();
 8002cec:	f7ff ffb6 	bl	8002c5c <SystemClock_Config>
  MX_GPIO_Init();
 8002cf0:	f7ff fdbe 	bl	8002870 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002cf4:	f7ff fe0c 	bl	8002910 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002cf8:	f000 f8c4 	bl	8002e84 <MX_USART1_UART_Init>
  MX_TIM14_Init();
 8002cfc:	f000 f888 	bl	8002e10 <MX_TIM14_Init>
  bma400_init(&bma400);
 8002d00:	0020      	movs	r0, r4
 8002d02:	f7ff f977 	bl	8001ff4 <bma400_init>
  configureBMA400(&bma400);
 8002d06:	0020      	movs	r0, r4
 8002d08:	f7ff fe84 	bl	8002a14 <configureBMA400>
  configureFifo(&bma400);
 8002d0c:	0020      	movs	r0, r4
 8002d0e:	f7ff ff82 	bl	8002c16 <configureFifo>
      bma400_get_regs(0x12, fifo_len_raw, 2, &bma400);
 8002d12:	ab10      	add	r3, sp, #64	@ 0x40
 8002d14:	2202      	movs	r2, #2
 8002d16:	4669      	mov	r1, sp
 8002d18:	2012      	movs	r0, #18
 8002d1a:	f7ff f92a 	bl	8001f72 <bma400_get_regs>
      fifo_len = fifo_len_raw[0] | (fifo_len_raw[1] << 8);
 8002d1e:	466b      	mov	r3, sp
 8002d20:	781c      	ldrb	r4, [r3, #0]
 8002d22:	785b      	ldrb	r3, [r3, #1]
 8002d24:	021b      	lsls	r3, r3, #8
 8002d26:	431c      	orrs	r4, r3
      HAL_Delay(5);
 8002d28:	2005      	movs	r0, #5
 8002d2a:	f000 f99d 	bl	8003068 <HAL_Delay>
  } while (fifo_len < 96);  // zbierzesz dokładnie 32 próbki Y (3 bajty każda)
 8002d2e:	2c5f      	cmp	r4, #95	@ 0x5f
 8002d30:	d9ef      	bls.n	8002d12 <main+0x4e>
 8002d32:	e01b      	b.n	8002d6c <main+0xa8>
	      const char *msg = is_moving ? "moving\n" : "stop\n";
 8002d34:	4d18      	ldr	r5, [pc, #96]	@ (8002d98 <main+0xd4>)
	      HAL_GPIO_WritePin(EN_IO_GPIO_Port, EN_IO_Pin, SET);
 8002d36:	24a0      	movs	r4, #160	@ 0xa0
 8002d38:	05e4      	lsls	r4, r4, #23
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	2120      	movs	r1, #32
 8002d3e:	0020      	movs	r0, r4
 8002d40:	f000 fae4 	bl	800330c <HAL_GPIO_WritePin>
	      HAL_Delay(200);
 8002d44:	20c8      	movs	r0, #200	@ 0xc8
 8002d46:	f000 f98f 	bl	8003068 <HAL_Delay>
	      HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8002d4a:	0028      	movs	r0, r5
 8002d4c:	f7fd f9dc 	bl	8000108 <strlen>
 8002d50:	2301      	movs	r3, #1
 8002d52:	b282      	uxth	r2, r0
 8002d54:	4811      	ldr	r0, [pc, #68]	@ (8002d9c <main+0xd8>)
 8002d56:	425b      	negs	r3, r3
 8002d58:	0029      	movs	r1, r5
 8002d5a:	f001 fd48 	bl	80047ee <HAL_UART_Transmit>
	      HAL_GPIO_WritePin(EN_IO_GPIO_Port, EN_IO_Pin, RESET);
 8002d5e:	2200      	movs	r2, #0
 8002d60:	2120      	movs	r1, #32
 8002d62:	0020      	movs	r0, r4
 8002d64:	f000 fad2 	bl	800330c <HAL_GPIO_WritePin>
	  enterStandby();
 8002d68:	f7ff fe46 	bl	80029f8 <enterStandby>
	  uint8_t count = readFifoY(y_samples, 32, &bma400);
 8002d6c:	aa10      	add	r2, sp, #64	@ 0x40
 8002d6e:	2120      	movs	r1, #32
 8002d70:	4668      	mov	r0, sp
 8002d72:	f7ff fe89 	bl	8002a88 <readFifoY>
	  if (count == 32) // FIFO has to fill up with 32 samples
 8002d76:	2820      	cmp	r0, #32
 8002d78:	d1f6      	bne.n	8002d68 <main+0xa4>
	      bool is_moving = detectGateMotion(y_samples);
 8002d7a:	4668      	mov	r0, sp
 8002d7c:	f7ff fec4 	bl	8002b08 <detectGateMotion>
	      const char *msg = is_moving ? "moving\n" : "stop\n";
 8002d80:	2800      	cmp	r0, #0
 8002d82:	d0d7      	beq.n	8002d34 <main+0x70>
 8002d84:	4d06      	ldr	r5, [pc, #24]	@ (8002da0 <main+0xdc>)
 8002d86:	e7d6      	b.n	8002d36 <main+0x72>
 8002d88:	20000078 	.word	0x20000078
 8002d8c:	08002807 	.word	0x08002807
 8002d90:	08002833 	.word	0x08002833
 8002d94:	0800285f 	.word	0x0800285f
 8002d98:	0800574c 	.word	0x0800574c
 8002d9c:	2000017c 	.word	0x2000017c
 8002da0:	08005744 	.word	0x08005744

08002da4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002da4:	b500      	push	{lr}
 8002da6:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002da8:	4b0c      	ldr	r3, [pc, #48]	@ (8002ddc <HAL_MspInit+0x38>)
 8002daa:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002dac:	2201      	movs	r2, #1
 8002dae:	4311      	orrs	r1, r2
 8002db0:	6419      	str	r1, [r3, #64]	@ 0x40
 8002db2:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002db4:	400a      	ands	r2, r1
 8002db6:	9200      	str	r2, [sp, #0]
 8002db8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002dbc:	2180      	movs	r1, #128	@ 0x80
 8002dbe:	0549      	lsls	r1, r1, #21
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002dc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dc6:	400b      	ands	r3, r1
 8002dc8:	9301      	str	r3, [sp, #4]
 8002dca:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 8002dcc:	2008      	movs	r0, #8
 8002dce:	f000 f95d 	bl	800308c <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8002dd2:	2010      	movs	r0, #16
 8002dd4:	f000 f95a 	bl	800308c <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dd8:	b003      	add	sp, #12
 8002dda:	bd00      	pop	{pc}
 8002ddc:	40021000 	.word	0x40021000

08002de0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002de0:	e7fe      	b.n	8002de0 <NMI_Handler>

08002de2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002de2:	e7fe      	b.n	8002de2 <HardFault_Handler>

08002de4 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002de4:	4770      	bx	lr

08002de6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002de6:	4770      	bx	lr

08002de8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002de8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dea:	f000 f92b 	bl	8003044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dee:	bd10      	pop	{r4, pc}

08002df0 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8002df0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002df2:	4802      	ldr	r0, [pc, #8]	@ (8002dfc <TIM14_IRQHandler+0xc>)
 8002df4:	f001 f9fe 	bl	80041f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8002df8:	bd10      	pop	{r4, pc}
 8002dfa:	46c0      	nop			@ (mov r8, r8)
 8002dfc:	20000130 	.word	0x20000130

08002e00 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e00:	4b02      	ldr	r3, [pc, #8]	@ (8002e0c <SystemInit+0xc>)
 8002e02:	2280      	movs	r2, #128	@ 0x80
 8002e04:	0512      	lsls	r2, r2, #20
 8002e06:	609a      	str	r2, [r3, #8]
#endif
}
 8002e08:	4770      	bx	lr
 8002e0a:	46c0      	nop			@ (mov r8, r8)
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <MX_TIM14_Init>:

TIM_HandleTypeDef htim14;

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002e10:	b510      	push	{r4, lr}
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002e12:	4809      	ldr	r0, [pc, #36]	@ (8002e38 <MX_TIM14_Init+0x28>)
 8002e14:	4b09      	ldr	r3, [pc, #36]	@ (8002e3c <MX_TIM14_Init+0x2c>)
 8002e16:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 1199;
 8002e18:	4b09      	ldr	r3, [pc, #36]	@ (8002e40 <MX_TIM14_Init+0x30>)
 8002e1a:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	6083      	str	r3, [r0, #8]
  htim14.Init.Period = 99;
 8002e20:	2263      	movs	r2, #99	@ 0x63
 8002e22:	60c2      	str	r2, [r0, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e24:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e26:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002e28:	f001 fada 	bl	80043e0 <HAL_TIM_Base_Init>
 8002e2c:	2800      	cmp	r0, #0
 8002e2e:	d100      	bne.n	8002e32 <MX_TIM14_Init+0x22>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002e30:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002e32:	f7ff fee7 	bl	8002c04 <Error_Handler>
}
 8002e36:	e7fb      	b.n	8002e30 <MX_TIM14_Init+0x20>
 8002e38:	20000130 	.word	0x20000130
 8002e3c:	40002000 	.word	0x40002000
 8002e40:	000004af 	.word	0x000004af

08002e44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e44:	b500      	push	{lr}
 8002e46:	b083      	sub	sp, #12

  if(tim_baseHandle->Instance==TIM14)
 8002e48:	6802      	ldr	r2, [r0, #0]
 8002e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e7c <HAL_TIM_Base_MspInit+0x38>)
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d001      	beq.n	8002e54 <HAL_TIM_Base_MspInit+0x10>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8002e50:	b003      	add	sp, #12
 8002e52:	bd00      	pop	{pc}
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002e54:	4b0a      	ldr	r3, [pc, #40]	@ (8002e80 <HAL_TIM_Base_MspInit+0x3c>)
 8002e56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e58:	2180      	movs	r1, #128	@ 0x80
 8002e5a:	0209      	lsls	r1, r1, #8
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	400b      	ands	r3, r1
 8002e64:	9301      	str	r3, [sp, #4]
 8002e66:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	2013      	movs	r0, #19
 8002e6e:	f000 f961 	bl	8003134 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8002e72:	2013      	movs	r0, #19
 8002e74:	f000 f962 	bl	800313c <HAL_NVIC_EnableIRQ>
}
 8002e78:	e7ea      	b.n	8002e50 <HAL_TIM_Base_MspInit+0xc>
 8002e7a:	46c0      	nop			@ (mov r8, r8)
 8002e7c:	40002000 	.word	0x40002000
 8002e80:	40021000 	.word	0x40021000

08002e84 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002e84:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e86:	481b      	ldr	r0, [pc, #108]	@ (8002ef4 <MX_USART1_UART_Init+0x70>)
 8002e88:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef8 <MX_USART1_UART_Init+0x74>)
 8002e8a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8002e8c:	23e1      	movs	r3, #225	@ 0xe1
 8002e8e:	025b      	lsls	r3, r3, #9
 8002e90:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e92:	2300      	movs	r3, #0
 8002e94:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e96:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e98:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e9a:	220c      	movs	r2, #12
 8002e9c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e9e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ea0:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ea2:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ea4:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8002ea6:	3308      	adds	r3, #8
 8002ea8:	6283      	str	r3, [r0, #40]	@ 0x28
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8002eaa:	2380      	movs	r3, #128	@ 0x80
 8002eac:	021b      	lsls	r3, r3, #8
 8002eae:	6383      	str	r3, [r0, #56]	@ 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002eb0:	f001 fd86 	bl	80049c0 <HAL_UART_Init>
 8002eb4:	2800      	cmp	r0, #0
 8002eb6:	d111      	bne.n	8002edc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eb8:	480e      	ldr	r0, [pc, #56]	@ (8002ef4 <MX_USART1_UART_Init+0x70>)
 8002eba:	2100      	movs	r1, #0
 8002ebc:	f001 fe00 	bl	8004ac0 <HAL_UARTEx_SetTxFifoThreshold>
 8002ec0:	2800      	cmp	r0, #0
 8002ec2:	d10e      	bne.n	8002ee2 <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ec4:	480b      	ldr	r0, [pc, #44]	@ (8002ef4 <MX_USART1_UART_Init+0x70>)
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	f001 fe20 	bl	8004b0c <HAL_UARTEx_SetRxFifoThreshold>
 8002ecc:	2800      	cmp	r0, #0
 8002ece:	d10b      	bne.n	8002ee8 <MX_USART1_UART_Init+0x64>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002ed0:	4808      	ldr	r0, [pc, #32]	@ (8002ef4 <MX_USART1_UART_Init+0x70>)
 8002ed2:	f001 fdd5 	bl	8004a80 <HAL_UARTEx_DisableFifoMode>
 8002ed6:	2800      	cmp	r0, #0
 8002ed8:	d109      	bne.n	8002eee <MX_USART1_UART_Init+0x6a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002eda:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002edc:	f7ff fe92 	bl	8002c04 <Error_Handler>
 8002ee0:	e7ea      	b.n	8002eb8 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 8002ee2:	f7ff fe8f 	bl	8002c04 <Error_Handler>
 8002ee6:	e7ed      	b.n	8002ec4 <MX_USART1_UART_Init+0x40>
    Error_Handler();
 8002ee8:	f7ff fe8c 	bl	8002c04 <Error_Handler>
 8002eec:	e7f0      	b.n	8002ed0 <MX_USART1_UART_Init+0x4c>
    Error_Handler();
 8002eee:	f7ff fe89 	bl	8002c04 <Error_Handler>
}
 8002ef2:	e7f2      	b.n	8002eda <MX_USART1_UART_Init+0x56>
 8002ef4:	2000017c 	.word	0x2000017c
 8002ef8:	40013800 	.word	0x40013800

08002efc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002efc:	b510      	push	{r4, lr}
 8002efe:	b08e      	sub	sp, #56	@ 0x38
 8002f00:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f02:	2214      	movs	r2, #20
 8002f04:	2100      	movs	r1, #0
 8002f06:	a809      	add	r0, sp, #36	@ 0x24
 8002f08:	f001 fe28 	bl	8004b5c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f0c:	221c      	movs	r2, #28
 8002f0e:	2100      	movs	r1, #0
 8002f10:	a802      	add	r0, sp, #8
 8002f12:	f001 fe23 	bl	8004b5c <memset>
  if(uartHandle->Instance==USART1)
 8002f16:	6822      	ldr	r2, [r4, #0]
 8002f18:	4b17      	ldr	r3, [pc, #92]	@ (8002f78 <HAL_UART_MspInit+0x7c>)
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d001      	beq.n	8002f22 <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002f1e:	b00e      	add	sp, #56	@ 0x38
 8002f20:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f22:	2301      	movs	r3, #1
 8002f24:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f26:	a802      	add	r0, sp, #8
 8002f28:	f001 f8c6 	bl	80040b8 <HAL_RCCEx_PeriphCLKConfig>
 8002f2c:	2800      	cmp	r0, #0
 8002f2e:	d120      	bne.n	8002f72 <HAL_UART_MspInit+0x76>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f30:	4b12      	ldr	r3, [pc, #72]	@ (8002f7c <HAL_UART_MspInit+0x80>)
 8002f32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f34:	2180      	movs	r1, #128	@ 0x80
 8002f36:	01c9      	lsls	r1, r1, #7
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	641a      	str	r2, [r3, #64]	@ 0x40
 8002f3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f3e:	400a      	ands	r2, r1
 8002f40:	9200      	str	r2, [sp, #0]
 8002f42:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f44:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f46:	2201      	movs	r2, #1
 8002f48:	4311      	orrs	r1, r2
 8002f4a:	6359      	str	r1, [r3, #52]	@ 0x34
 8002f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f4e:	4013      	ands	r3, r2
 8002f50:	9301      	str	r3, [sp, #4]
 8002f52:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f54:	23c0      	movs	r3, #192	@ 0xc0
 8002f56:	00db      	lsls	r3, r3, #3
 8002f58:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	930b      	str	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f62:	930c      	str	r3, [sp, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002f64:	920d      	str	r2, [sp, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f66:	20a0      	movs	r0, #160	@ 0xa0
 8002f68:	a909      	add	r1, sp, #36	@ 0x24
 8002f6a:	05c0      	lsls	r0, r0, #23
 8002f6c:	f000 f8f6 	bl	800315c <HAL_GPIO_Init>
}
 8002f70:	e7d5      	b.n	8002f1e <HAL_UART_MspInit+0x22>
      Error_Handler();
 8002f72:	f7ff fe47 	bl	8002c04 <Error_Handler>
 8002f76:	e7db      	b.n	8002f30 <HAL_UART_MspInit+0x34>
 8002f78:	40013800 	.word	0x40013800
 8002f7c:	40021000 	.word	0x40021000

08002f80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f80:	480d      	ldr	r0, [pc, #52]	@ (8002fb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f82:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f84:	f7ff ff3c 	bl	8002e00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002f88:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002f8a:	e003      	b.n	8002f94 <LoopCopyDataInit>

08002f8c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8002f8e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002f90:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002f92:	3104      	adds	r1, #4

08002f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002f94:	480a      	ldr	r0, [pc, #40]	@ (8002fc0 <LoopForever+0xa>)
  ldr r3, =_edata
 8002f96:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc4 <LoopForever+0xe>)
  adds r2, r0, r1
 8002f98:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002f9a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002f9c:	d3f6      	bcc.n	8002f8c <CopyDataInit>
  ldr r2, =_sbss
 8002f9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc8 <LoopForever+0x12>)
  b LoopFillZerobss
 8002fa0:	e002      	b.n	8002fa8 <LoopFillZerobss>

08002fa2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002fa2:	2300      	movs	r3, #0
  str  r3, [r2]
 8002fa4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fa6:	3204      	adds	r2, #4

08002fa8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8002fa8:	4b08      	ldr	r3, [pc, #32]	@ (8002fcc <LoopForever+0x16>)
  cmp r2, r3
 8002faa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002fac:	d3f9      	bcc.n	8002fa2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8002fae:	f001 fde3 	bl	8004b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002fb2:	f7ff fe87 	bl	8002cc4 <main>

08002fb6 <LoopForever>:

LoopForever:
    b LoopForever
 8002fb6:	e7fe      	b.n	8002fb6 <LoopForever>
  ldr   r0, =_estack
 8002fb8:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8002fbc:	08005804 	.word	0x08005804
  ldr r0, =_sdata
 8002fc0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002fc4:	2000005c 	.word	0x2000005c
  ldr r2, =_sbss
 8002fc8:	2000005c 	.word	0x2000005c
  ldr r3, = _ebss
 8002fcc:	2000034c 	.word	0x2000034c

08002fd0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002fd0:	e7fe      	b.n	8002fd0 <ADC1_IRQHandler>
	...

08002fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fd4:	b510      	push	{r4, lr}
 8002fd6:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8002fd8:	4b11      	ldr	r3, [pc, #68]	@ (8003020 <HAL_InitTick+0x4c>)
 8002fda:	7819      	ldrb	r1, [r3, #0]
 8002fdc:	2900      	cmp	r1, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002fe0:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002fe2:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8002fe4:	20fa      	movs	r0, #250	@ 0xfa
 8002fe6:	0080      	lsls	r0, r0, #2
 8002fe8:	f7fd f896 	bl	8000118 <__udivsi3>
 8002fec:	0001      	movs	r1, r0
 8002fee:	4b0d      	ldr	r3, [pc, #52]	@ (8003024 <HAL_InitTick+0x50>)
 8002ff0:	6818      	ldr	r0, [r3, #0]
 8002ff2:	f7fd f891 	bl	8000118 <__udivsi3>
 8002ff6:	f000 f8ad 	bl	8003154 <HAL_SYSTICK_Config>
 8002ffa:	2800      	cmp	r0, #0
 8002ffc:	d10d      	bne.n	800301a <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ffe:	2c03      	cmp	r4, #3
 8003000:	d901      	bls.n	8003006 <HAL_InitTick+0x32>
        status = HAL_ERROR;
 8003002:	2001      	movs	r0, #1
 8003004:	e7ed      	b.n	8002fe2 <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003006:	3001      	adds	r0, #1
 8003008:	2200      	movs	r2, #0
 800300a:	0021      	movs	r1, r4
 800300c:	4240      	negs	r0, r0
 800300e:	f000 f891 	bl	8003134 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003012:	4b05      	ldr	r3, [pc, #20]	@ (8003028 <HAL_InitTick+0x54>)
 8003014:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8003016:	2000      	movs	r0, #0
 8003018:	e7e3      	b.n	8002fe2 <HAL_InitTick+0xe>
      status = HAL_ERROR;
 800301a:	2001      	movs	r0, #1
 800301c:	e7e1      	b.n	8002fe2 <HAL_InitTick+0xe>
 800301e:	46c0      	nop			@ (mov r8, r8)
 8003020:	20000004 	.word	0x20000004
 8003024:	20000000 	.word	0x20000000
 8003028:	20000008 	.word	0x20000008

0800302c <HAL_Init>:
{
 800302c:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800302e:	2003      	movs	r0, #3
 8003030:	f7ff ffd0 	bl	8002fd4 <HAL_InitTick>
 8003034:	1e04      	subs	r4, r0, #0
 8003036:	d002      	beq.n	800303e <HAL_Init+0x12>
    status = HAL_ERROR;
 8003038:	2401      	movs	r4, #1
}
 800303a:	0020      	movs	r0, r4
 800303c:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 800303e:	f7ff feb1 	bl	8002da4 <HAL_MspInit>
 8003042:	e7fa      	b.n	800303a <HAL_Init+0xe>

08003044 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003044:	4b03      	ldr	r3, [pc, #12]	@ (8003054 <HAL_IncTick+0x10>)
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	4a03      	ldr	r2, [pc, #12]	@ (8003058 <HAL_IncTick+0x14>)
 800304a:	6811      	ldr	r1, [r2, #0]
 800304c:	185b      	adds	r3, r3, r1
 800304e:	6013      	str	r3, [r2, #0]
}
 8003050:	4770      	bx	lr
 8003052:	46c0      	nop			@ (mov r8, r8)
 8003054:	20000004 	.word	0x20000004
 8003058:	20000210 	.word	0x20000210

0800305c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800305c:	4b01      	ldr	r3, [pc, #4]	@ (8003064 <HAL_GetTick+0x8>)
 800305e:	6818      	ldr	r0, [r3, #0]
}
 8003060:	4770      	bx	lr
 8003062:	46c0      	nop			@ (mov r8, r8)
 8003064:	20000210 	.word	0x20000210

08003068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003068:	b570      	push	{r4, r5, r6, lr}
 800306a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800306c:	f7ff fff6 	bl	800305c <HAL_GetTick>
 8003070:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003072:	1c63      	adds	r3, r4, #1
 8003074:	d002      	beq.n	800307c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003076:	4b04      	ldr	r3, [pc, #16]	@ (8003088 <HAL_Delay+0x20>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800307c:	f7ff ffee 	bl	800305c <HAL_GetTick>
 8003080:	1b40      	subs	r0, r0, r5
 8003082:	42a0      	cmp	r0, r4
 8003084:	d3fa      	bcc.n	800307c <HAL_Delay+0x14>
  {
  }
}
 8003086:	bd70      	pop	{r4, r5, r6, pc}
 8003088:	20000004 	.word	0x20000004

0800308c <HAL_SYSCFG_EnableRemap>:
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 800308c:	4a02      	ldr	r2, [pc, #8]	@ (8003098 <HAL_SYSCFG_EnableRemap+0xc>)
 800308e:	6813      	ldr	r3, [r2, #0]
 8003090:	4303      	orrs	r3, r0
 8003092:	6013      	str	r3, [r2, #0]
}
 8003094:	4770      	bx	lr
 8003096:	46c0      	nop			@ (mov r8, r8)
 8003098:	40010000 	.word	0x40010000

0800309c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800309c:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 800309e:	2800      	cmp	r0, #0
 80030a0:	db11      	blt.n	80030c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030a2:	0883      	lsrs	r3, r0, #2
 80030a4:	4d13      	ldr	r5, [pc, #76]	@ (80030f4 <__NVIC_SetPriority+0x58>)
 80030a6:	33c0      	adds	r3, #192	@ 0xc0
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	595c      	ldr	r4, [r3, r5]
 80030ac:	2203      	movs	r2, #3
 80030ae:	4010      	ands	r0, r2
 80030b0:	00c0      	lsls	r0, r0, #3
 80030b2:	32fc      	adds	r2, #252	@ 0xfc
 80030b4:	0016      	movs	r6, r2
 80030b6:	4086      	lsls	r6, r0
 80030b8:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80030ba:	0189      	lsls	r1, r1, #6
 80030bc:	400a      	ands	r2, r1
 80030be:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030c0:	4322      	orrs	r2, r4
 80030c2:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80030c4:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030c6:	230f      	movs	r3, #15
 80030c8:	4003      	ands	r3, r0
 80030ca:	3b08      	subs	r3, #8
 80030cc:	089b      	lsrs	r3, r3, #2
 80030ce:	3306      	adds	r3, #6
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	4a09      	ldr	r2, [pc, #36]	@ (80030f8 <__NVIC_SetPriority+0x5c>)
 80030d4:	4694      	mov	ip, r2
 80030d6:	4463      	add	r3, ip
 80030d8:	685c      	ldr	r4, [r3, #4]
 80030da:	2203      	movs	r2, #3
 80030dc:	4010      	ands	r0, r2
 80030de:	00c0      	lsls	r0, r0, #3
 80030e0:	32fc      	adds	r2, #252	@ 0xfc
 80030e2:	0015      	movs	r5, r2
 80030e4:	4085      	lsls	r5, r0
 80030e6:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80030e8:	0189      	lsls	r1, r1, #6
 80030ea:	400a      	ands	r2, r1
 80030ec:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80030ee:	4322      	orrs	r2, r4
 80030f0:	605a      	str	r2, [r3, #4]
}
 80030f2:	e7e7      	b.n	80030c4 <__NVIC_SetPriority+0x28>
 80030f4:	e000e100 	.word	0xe000e100
 80030f8:	e000ed00 	.word	0xe000ed00

080030fc <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030fc:	3801      	subs	r0, #1
 80030fe:	2380      	movs	r3, #128	@ 0x80
 8003100:	045b      	lsls	r3, r3, #17
 8003102:	4298      	cmp	r0, r3
 8003104:	d20f      	bcs.n	8003126 <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003106:	4a09      	ldr	r2, [pc, #36]	@ (800312c <SysTick_Config+0x30>)
 8003108:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800310a:	4809      	ldr	r0, [pc, #36]	@ (8003130 <SysTick_Config+0x34>)
 800310c:	6a03      	ldr	r3, [r0, #32]
 800310e:	021b      	lsls	r3, r3, #8
 8003110:	0a1b      	lsrs	r3, r3, #8
 8003112:	21c0      	movs	r1, #192	@ 0xc0
 8003114:	0609      	lsls	r1, r1, #24
 8003116:	430b      	orrs	r3, r1
 8003118:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800311a:	2300      	movs	r3, #0
 800311c:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800311e:	3307      	adds	r3, #7
 8003120:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003122:	2000      	movs	r0, #0
}
 8003124:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003126:	2001      	movs	r0, #1
 8003128:	e7fc      	b.n	8003124 <SysTick_Config+0x28>
 800312a:	46c0      	nop			@ (mov r8, r8)
 800312c:	e000e010 	.word	0xe000e010
 8003130:	e000ed00 	.word	0xe000ed00

08003134 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003134:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003136:	f7ff ffb1 	bl	800309c <__NVIC_SetPriority>
}
 800313a:	bd10      	pop	{r4, pc}

0800313c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800313c:	2800      	cmp	r0, #0
 800313e:	db05      	blt.n	800314c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003140:	221f      	movs	r2, #31
 8003142:	4002      	ands	r2, r0
 8003144:	2301      	movs	r3, #1
 8003146:	4093      	lsls	r3, r2
 8003148:	4a01      	ldr	r2, [pc, #4]	@ (8003150 <HAL_NVIC_EnableIRQ+0x14>)
 800314a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800314c:	4770      	bx	lr
 800314e:	46c0      	nop			@ (mov r8, r8)
 8003150:	e000e100 	.word	0xe000e100

08003154 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003154:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 8003156:	f7ff ffd1 	bl	80030fc <SysTick_Config>
}
 800315a:	bd10      	pop	{r4, pc}

0800315c <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800315c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800315e:	46d6      	mov	lr, sl
 8003160:	464f      	mov	r7, r9
 8003162:	4646      	mov	r6, r8
 8003164:	b5c0      	push	{r6, r7, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8003166:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003168:	e03b      	b.n	80031e2 <HAL_GPIO_Init+0x86>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800316a:	2505      	movs	r5, #5
 800316c:	e000      	b.n	8003170 <HAL_GPIO_Init+0x14>
 800316e:	2500      	movs	r5, #0
 8003170:	40a5      	lsls	r5, r4
 8003172:	002c      	movs	r4, r5
 8003174:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 8003176:	4d61      	ldr	r5, [pc, #388]	@ (80032fc <HAL_GPIO_Init+0x1a0>)
 8003178:	3218      	adds	r2, #24
 800317a:	0092      	lsls	r2, r2, #2
 800317c:	5154      	str	r4, [r2, r5]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 800317e:	2280      	movs	r2, #128	@ 0x80
 8003180:	58af      	ldr	r7, [r5, r2]
        tmp &= ~((uint32_t)iocurrent);
 8003182:	464a      	mov	r2, r9
 8003184:	43d2      	mvns	r2, r2
 8003186:	003d      	movs	r5, r7
 8003188:	464c      	mov	r4, r9
 800318a:	43a5      	bics	r5, r4
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800318c:	684c      	ldr	r4, [r1, #4]
 800318e:	03e4      	lsls	r4, r4, #15
 8003190:	d502      	bpl.n	8003198 <HAL_GPIO_Init+0x3c>
        {
          tmp |= iocurrent;
 8003192:	003d      	movs	r5, r7
 8003194:	464c      	mov	r4, r9
 8003196:	4325      	orrs	r5, r4
        }
        EXTI->IMR1 = tmp;
 8003198:	4c58      	ldr	r4, [pc, #352]	@ (80032fc <HAL_GPIO_Init+0x1a0>)
 800319a:	2780      	movs	r7, #128	@ 0x80
 800319c:	51e5      	str	r5, [r4, r7]

        tmp = EXTI->EMR1;
 800319e:	2584      	movs	r5, #132	@ 0x84
 80031a0:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((uint32_t)iocurrent);
 80031a2:	003d      	movs	r5, r7
 80031a4:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031a6:	684c      	ldr	r4, [r1, #4]
 80031a8:	03a4      	lsls	r4, r4, #14
 80031aa:	d502      	bpl.n	80031b2 <HAL_GPIO_Init+0x56>
        {
          tmp |= iocurrent;
 80031ac:	003d      	movs	r5, r7
 80031ae:	464c      	mov	r4, r9
 80031b0:	4325      	orrs	r5, r4
        }
        EXTI->EMR1 = tmp;
 80031b2:	4c52      	ldr	r4, [pc, #328]	@ (80032fc <HAL_GPIO_Init+0x1a0>)
 80031b4:	2784      	movs	r7, #132	@ 0x84
 80031b6:	51e5      	str	r5, [r4, r7]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80031b8:	6827      	ldr	r7, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 80031ba:	003d      	movs	r5, r7
 80031bc:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031be:	684c      	ldr	r4, [r1, #4]
 80031c0:	02e4      	lsls	r4, r4, #11
 80031c2:	d502      	bpl.n	80031ca <HAL_GPIO_Init+0x6e>
        {
          tmp |= iocurrent;
 80031c4:	003d      	movs	r5, r7
 80031c6:	464c      	mov	r4, r9
 80031c8:	4325      	orrs	r5, r4
        }
        EXTI->RTSR1 = tmp;
 80031ca:	4c4c      	ldr	r4, [pc, #304]	@ (80032fc <HAL_GPIO_Init+0x1a0>)
 80031cc:	6025      	str	r5, [r4, #0]

        tmp = EXTI->FTSR1;
 80031ce:	6865      	ldr	r5, [r4, #4]
        tmp &= ~((uint32_t)iocurrent);
 80031d0:	402a      	ands	r2, r5
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031d2:	684c      	ldr	r4, [r1, #4]
 80031d4:	02a4      	lsls	r4, r4, #10
 80031d6:	d501      	bpl.n	80031dc <HAL_GPIO_Init+0x80>
        {
          tmp |= iocurrent;
 80031d8:	464a      	mov	r2, r9
 80031da:	432a      	orrs	r2, r5
        }
        EXTI->FTSR1 = tmp;
 80031dc:	4c47      	ldr	r4, [pc, #284]	@ (80032fc <HAL_GPIO_Init+0x1a0>)
 80031de:	6062      	str	r2, [r4, #4]
      }
    }

    position++;
 80031e0:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80031e2:	680c      	ldr	r4, [r1, #0]
 80031e4:	0022      	movs	r2, r4
 80031e6:	40da      	lsrs	r2, r3
 80031e8:	d100      	bne.n	80031ec <HAL_GPIO_Init+0x90>
 80031ea:	e081      	b.n	80032f0 <HAL_GPIO_Init+0x194>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80031ec:	2201      	movs	r2, #1
 80031ee:	409a      	lsls	r2, r3
 80031f0:	0026      	movs	r6, r4
 80031f2:	4016      	ands	r6, r2
 80031f4:	46b1      	mov	r9, r6
    if (iocurrent != 0U)
 80031f6:	4214      	tst	r4, r2
 80031f8:	d0f2      	beq.n	80031e0 <HAL_GPIO_Init+0x84>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031fa:	684c      	ldr	r4, [r1, #4]
 80031fc:	2c02      	cmp	r4, #2
 80031fe:	d001      	beq.n	8003204 <HAL_GPIO_Init+0xa8>
 8003200:	2c12      	cmp	r4, #18
 8003202:	d118      	bne.n	8003236 <HAL_GPIO_Init+0xda>
        tmp = GPIOx->AFR[position >> 3U];
 8003204:	08dd      	lsrs	r5, r3, #3
 8003206:	3508      	adds	r5, #8
 8003208:	00ad      	lsls	r5, r5, #2
 800320a:	582c      	ldr	r4, [r5, r0]
 800320c:	46a4      	mov	ip, r4
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800320e:	2707      	movs	r7, #7
 8003210:	401f      	ands	r7, r3
 8003212:	00bf      	lsls	r7, r7, #2
 8003214:	240f      	movs	r4, #15
 8003216:	46a2      	mov	sl, r4
 8003218:	0026      	movs	r6, r4
 800321a:	40be      	lsls	r6, r7
 800321c:	46b0      	mov	r8, r6
 800321e:	4666      	mov	r6, ip
 8003220:	4644      	mov	r4, r8
 8003222:	43a6      	bics	r6, r4
 8003224:	46b4      	mov	ip, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003226:	690c      	ldr	r4, [r1, #16]
 8003228:	4656      	mov	r6, sl
 800322a:	4026      	ands	r6, r4
 800322c:	0034      	movs	r4, r6
 800322e:	40bc      	lsls	r4, r7
 8003230:	4666      	mov	r6, ip
 8003232:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = tmp;
 8003234:	502c      	str	r4, [r5, r0]
      tmp = GPIOx->MODER;
 8003236:	6804      	ldr	r4, [r0, #0]
 8003238:	46a4      	mov	ip, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800323a:	005d      	lsls	r5, r3, #1
 800323c:	2403      	movs	r4, #3
 800323e:	46a2      	mov	sl, r4
 8003240:	0027      	movs	r7, r4
 8003242:	40af      	lsls	r7, r5
 8003244:	46b8      	mov	r8, r7
 8003246:	43ff      	mvns	r7, r7
 8003248:	4666      	mov	r6, ip
 800324a:	4644      	mov	r4, r8
 800324c:	43a6      	bics	r6, r4
 800324e:	46b4      	mov	ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8003250:	684c      	ldr	r4, [r1, #4]
 8003252:	4656      	mov	r6, sl
 8003254:	4026      	ands	r6, r4
 8003256:	0034      	movs	r4, r6
 8003258:	40ac      	lsls	r4, r5
 800325a:	4666      	mov	r6, ip
 800325c:	4334      	orrs	r4, r6
      GPIOx->MODER = tmp;
 800325e:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003260:	684c      	ldr	r4, [r1, #4]
 8003262:	1e66      	subs	r6, r4, #1
 8003264:	2e01      	cmp	r6, #1
 8003266:	d903      	bls.n	8003270 <HAL_GPIO_Init+0x114>
 8003268:	2c11      	cmp	r4, #17
 800326a:	d001      	beq.n	8003270 <HAL_GPIO_Init+0x114>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800326c:	2c12      	cmp	r4, #18
 800326e:	d112      	bne.n	8003296 <HAL_GPIO_Init+0x13a>
        tmp = GPIOx->OSPEEDR;
 8003270:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003272:	403c      	ands	r4, r7
 8003274:	46a4      	mov	ip, r4
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003276:	68cc      	ldr	r4, [r1, #12]
 8003278:	40ac      	lsls	r4, r5
 800327a:	4666      	mov	r6, ip
 800327c:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = tmp;
 800327e:	6084      	str	r4, [r0, #8]
        tmp = GPIOx->OTYPER;
 8003280:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003282:	4394      	bics	r4, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003284:	684a      	ldr	r2, [r1, #4]
 8003286:	0912      	lsrs	r2, r2, #4
 8003288:	4694      	mov	ip, r2
 800328a:	2201      	movs	r2, #1
 800328c:	4666      	mov	r6, ip
 800328e:	4032      	ands	r2, r6
 8003290:	409a      	lsls	r2, r3
 8003292:	4322      	orrs	r2, r4
        GPIOx->OTYPER = tmp;
 8003294:	6042      	str	r2, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8003296:	684a      	ldr	r2, [r1, #4]
 8003298:	2a03      	cmp	r2, #3
 800329a:	d005      	beq.n	80032a8 <HAL_GPIO_Init+0x14c>
        tmp = GPIOx->PUPDR;
 800329c:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800329e:	403c      	ands	r4, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80032a0:	688a      	ldr	r2, [r1, #8]
 80032a2:	40aa      	lsls	r2, r5
 80032a4:	4322      	orrs	r2, r4
        GPIOx->PUPDR = tmp;
 80032a6:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032a8:	684a      	ldr	r2, [r1, #4]
 80032aa:	00d2      	lsls	r2, r2, #3
 80032ac:	d598      	bpl.n	80031e0 <HAL_GPIO_Init+0x84>
        tmp = EXTI->EXTICR[position >> 2U];
 80032ae:	089a      	lsrs	r2, r3, #2
 80032b0:	0014      	movs	r4, r2
 80032b2:	3418      	adds	r4, #24
 80032b4:	00a4      	lsls	r4, r4, #2
 80032b6:	4d11      	ldr	r5, [pc, #68]	@ (80032fc <HAL_GPIO_Init+0x1a0>)
 80032b8:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80032ba:	2403      	movs	r4, #3
 80032bc:	401c      	ands	r4, r3
 80032be:	00e4      	lsls	r4, r4, #3
 80032c0:	250f      	movs	r5, #15
 80032c2:	40a5      	lsls	r5, r4
 80032c4:	43af      	bics	r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80032c6:	25a0      	movs	r5, #160	@ 0xa0
 80032c8:	05ed      	lsls	r5, r5, #23
 80032ca:	42a8      	cmp	r0, r5
 80032cc:	d100      	bne.n	80032d0 <HAL_GPIO_Init+0x174>
 80032ce:	e74e      	b.n	800316e <HAL_GPIO_Init+0x12>
 80032d0:	4d0b      	ldr	r5, [pc, #44]	@ (8003300 <HAL_GPIO_Init+0x1a4>)
 80032d2:	42a8      	cmp	r0, r5
 80032d4:	d008      	beq.n	80032e8 <HAL_GPIO_Init+0x18c>
 80032d6:	4d0b      	ldr	r5, [pc, #44]	@ (8003304 <HAL_GPIO_Init+0x1a8>)
 80032d8:	42a8      	cmp	r0, r5
 80032da:	d007      	beq.n	80032ec <HAL_GPIO_Init+0x190>
 80032dc:	4d0a      	ldr	r5, [pc, #40]	@ (8003308 <HAL_GPIO_Init+0x1ac>)
 80032de:	42a8      	cmp	r0, r5
 80032e0:	d100      	bne.n	80032e4 <HAL_GPIO_Init+0x188>
 80032e2:	e742      	b.n	800316a <HAL_GPIO_Init+0xe>
 80032e4:	2506      	movs	r5, #6
 80032e6:	e743      	b.n	8003170 <HAL_GPIO_Init+0x14>
 80032e8:	2501      	movs	r5, #1
 80032ea:	e741      	b.n	8003170 <HAL_GPIO_Init+0x14>
 80032ec:	2502      	movs	r5, #2
 80032ee:	e73f      	b.n	8003170 <HAL_GPIO_Init+0x14>
  }
}
 80032f0:	bce0      	pop	{r5, r6, r7}
 80032f2:	46ba      	mov	sl, r7
 80032f4:	46b1      	mov	r9, r6
 80032f6:	46a8      	mov	r8, r5
 80032f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032fa:	46c0      	nop			@ (mov r8, r8)
 80032fc:	40021800 	.word	0x40021800
 8003300:	50000400 	.word	0x50000400
 8003304:	50000800 	.word	0x50000800
 8003308:	50001400 	.word	0x50001400

0800330c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800330c:	2a00      	cmp	r2, #0
 800330e:	d001      	beq.n	8003314 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003310:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003312:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003314:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8003316:	e7fc      	b.n	8003312 <HAL_GPIO_WritePin+0x6>

08003318 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003318:	6802      	ldr	r2, [r0, #0]
 800331a:	6993      	ldr	r3, [r2, #24]
 800331c:	079b      	lsls	r3, r3, #30
 800331e:	d501      	bpl.n	8003324 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003320:	2300      	movs	r3, #0
 8003322:	6293      	str	r3, [r2, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003324:	6803      	ldr	r3, [r0, #0]
 8003326:	699a      	ldr	r2, [r3, #24]
 8003328:	07d2      	lsls	r2, r2, #31
 800332a:	d403      	bmi.n	8003334 <I2C_Flush_TXDR+0x1c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800332c:	699a      	ldr	r2, [r3, #24]
 800332e:	2101      	movs	r1, #1
 8003330:	430a      	orrs	r2, r1
 8003332:	619a      	str	r2, [r3, #24]
  }
}
 8003334:	4770      	bx	lr
	...

08003338 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003338:	b510      	push	{r4, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800333a:	0589      	lsls	r1, r1, #22
 800333c:	0d89      	lsrs	r1, r1, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800333e:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003340:	4311      	orrs	r1, r2
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003342:	4319      	orrs	r1, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003344:	9b02      	ldr	r3, [sp, #8]
 8003346:	4319      	orrs	r1, r3
 8003348:	0049      	lsls	r1, r1, #1
 800334a:	0849      	lsrs	r1, r1, #1
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800334c:	6804      	ldr	r4, [r0, #0]
 800334e:	6862      	ldr	r2, [r4, #4]
 8003350:	0d5b      	lsrs	r3, r3, #21
 8003352:	2080      	movs	r0, #128	@ 0x80
 8003354:	00c0      	lsls	r0, r0, #3
 8003356:	4003      	ands	r3, r0
 8003358:	4803      	ldr	r0, [pc, #12]	@ (8003368 <I2C_TransferConfig+0x30>)
 800335a:	4303      	orrs	r3, r0
 800335c:	439a      	bics	r2, r3
 800335e:	0013      	movs	r3, r2
 8003360:	430b      	orrs	r3, r1
 8003362:	6063      	str	r3, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003364:	bd10      	pop	{r4, pc}
 8003366:	46c0      	nop			@ (mov r8, r8)
 8003368:	03ff63ff 	.word	0x03ff63ff

0800336c <I2C_IsErrorOccurred>:
{
 800336c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800336e:	46c6      	mov	lr, r8
 8003370:	b500      	push	{lr}
 8003372:	0004      	movs	r4, r0
 8003374:	000d      	movs	r5, r1
 8003376:	0017      	movs	r7, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8003378:	6801      	ldr	r1, [r0, #0]
 800337a:	698b      	ldr	r3, [r1, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800337c:	2210      	movs	r2, #16
 800337e:	0016      	movs	r6, r2
 8003380:	401e      	ands	r6, r3
 8003382:	421a      	tst	r2, r3
 8003384:	d100      	bne.n	8003388 <I2C_IsErrorOccurred+0x1c>
 8003386:	e075      	b.n	8003474 <I2C_IsErrorOccurred+0x108>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003388:	2310      	movs	r3, #16
 800338a:	61cb      	str	r3, [r1, #28]
  uint32_t error_code = 0;
 800338c:	2300      	movs	r3, #0
 800338e:	4698      	mov	r8, r3
  HAL_StatusTypeDef status = HAL_OK;
 8003390:	2600      	movs	r6, #0
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003392:	6820      	ldr	r0, [r4, #0]
 8003394:	6983      	ldr	r3, [r0, #24]
 8003396:	069b      	lsls	r3, r3, #26
 8003398:	d431      	bmi.n	80033fe <I2C_IsErrorOccurred+0x92>
 800339a:	2e00      	cmp	r6, #0
 800339c:	d12f      	bne.n	80033fe <I2C_IsErrorOccurred+0x92>
      if (Timeout != HAL_MAX_DELAY)
 800339e:	1c6b      	adds	r3, r5, #1
 80033a0:	d0f7      	beq.n	8003392 <I2C_IsErrorOccurred+0x26>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80033a2:	f7ff fe5b 	bl	800305c <HAL_GetTick>
 80033a6:	1bc0      	subs	r0, r0, r7
 80033a8:	42a8      	cmp	r0, r5
 80033aa:	d801      	bhi.n	80033b0 <I2C_IsErrorOccurred+0x44>
 80033ac:	2d00      	cmp	r5, #0
 80033ae:	d1f0      	bne.n	8003392 <I2C_IsErrorOccurred+0x26>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80033b0:	6821      	ldr	r1, [r4, #0]
 80033b2:	684b      	ldr	r3, [r1, #4]
 80033b4:	2280      	movs	r2, #128	@ 0x80
 80033b6:	01d2      	lsls	r2, r2, #7
 80033b8:	4013      	ands	r3, r2
          tmp2 = hi2c->Mode;
 80033ba:	2242      	movs	r2, #66	@ 0x42
 80033bc:	5ca2      	ldrb	r2, [r4, r2]
 80033be:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80033c0:	6988      	ldr	r0, [r1, #24]
 80033c2:	0400      	lsls	r0, r0, #16
 80033c4:	d503      	bpl.n	80033ce <I2C_IsErrorOccurred+0x62>
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <I2C_IsErrorOccurred+0x62>
              (tmp1 != I2C_CR2_STOP) && \
 80033ca:	2a20      	cmp	r2, #32
 80033cc:	d10e      	bne.n	80033ec <I2C_IsErrorOccurred+0x80>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033ce:	6823      	ldr	r3, [r4, #0]
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	069b      	lsls	r3, r3, #26
 80033d4:	d4dd      	bmi.n	8003392 <I2C_IsErrorOccurred+0x26>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80033d6:	f7ff fe41 	bl	800305c <HAL_GetTick>
 80033da:	1bc0      	subs	r0, r0, r7
 80033dc:	2819      	cmp	r0, #25
 80033de:	d9f6      	bls.n	80033ce <I2C_IsErrorOccurred+0x62>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80033e0:	2320      	movs	r3, #32
 80033e2:	4642      	mov	r2, r8
 80033e4:	431a      	orrs	r2, r3
 80033e6:	4690      	mov	r8, r2
              status = HAL_ERROR;
 80033e8:	2601      	movs	r6, #1
              break;
 80033ea:	e7d2      	b.n	8003392 <I2C_IsErrorOccurred+0x26>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80033ec:	684a      	ldr	r2, [r1, #4]
 80033ee:	2380      	movs	r3, #128	@ 0x80
 80033f0:	01db      	lsls	r3, r3, #7
 80033f2:	4313      	orrs	r3, r2
 80033f4:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 80033f6:	f7ff fe31 	bl	800305c <HAL_GetTick>
 80033fa:	0007      	movs	r7, r0
 80033fc:	e7e7      	b.n	80033ce <I2C_IsErrorOccurred+0x62>
    if (status == HAL_OK)
 80033fe:	2e00      	cmp	r6, #0
 8003400:	d101      	bne.n	8003406 <I2C_IsErrorOccurred+0x9a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003402:	2320      	movs	r3, #32
 8003404:	61c3      	str	r3, [r0, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8003406:	2604      	movs	r6, #4
 8003408:	4643      	mov	r3, r8
 800340a:	4333      	orrs	r3, r6
 800340c:	001e      	movs	r6, r3
    status = HAL_ERROR;
 800340e:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 8003410:	6822      	ldr	r2, [r4, #0]
 8003412:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003414:	05d9      	lsls	r1, r3, #23
 8003416:	d504      	bpl.n	8003422 <I2C_IsErrorOccurred+0xb6>
    error_code |= HAL_I2C_ERROR_BERR;
 8003418:	2101      	movs	r1, #1
 800341a:	430e      	orrs	r6, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800341c:	31ff      	adds	r1, #255	@ 0xff
 800341e:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8003420:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003422:	055a      	lsls	r2, r3, #21
 8003424:	d506      	bpl.n	8003434 <I2C_IsErrorOccurred+0xc8>
    error_code |= HAL_I2C_ERROR_OVR;
 8003426:	2208      	movs	r2, #8
 8003428:	4316      	orrs	r6, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800342a:	6822      	ldr	r2, [r4, #0]
 800342c:	2180      	movs	r1, #128	@ 0x80
 800342e:	00c9      	lsls	r1, r1, #3
 8003430:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8003432:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003434:	059b      	lsls	r3, r3, #22
 8003436:	d51f      	bpl.n	8003478 <I2C_IsErrorOccurred+0x10c>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003438:	2302      	movs	r3, #2
 800343a:	431e      	orrs	r6, r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	2280      	movs	r2, #128	@ 0x80
 8003440:	0092      	lsls	r2, r2, #2
 8003442:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8003444:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 8003446:	0020      	movs	r0, r4
 8003448:	f7ff ff66 	bl	8003318 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800344c:	6822      	ldr	r2, [r4, #0]
 800344e:	6853      	ldr	r3, [r2, #4]
 8003450:	490b      	ldr	r1, [pc, #44]	@ (8003480 <I2C_IsErrorOccurred+0x114>)
 8003452:	400b      	ands	r3, r1
 8003454:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8003456:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003458:	4333      	orrs	r3, r6
 800345a:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800345c:	2341      	movs	r3, #65	@ 0x41
 800345e:	2220      	movs	r2, #32
 8003460:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003462:	2300      	movs	r3, #0
 8003464:	3222      	adds	r2, #34	@ 0x22
 8003466:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8003468:	3a02      	subs	r2, #2
 800346a:	54a3      	strb	r3, [r4, r2]
}
 800346c:	0028      	movs	r0, r5
 800346e:	bc80      	pop	{r7}
 8003470:	46b8      	mov	r8, r7
 8003472:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8003474:	2500      	movs	r5, #0
 8003476:	e7cb      	b.n	8003410 <I2C_IsErrorOccurred+0xa4>
  if (status != HAL_OK)
 8003478:	2d00      	cmp	r5, #0
 800347a:	d0f7      	beq.n	800346c <I2C_IsErrorOccurred+0x100>
 800347c:	e7e3      	b.n	8003446 <I2C_IsErrorOccurred+0xda>
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	fe00e800 	.word	0xfe00e800

08003484 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003484:	b570      	push	{r4, r5, r6, lr}
 8003486:	0004      	movs	r4, r0
 8003488:	000d      	movs	r5, r1
 800348a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800348c:	6823      	ldr	r3, [r4, #0]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	079b      	lsls	r3, r3, #30
 8003492:	d420      	bmi.n	80034d6 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003494:	0032      	movs	r2, r6
 8003496:	0029      	movs	r1, r5
 8003498:	0020      	movs	r0, r4
 800349a:	f7ff ff67 	bl	800336c <I2C_IsErrorOccurred>
 800349e:	2800      	cmp	r0, #0
 80034a0:	d11b      	bne.n	80034da <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 80034a2:	1c6b      	adds	r3, r5, #1
 80034a4:	d0f2      	beq.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a6:	f7ff fdd9 	bl	800305c <HAL_GetTick>
 80034aa:	1b80      	subs	r0, r0, r6
 80034ac:	42a8      	cmp	r0, r5
 80034ae:	d801      	bhi.n	80034b4 <I2C_WaitOnTXISFlagUntilTimeout+0x30>
 80034b0:	2d00      	cmp	r5, #0
 80034b2:	d1eb      	bne.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034b4:	6823      	ldr	r3, [r4, #0]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	079b      	lsls	r3, r3, #30
 80034ba:	d4e7      	bmi.n	800348c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034bc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80034be:	2220      	movs	r2, #32
 80034c0:	4313      	orrs	r3, r2
 80034c2:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80034c4:	2341      	movs	r3, #65	@ 0x41
 80034c6:	54e2      	strb	r2, [r4, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c8:	2300      	movs	r3, #0
 80034ca:	3222      	adds	r2, #34	@ 0x22
 80034cc:	54a3      	strb	r3, [r4, r2]
          __HAL_UNLOCK(hi2c);
 80034ce:	3a02      	subs	r2, #2
 80034d0:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 80034d2:	2001      	movs	r0, #1
 80034d4:	e000      	b.n	80034d8 <I2C_WaitOnTXISFlagUntilTimeout+0x54>
  return HAL_OK;
 80034d6:	2000      	movs	r0, #0
}
 80034d8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80034da:	2001      	movs	r0, #1
 80034dc:	e7fc      	b.n	80034d8 <I2C_WaitOnTXISFlagUntilTimeout+0x54>

080034de <I2C_WaitOnFlagUntilTimeout>:
{
 80034de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034e0:	46d6      	mov	lr, sl
 80034e2:	464f      	mov	r7, r9
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b083      	sub	sp, #12
 80034e8:	0007      	movs	r7, r0
 80034ea:	000d      	movs	r5, r1
 80034ec:	0016      	movs	r6, r2
 80034ee:	4699      	mov	r9, r3
 80034f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80034f2:	469a      	mov	sl, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	699c      	ldr	r4, [r3, #24]
 80034f8:	402c      	ands	r4, r5
 80034fa:	1b64      	subs	r4, r4, r5
 80034fc:	4263      	negs	r3, r4
 80034fe:	415c      	adcs	r4, r3
 8003500:	9601      	str	r6, [sp, #4]
 8003502:	42b4      	cmp	r4, r6
 8003504:	d128      	bne.n	8003558 <I2C_WaitOnFlagUntilTimeout+0x7a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003506:	4652      	mov	r2, sl
 8003508:	4649      	mov	r1, r9
 800350a:	0038      	movs	r0, r7
 800350c:	f7ff ff2e 	bl	800336c <I2C_IsErrorOccurred>
 8003510:	2800      	cmp	r0, #0
 8003512:	d127      	bne.n	8003564 <I2C_WaitOnFlagUntilTimeout+0x86>
    if (Timeout != HAL_MAX_DELAY)
 8003514:	464b      	mov	r3, r9
 8003516:	3301      	adds	r3, #1
 8003518:	d0ec      	beq.n	80034f4 <I2C_WaitOnFlagUntilTimeout+0x16>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800351a:	f7ff fd9f 	bl	800305c <HAL_GetTick>
 800351e:	4653      	mov	r3, sl
 8003520:	1ac0      	subs	r0, r0, r3
 8003522:	4548      	cmp	r0, r9
 8003524:	d802      	bhi.n	800352c <I2C_WaitOnFlagUntilTimeout+0x4e>
 8003526:	464b      	mov	r3, r9
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1e3      	bne.n	80034f4 <I2C_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	402b      	ands	r3, r5
 8003532:	1b5b      	subs	r3, r3, r5
 8003534:	425a      	negs	r2, r3
 8003536:	4153      	adcs	r3, r2
 8003538:	9a01      	ldr	r2, [sp, #4]
 800353a:	4293      	cmp	r3, r2
 800353c:	d1da      	bne.n	80034f4 <I2C_WaitOnFlagUntilTimeout+0x16>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800353e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003540:	2220      	movs	r2, #32
 8003542:	4313      	orrs	r3, r2
 8003544:	647b      	str	r3, [r7, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003546:	2341      	movs	r3, #65	@ 0x41
 8003548:	54fa      	strb	r2, [r7, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800354a:	2300      	movs	r3, #0
 800354c:	3222      	adds	r2, #34	@ 0x22
 800354e:	54bb      	strb	r3, [r7, r2]
          __HAL_UNLOCK(hi2c);
 8003550:	3a02      	subs	r2, #2
 8003552:	54bb      	strb	r3, [r7, r2]
          return HAL_ERROR;
 8003554:	2001      	movs	r0, #1
 8003556:	e000      	b.n	800355a <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 8003558:	2000      	movs	r0, #0
}
 800355a:	b003      	add	sp, #12
 800355c:	bcc0      	pop	{r6, r7}
 800355e:	46ba      	mov	sl, r7
 8003560:	46b1      	mov	r9, r6
 8003562:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8003564:	2001      	movs	r0, #1
 8003566:	e7f8      	b.n	800355a <I2C_WaitOnFlagUntilTimeout+0x7c>

08003568 <I2C_RequestMemoryWrite>:
{
 8003568:	b570      	push	{r4, r5, r6, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	0004      	movs	r4, r0
 800356e:	0015      	movs	r5, r2
 8003570:	001e      	movs	r6, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003572:	2380      	movs	r3, #128	@ 0x80
 8003574:	b2f2      	uxtb	r2, r6
 8003576:	4819      	ldr	r0, [pc, #100]	@ (80035dc <I2C_RequestMemoryWrite+0x74>)
 8003578:	9000      	str	r0, [sp, #0]
 800357a:	045b      	lsls	r3, r3, #17
 800357c:	0020      	movs	r0, r4
 800357e:	f7ff fedb 	bl	8003338 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003582:	9a07      	ldr	r2, [sp, #28]
 8003584:	9906      	ldr	r1, [sp, #24]
 8003586:	0020      	movs	r0, r4
 8003588:	f7ff ff7c 	bl	8003484 <I2C_WaitOnTXISFlagUntilTimeout>
 800358c:	2800      	cmp	r0, #0
 800358e:	d11e      	bne.n	80035ce <I2C_RequestMemoryWrite+0x66>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003590:	2e01      	cmp	r6, #1
 8003592:	d10e      	bne.n	80035b2 <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003594:	6823      	ldr	r3, [r4, #0]
 8003596:	b2ed      	uxtb	r5, r5
 8003598:	629d      	str	r5, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800359a:	9b07      	ldr	r3, [sp, #28]
 800359c:	9300      	str	r3, [sp, #0]
 800359e:	9b06      	ldr	r3, [sp, #24]
 80035a0:	2200      	movs	r2, #0
 80035a2:	2180      	movs	r1, #128	@ 0x80
 80035a4:	0020      	movs	r0, r4
 80035a6:	f7ff ff9a 	bl	80034de <I2C_WaitOnFlagUntilTimeout>
 80035aa:	2800      	cmp	r0, #0
 80035ac:	d113      	bne.n	80035d6 <I2C_RequestMemoryWrite+0x6e>
}
 80035ae:	b002      	add	sp, #8
 80035b0:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	0a2a      	lsrs	r2, r5, #8
 80035b6:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035b8:	9a07      	ldr	r2, [sp, #28]
 80035ba:	9906      	ldr	r1, [sp, #24]
 80035bc:	0020      	movs	r0, r4
 80035be:	f7ff ff61 	bl	8003484 <I2C_WaitOnTXISFlagUntilTimeout>
 80035c2:	2800      	cmp	r0, #0
 80035c4:	d105      	bne.n	80035d2 <I2C_RequestMemoryWrite+0x6a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035c6:	6823      	ldr	r3, [r4, #0]
 80035c8:	b2ed      	uxtb	r5, r5
 80035ca:	629d      	str	r5, [r3, #40]	@ 0x28
 80035cc:	e7e5      	b.n	800359a <I2C_RequestMemoryWrite+0x32>
    return HAL_ERROR;
 80035ce:	2001      	movs	r0, #1
 80035d0:	e7ed      	b.n	80035ae <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 80035d2:	2001      	movs	r0, #1
 80035d4:	e7eb      	b.n	80035ae <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 80035d6:	2001      	movs	r0, #1
 80035d8:	e7e9      	b.n	80035ae <I2C_RequestMemoryWrite+0x46>
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	80002000 	.word	0x80002000

080035e0 <I2C_RequestMemoryRead>:
{
 80035e0:	b570      	push	{r4, r5, r6, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	0004      	movs	r4, r0
 80035e6:	0015      	movs	r5, r2
 80035e8:	001e      	movs	r6, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80035ea:	b2da      	uxtb	r2, r3
 80035ec:	4b18      	ldr	r3, [pc, #96]	@ (8003650 <I2C_RequestMemoryRead+0x70>)
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	2300      	movs	r3, #0
 80035f2:	f7ff fea1 	bl	8003338 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035f6:	9a07      	ldr	r2, [sp, #28]
 80035f8:	9906      	ldr	r1, [sp, #24]
 80035fa:	0020      	movs	r0, r4
 80035fc:	f7ff ff42 	bl	8003484 <I2C_WaitOnTXISFlagUntilTimeout>
 8003600:	2800      	cmp	r0, #0
 8003602:	d11e      	bne.n	8003642 <I2C_RequestMemoryRead+0x62>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003604:	2e01      	cmp	r6, #1
 8003606:	d10e      	bne.n	8003626 <I2C_RequestMemoryRead+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003608:	6823      	ldr	r3, [r4, #0]
 800360a:	b2ed      	uxtb	r5, r5
 800360c:	629d      	str	r5, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800360e:	9b07      	ldr	r3, [sp, #28]
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	9b06      	ldr	r3, [sp, #24]
 8003614:	2200      	movs	r2, #0
 8003616:	2140      	movs	r1, #64	@ 0x40
 8003618:	0020      	movs	r0, r4
 800361a:	f7ff ff60 	bl	80034de <I2C_WaitOnFlagUntilTimeout>
 800361e:	2800      	cmp	r0, #0
 8003620:	d113      	bne.n	800364a <I2C_RequestMemoryRead+0x6a>
}
 8003622:	b002      	add	sp, #8
 8003624:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003626:	6823      	ldr	r3, [r4, #0]
 8003628:	0a2a      	lsrs	r2, r5, #8
 800362a:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800362c:	9a07      	ldr	r2, [sp, #28]
 800362e:	9906      	ldr	r1, [sp, #24]
 8003630:	0020      	movs	r0, r4
 8003632:	f7ff ff27 	bl	8003484 <I2C_WaitOnTXISFlagUntilTimeout>
 8003636:	2800      	cmp	r0, #0
 8003638:	d105      	bne.n	8003646 <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800363a:	6823      	ldr	r3, [r4, #0]
 800363c:	b2ed      	uxtb	r5, r5
 800363e:	629d      	str	r5, [r3, #40]	@ 0x28
 8003640:	e7e5      	b.n	800360e <I2C_RequestMemoryRead+0x2e>
    return HAL_ERROR;
 8003642:	2001      	movs	r0, #1
 8003644:	e7ed      	b.n	8003622 <I2C_RequestMemoryRead+0x42>
      return HAL_ERROR;
 8003646:	2001      	movs	r0, #1
 8003648:	e7eb      	b.n	8003622 <I2C_RequestMemoryRead+0x42>
    return HAL_ERROR;
 800364a:	2001      	movs	r0, #1
 800364c:	e7e9      	b.n	8003622 <I2C_RequestMemoryRead+0x42>
 800364e:	46c0      	nop			@ (mov r8, r8)
 8003650:	80002000 	.word	0x80002000

08003654 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003654:	b570      	push	{r4, r5, r6, lr}
 8003656:	0004      	movs	r4, r0
 8003658:	000d      	movs	r5, r1
 800365a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800365c:	e003      	b.n	8003666 <I2C_WaitOnSTOPFlagUntilTimeout+0x12>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800365e:	6823      	ldr	r3, [r4, #0]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	069b      	lsls	r3, r3, #26
 8003664:	d512      	bpl.n	800368c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003666:	6823      	ldr	r3, [r4, #0]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	069b      	lsls	r3, r3, #26
 800366c:	d41b      	bmi.n	80036a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800366e:	0032      	movs	r2, r6
 8003670:	0029      	movs	r1, r5
 8003672:	0020      	movs	r0, r4
 8003674:	f7ff fe7a 	bl	800336c <I2C_IsErrorOccurred>
 8003678:	2800      	cmp	r0, #0
 800367a:	d116      	bne.n	80036aa <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800367c:	f7ff fcee 	bl	800305c <HAL_GetTick>
 8003680:	1b80      	subs	r0, r0, r6
 8003682:	42a8      	cmp	r0, r5
 8003684:	d8eb      	bhi.n	800365e <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 8003686:	2d00      	cmp	r5, #0
 8003688:	d1ed      	bne.n	8003666 <I2C_WaitOnSTOPFlagUntilTimeout+0x12>
 800368a:	e7e8      	b.n	800365e <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800368c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800368e:	2220      	movs	r2, #32
 8003690:	4313      	orrs	r3, r2
 8003692:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003694:	2341      	movs	r3, #65	@ 0x41
 8003696:	54e2      	strb	r2, [r4, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003698:	2300      	movs	r3, #0
 800369a:	3222      	adds	r2, #34	@ 0x22
 800369c:	54a3      	strb	r3, [r4, r2]
        __HAL_UNLOCK(hi2c);
 800369e:	3a02      	subs	r2, #2
 80036a0:	54a3      	strb	r3, [r4, r2]
        return HAL_ERROR;
 80036a2:	2001      	movs	r0, #1
 80036a4:	e000      	b.n	80036a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x54>
  return HAL_OK;
 80036a6:	2000      	movs	r0, #0
}
 80036a8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80036aa:	2001      	movs	r0, #1
 80036ac:	e7fc      	b.n	80036a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x54>
	...

080036b0 <HAL_I2C_Init>:
{
 80036b0:	b510      	push	{r4, lr}
 80036b2:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 80036b4:	d060      	beq.n	8003778 <HAL_I2C_Init+0xc8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036b6:	2341      	movs	r3, #65	@ 0x41
 80036b8:	5cc3      	ldrb	r3, [r0, r3]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d048      	beq.n	8003750 <HAL_I2C_Init+0xa0>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80036be:	2341      	movs	r3, #65	@ 0x41
 80036c0:	2224      	movs	r2, #36	@ 0x24
 80036c2:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 80036c4:	6822      	ldr	r2, [r4, #0]
 80036c6:	6813      	ldr	r3, [r2, #0]
 80036c8:	2101      	movs	r1, #1
 80036ca:	438b      	bics	r3, r1
 80036cc:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80036ce:	6863      	ldr	r3, [r4, #4]
 80036d0:	6822      	ldr	r2, [r4, #0]
 80036d2:	492a      	ldr	r1, [pc, #168]	@ (800377c <HAL_I2C_Init+0xcc>)
 80036d4:	400b      	ands	r3, r1
 80036d6:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80036d8:	6822      	ldr	r2, [r4, #0]
 80036da:	6893      	ldr	r3, [r2, #8]
 80036dc:	4928      	ldr	r1, [pc, #160]	@ (8003780 <HAL_I2C_Init+0xd0>)
 80036de:	400b      	ands	r3, r1
 80036e0:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036e2:	68e3      	ldr	r3, [r4, #12]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d039      	beq.n	800375c <HAL_I2C_Init+0xac>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80036e8:	68a1      	ldr	r1, [r4, #8]
 80036ea:	6822      	ldr	r2, [r4, #0]
 80036ec:	2384      	movs	r3, #132	@ 0x84
 80036ee:	021b      	lsls	r3, r3, #8
 80036f0:	430b      	orrs	r3, r1
 80036f2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80036f4:	68e3      	ldr	r3, [r4, #12]
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d037      	beq.n	800376a <HAL_I2C_Init+0xba>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80036fa:	6822      	ldr	r2, [r4, #0]
 80036fc:	6853      	ldr	r3, [r2, #4]
 80036fe:	4921      	ldr	r1, [pc, #132]	@ (8003784 <HAL_I2C_Init+0xd4>)
 8003700:	400b      	ands	r3, r1
 8003702:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003704:	6822      	ldr	r2, [r4, #0]
 8003706:	6851      	ldr	r1, [r2, #4]
 8003708:	4b1f      	ldr	r3, [pc, #124]	@ (8003788 <HAL_I2C_Init+0xd8>)
 800370a:	430b      	orrs	r3, r1
 800370c:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800370e:	6822      	ldr	r2, [r4, #0]
 8003710:	68d3      	ldr	r3, [r2, #12]
 8003712:	491b      	ldr	r1, [pc, #108]	@ (8003780 <HAL_I2C_Init+0xd0>)
 8003714:	400b      	ands	r3, r1
 8003716:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003718:	6923      	ldr	r3, [r4, #16]
 800371a:	6962      	ldr	r2, [r4, #20]
 800371c:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800371e:	69a2      	ldr	r2, [r4, #24]
 8003720:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003722:	6821      	ldr	r1, [r4, #0]
 8003724:	4313      	orrs	r3, r2
 8003726:	60cb      	str	r3, [r1, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003728:	69e3      	ldr	r3, [r4, #28]
 800372a:	6a21      	ldr	r1, [r4, #32]
 800372c:	6822      	ldr	r2, [r4, #0]
 800372e:	430b      	orrs	r3, r1
 8003730:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003732:	6822      	ldr	r2, [r4, #0]
 8003734:	6813      	ldr	r3, [r2, #0]
 8003736:	2101      	movs	r1, #1
 8003738:	430b      	orrs	r3, r1
 800373a:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800373c:	2300      	movs	r3, #0
 800373e:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003740:	2241      	movs	r2, #65	@ 0x41
 8003742:	311f      	adds	r1, #31
 8003744:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003746:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003748:	3201      	adds	r2, #1
 800374a:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 800374c:	2000      	movs	r0, #0
}
 800374e:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8003750:	3340      	adds	r3, #64	@ 0x40
 8003752:	2200      	movs	r2, #0
 8003754:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8003756:	f7ff f90b 	bl	8002970 <HAL_I2C_MspInit>
 800375a:	e7b0      	b.n	80036be <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800375c:	68a1      	ldr	r1, [r4, #8]
 800375e:	6822      	ldr	r2, [r4, #0]
 8003760:	2380      	movs	r3, #128	@ 0x80
 8003762:	021b      	lsls	r3, r3, #8
 8003764:	430b      	orrs	r3, r1
 8003766:	6093      	str	r3, [r2, #8]
 8003768:	e7c4      	b.n	80036f4 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800376a:	6822      	ldr	r2, [r4, #0]
 800376c:	6851      	ldr	r1, [r2, #4]
 800376e:	2380      	movs	r3, #128	@ 0x80
 8003770:	011b      	lsls	r3, r3, #4
 8003772:	430b      	orrs	r3, r1
 8003774:	6053      	str	r3, [r2, #4]
 8003776:	e7c5      	b.n	8003704 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 8003778:	2001      	movs	r0, #1
 800377a:	e7e8      	b.n	800374e <HAL_I2C_Init+0x9e>
 800377c:	f0ffffff 	.word	0xf0ffffff
 8003780:	ffff7fff 	.word	0xffff7fff
 8003784:	fffff7ff 	.word	0xfffff7ff
 8003788:	02008000 	.word	0x02008000

0800378c <HAL_I2C_Mem_Write>:
{
 800378c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800378e:	b087      	sub	sp, #28
 8003790:	0004      	movs	r4, r0
 8003792:	9103      	str	r1, [sp, #12]
 8003794:	9204      	str	r2, [sp, #16]
 8003796:	9305      	str	r3, [sp, #20]
 8003798:	ab0c      	add	r3, sp, #48	@ 0x30
 800379a:	cb20      	ldmia	r3!, {r5}
 800379c:	881f      	ldrh	r7, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800379e:	2341      	movs	r3, #65	@ 0x41
 80037a0:	5cc3      	ldrb	r3, [r0, r3]
 80037a2:	2b20      	cmp	r3, #32
 80037a4:	d000      	beq.n	80037a8 <HAL_I2C_Mem_Write+0x1c>
 80037a6:	e0b3      	b.n	8003910 <HAL_I2C_Mem_Write+0x184>
    if ((pData == NULL) || (Size == 0U))
 80037a8:	2d00      	cmp	r5, #0
 80037aa:	d018      	beq.n	80037de <HAL_I2C_Mem_Write+0x52>
 80037ac:	2f00      	cmp	r7, #0
 80037ae:	d016      	beq.n	80037de <HAL_I2C_Mem_Write+0x52>
    __HAL_LOCK(hi2c);
 80037b0:	2340      	movs	r3, #64	@ 0x40
 80037b2:	5cc3      	ldrb	r3, [r0, r3]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d100      	bne.n	80037ba <HAL_I2C_Mem_Write+0x2e>
 80037b8:	e0ad      	b.n	8003916 <HAL_I2C_Mem_Write+0x18a>
 80037ba:	2340      	movs	r3, #64	@ 0x40
 80037bc:	2201      	movs	r2, #1
 80037be:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 80037c0:	f7ff fc4c 	bl	800305c <HAL_GetTick>
 80037c4:	0006      	movs	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037c6:	2180      	movs	r1, #128	@ 0x80
 80037c8:	9000      	str	r0, [sp, #0]
 80037ca:	2319      	movs	r3, #25
 80037cc:	2201      	movs	r2, #1
 80037ce:	0209      	lsls	r1, r1, #8
 80037d0:	0020      	movs	r0, r4
 80037d2:	f7ff fe84 	bl	80034de <I2C_WaitOnFlagUntilTimeout>
 80037d6:	2800      	cmp	r0, #0
 80037d8:	d006      	beq.n	80037e8 <HAL_I2C_Mem_Write+0x5c>
      return HAL_ERROR;
 80037da:	2001      	movs	r0, #1
 80037dc:	e099      	b.n	8003912 <HAL_I2C_Mem_Write+0x186>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037de:	2380      	movs	r3, #128	@ 0x80
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80037e4:	2001      	movs	r0, #1
 80037e6:	e094      	b.n	8003912 <HAL_I2C_Mem_Write+0x186>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037e8:	2341      	movs	r3, #65	@ 0x41
 80037ea:	2221      	movs	r2, #33	@ 0x21
 80037ec:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037ee:	3301      	adds	r3, #1
 80037f0:	321f      	adds	r2, #31
 80037f2:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f4:	2300      	movs	r3, #0
 80037f6:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80037f8:	6265      	str	r5, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80037fa:	8567      	strh	r7, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80037fc:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037fe:	9601      	str	r6, [sp, #4]
 8003800:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003802:	9300      	str	r3, [sp, #0]
 8003804:	9b05      	ldr	r3, [sp, #20]
 8003806:	9a04      	ldr	r2, [sp, #16]
 8003808:	9903      	ldr	r1, [sp, #12]
 800380a:	0020      	movs	r0, r4
 800380c:	f7ff feac 	bl	8003568 <I2C_RequestMemoryWrite>
 8003810:	2800      	cmp	r0, #0
 8003812:	d10f      	bne.n	8003834 <HAL_I2C_Mem_Write+0xa8>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003814:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003816:	b29b      	uxth	r3, r3
 8003818:	2bff      	cmp	r3, #255	@ 0xff
 800381a:	d910      	bls.n	800383e <HAL_I2C_Mem_Write+0xb2>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800381c:	23ff      	movs	r3, #255	@ 0xff
 800381e:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003820:	3b7f      	subs	r3, #127	@ 0x7f
 8003822:	2200      	movs	r2, #0
 8003824:	9200      	str	r2, [sp, #0]
 8003826:	045b      	lsls	r3, r3, #17
 8003828:	32ff      	adds	r2, #255	@ 0xff
 800382a:	9903      	ldr	r1, [sp, #12]
 800382c:	0020      	movs	r0, r4
 800382e:	f7ff fd83 	bl	8003338 <I2C_TransferConfig>
 8003832:	e021      	b.n	8003878 <HAL_I2C_Mem_Write+0xec>
      __HAL_UNLOCK(hi2c);
 8003834:	2340      	movs	r3, #64	@ 0x40
 8003836:	2200      	movs	r2, #0
 8003838:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 800383a:	2001      	movs	r0, #1
 800383c:	e069      	b.n	8003912 <HAL_I2C_Mem_Write+0x186>
      hi2c->XferSize = hi2c->XferCount;
 800383e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003840:	b292      	uxth	r2, r2
 8003842:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003844:	2380      	movs	r3, #128	@ 0x80
 8003846:	b2d2      	uxtb	r2, r2
 8003848:	2100      	movs	r1, #0
 800384a:	9100      	str	r1, [sp, #0]
 800384c:	049b      	lsls	r3, r3, #18
 800384e:	9903      	ldr	r1, [sp, #12]
 8003850:	0020      	movs	r0, r4
 8003852:	f7ff fd71 	bl	8003338 <I2C_TransferConfig>
 8003856:	e00f      	b.n	8003878 <HAL_I2C_Mem_Write+0xec>
          hi2c->XferSize = hi2c->XferCount;
 8003858:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800385a:	b292      	uxth	r2, r2
 800385c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800385e:	2380      	movs	r3, #128	@ 0x80
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	2100      	movs	r1, #0
 8003864:	9100      	str	r1, [sp, #0]
 8003866:	049b      	lsls	r3, r3, #18
 8003868:	9903      	ldr	r1, [sp, #12]
 800386a:	0020      	movs	r0, r4
 800386c:	f7ff fd64 	bl	8003338 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8003870:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	d034      	beq.n	80038e2 <HAL_I2C_Mem_Write+0x156>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003878:	0032      	movs	r2, r6
 800387a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800387c:	0020      	movs	r0, r4
 800387e:	f7ff fe01 	bl	8003484 <I2C_WaitOnTXISFlagUntilTimeout>
 8003882:	2800      	cmp	r0, #0
 8003884:	d149      	bne.n	800391a <HAL_I2C_Mem_Write+0x18e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003886:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003888:	6823      	ldr	r3, [r4, #0]
 800388a:	7812      	ldrb	r2, [r2, #0]
 800388c:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800388e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003890:	3301      	adds	r3, #1
 8003892:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003894:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003896:	3b01      	subs	r3, #1
 8003898:	b29b      	uxth	r3, r3
 800389a:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800389c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800389e:	3b01      	subs	r3, #1
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038a4:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80038a6:	b292      	uxth	r2, r2
 80038a8:	2a00      	cmp	r2, #0
 80038aa:	d0e1      	beq.n	8003870 <HAL_I2C_Mem_Write+0xe4>
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1df      	bne.n	8003870 <HAL_I2C_Mem_Write+0xe4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80038b0:	9600      	str	r6, [sp, #0]
 80038b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80038b4:	2200      	movs	r2, #0
 80038b6:	2180      	movs	r1, #128	@ 0x80
 80038b8:	0020      	movs	r0, r4
 80038ba:	f7ff fe10 	bl	80034de <I2C_WaitOnFlagUntilTimeout>
 80038be:	2800      	cmp	r0, #0
 80038c0:	d12d      	bne.n	800391e <HAL_I2C_Mem_Write+0x192>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038c2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	2bff      	cmp	r3, #255	@ 0xff
 80038c8:	d9c6      	bls.n	8003858 <HAL_I2C_Mem_Write+0xcc>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038ca:	23ff      	movs	r3, #255	@ 0xff
 80038cc:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038ce:	3b7f      	subs	r3, #127	@ 0x7f
 80038d0:	2200      	movs	r2, #0
 80038d2:	9200      	str	r2, [sp, #0]
 80038d4:	045b      	lsls	r3, r3, #17
 80038d6:	32ff      	adds	r2, #255	@ 0xff
 80038d8:	9903      	ldr	r1, [sp, #12]
 80038da:	0020      	movs	r0, r4
 80038dc:	f7ff fd2c 	bl	8003338 <I2C_TransferConfig>
 80038e0:	e7c6      	b.n	8003870 <HAL_I2C_Mem_Write+0xe4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038e2:	0032      	movs	r2, r6
 80038e4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80038e6:	0020      	movs	r0, r4
 80038e8:	f7ff feb4 	bl	8003654 <I2C_WaitOnSTOPFlagUntilTimeout>
 80038ec:	2800      	cmp	r0, #0
 80038ee:	d118      	bne.n	8003922 <HAL_I2C_Mem_Write+0x196>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038f0:	6823      	ldr	r3, [r4, #0]
 80038f2:	2220      	movs	r2, #32
 80038f4:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80038f6:	6821      	ldr	r1, [r4, #0]
 80038f8:	684b      	ldr	r3, [r1, #4]
 80038fa:	4d0b      	ldr	r5, [pc, #44]	@ (8003928 <HAL_I2C_Mem_Write+0x19c>)
 80038fc:	402b      	ands	r3, r5
 80038fe:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003900:	2341      	movs	r3, #65	@ 0x41
 8003902:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003904:	2300      	movs	r3, #0
 8003906:	3222      	adds	r2, #34	@ 0x22
 8003908:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 800390a:	3a02      	subs	r2, #2
 800390c:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 800390e:	e000      	b.n	8003912 <HAL_I2C_Mem_Write+0x186>
    return HAL_BUSY;
 8003910:	2002      	movs	r0, #2
}
 8003912:	b007      	add	sp, #28
 8003914:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003916:	2002      	movs	r0, #2
 8003918:	e7fb      	b.n	8003912 <HAL_I2C_Mem_Write+0x186>
        return HAL_ERROR;
 800391a:	2001      	movs	r0, #1
 800391c:	e7f9      	b.n	8003912 <HAL_I2C_Mem_Write+0x186>
          return HAL_ERROR;
 800391e:	2001      	movs	r0, #1
 8003920:	e7f7      	b.n	8003912 <HAL_I2C_Mem_Write+0x186>
      return HAL_ERROR;
 8003922:	2001      	movs	r0, #1
 8003924:	e7f5      	b.n	8003912 <HAL_I2C_Mem_Write+0x186>
 8003926:	46c0      	nop			@ (mov r8, r8)
 8003928:	fe00e800 	.word	0xfe00e800

0800392c <HAL_I2C_Mem_Read>:
{
 800392c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800392e:	b087      	sub	sp, #28
 8003930:	0004      	movs	r4, r0
 8003932:	9103      	str	r1, [sp, #12]
 8003934:	9204      	str	r2, [sp, #16]
 8003936:	9305      	str	r3, [sp, #20]
 8003938:	ab0c      	add	r3, sp, #48	@ 0x30
 800393a:	cb20      	ldmia	r3!, {r5}
 800393c:	881f      	ldrh	r7, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800393e:	2341      	movs	r3, #65	@ 0x41
 8003940:	5cc3      	ldrb	r3, [r0, r3]
 8003942:	2b20      	cmp	r3, #32
 8003944:	d000      	beq.n	8003948 <HAL_I2C_Mem_Read+0x1c>
 8003946:	e0b5      	b.n	8003ab4 <HAL_I2C_Mem_Read+0x188>
    if ((pData == NULL) || (Size == 0U))
 8003948:	2d00      	cmp	r5, #0
 800394a:	d018      	beq.n	800397e <HAL_I2C_Mem_Read+0x52>
 800394c:	2f00      	cmp	r7, #0
 800394e:	d016      	beq.n	800397e <HAL_I2C_Mem_Read+0x52>
    __HAL_LOCK(hi2c);
 8003950:	2340      	movs	r3, #64	@ 0x40
 8003952:	5cc3      	ldrb	r3, [r0, r3]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d100      	bne.n	800395a <HAL_I2C_Mem_Read+0x2e>
 8003958:	e0af      	b.n	8003aba <HAL_I2C_Mem_Read+0x18e>
 800395a:	2340      	movs	r3, #64	@ 0x40
 800395c:	2201      	movs	r2, #1
 800395e:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8003960:	f7ff fb7c 	bl	800305c <HAL_GetTick>
 8003964:	0006      	movs	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003966:	2180      	movs	r1, #128	@ 0x80
 8003968:	9000      	str	r0, [sp, #0]
 800396a:	2319      	movs	r3, #25
 800396c:	2201      	movs	r2, #1
 800396e:	0209      	lsls	r1, r1, #8
 8003970:	0020      	movs	r0, r4
 8003972:	f7ff fdb4 	bl	80034de <I2C_WaitOnFlagUntilTimeout>
 8003976:	2800      	cmp	r0, #0
 8003978:	d006      	beq.n	8003988 <HAL_I2C_Mem_Read+0x5c>
      return HAL_ERROR;
 800397a:	2001      	movs	r0, #1
 800397c:	e09b      	b.n	8003ab6 <HAL_I2C_Mem_Read+0x18a>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800397e:	2380      	movs	r3, #128	@ 0x80
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8003984:	2001      	movs	r0, #1
 8003986:	e096      	b.n	8003ab6 <HAL_I2C_Mem_Read+0x18a>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003988:	2341      	movs	r3, #65	@ 0x41
 800398a:	2222      	movs	r2, #34	@ 0x22
 800398c:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800398e:	3301      	adds	r3, #1
 8003990:	321e      	adds	r2, #30
 8003992:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003994:	2300      	movs	r3, #0
 8003996:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003998:	6265      	str	r5, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 800399a:	8567      	strh	r7, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800399c:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800399e:	9601      	str	r6, [sp, #4]
 80039a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	9b05      	ldr	r3, [sp, #20]
 80039a6:	9a04      	ldr	r2, [sp, #16]
 80039a8:	9903      	ldr	r1, [sp, #12]
 80039aa:	0020      	movs	r0, r4
 80039ac:	f7ff fe18 	bl	80035e0 <I2C_RequestMemoryRead>
 80039b0:	2800      	cmp	r0, #0
 80039b2:	d10f      	bne.n	80039d4 <HAL_I2C_Mem_Read+0xa8>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039b4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	2bff      	cmp	r3, #255	@ 0xff
 80039ba:	d910      	bls.n	80039de <HAL_I2C_Mem_Read+0xb2>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039bc:	23ff      	movs	r3, #255	@ 0xff
 80039be:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039c0:	3b7f      	subs	r3, #127	@ 0x7f
 80039c2:	4a42      	ldr	r2, [pc, #264]	@ (8003acc <HAL_I2C_Mem_Read+0x1a0>)
 80039c4:	9200      	str	r2, [sp, #0]
 80039c6:	045b      	lsls	r3, r3, #17
 80039c8:	22ff      	movs	r2, #255	@ 0xff
 80039ca:	9903      	ldr	r1, [sp, #12]
 80039cc:	0020      	movs	r0, r4
 80039ce:	f7ff fcb3 	bl	8003338 <I2C_TransferConfig>
 80039d2:	e021      	b.n	8003a18 <HAL_I2C_Mem_Read+0xec>
      __HAL_UNLOCK(hi2c);
 80039d4:	2340      	movs	r3, #64	@ 0x40
 80039d6:	2200      	movs	r2, #0
 80039d8:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 80039da:	2001      	movs	r0, #1
 80039dc:	e06b      	b.n	8003ab6 <HAL_I2C_Mem_Read+0x18a>
      hi2c->XferSize = hi2c->XferCount;
 80039de:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80039e0:	b292      	uxth	r2, r2
 80039e2:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039e4:	2380      	movs	r3, #128	@ 0x80
 80039e6:	b2d2      	uxtb	r2, r2
 80039e8:	4938      	ldr	r1, [pc, #224]	@ (8003acc <HAL_I2C_Mem_Read+0x1a0>)
 80039ea:	9100      	str	r1, [sp, #0]
 80039ec:	049b      	lsls	r3, r3, #18
 80039ee:	9903      	ldr	r1, [sp, #12]
 80039f0:	0020      	movs	r0, r4
 80039f2:	f7ff fca1 	bl	8003338 <I2C_TransferConfig>
 80039f6:	e00f      	b.n	8003a18 <HAL_I2C_Mem_Read+0xec>
          hi2c->XferSize = hi2c->XferCount;
 80039f8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80039fa:	b292      	uxth	r2, r2
 80039fc:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039fe:	2380      	movs	r3, #128	@ 0x80
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	2100      	movs	r1, #0
 8003a04:	9100      	str	r1, [sp, #0]
 8003a06:	049b      	lsls	r3, r3, #18
 8003a08:	9903      	ldr	r1, [sp, #12]
 8003a0a:	0020      	movs	r0, r4
 8003a0c:	f7ff fc94 	bl	8003338 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8003a10:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d036      	beq.n	8003a86 <HAL_I2C_Mem_Read+0x15a>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003a18:	9600      	str	r6, [sp, #0]
 8003a1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	2104      	movs	r1, #4
 8003a20:	0020      	movs	r0, r4
 8003a22:	f7ff fd5c 	bl	80034de <I2C_WaitOnFlagUntilTimeout>
 8003a26:	2800      	cmp	r0, #0
 8003a28:	d149      	bne.n	8003abe <HAL_I2C_Mem_Read+0x192>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a2a:	6823      	ldr	r3, [r4, #0]
 8003a2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a2e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003a30:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003a32:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003a34:	3301      	adds	r3, #1
 8003a36:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8003a38:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8003a40:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003a42:	3a01      	subs	r2, #1
 8003a44:	b292      	uxth	r2, r2
 8003a46:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a48:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003a4a:	b292      	uxth	r2, r2
 8003a4c:	2a00      	cmp	r2, #0
 8003a4e:	d0df      	beq.n	8003a10 <HAL_I2C_Mem_Read+0xe4>
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1dd      	bne.n	8003a10 <HAL_I2C_Mem_Read+0xe4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a54:	9600      	str	r6, [sp, #0]
 8003a56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003a58:	2200      	movs	r2, #0
 8003a5a:	2180      	movs	r1, #128	@ 0x80
 8003a5c:	0020      	movs	r0, r4
 8003a5e:	f7ff fd3e 	bl	80034de <I2C_WaitOnFlagUntilTimeout>
 8003a62:	2800      	cmp	r0, #0
 8003a64:	d12d      	bne.n	8003ac2 <HAL_I2C_Mem_Read+0x196>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a66:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2bff      	cmp	r3, #255	@ 0xff
 8003a6c:	d9c4      	bls.n	80039f8 <HAL_I2C_Mem_Read+0xcc>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a6e:	23ff      	movs	r3, #255	@ 0xff
 8003a70:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003a72:	3b7f      	subs	r3, #127	@ 0x7f
 8003a74:	2200      	movs	r2, #0
 8003a76:	9200      	str	r2, [sp, #0]
 8003a78:	045b      	lsls	r3, r3, #17
 8003a7a:	32ff      	adds	r2, #255	@ 0xff
 8003a7c:	9903      	ldr	r1, [sp, #12]
 8003a7e:	0020      	movs	r0, r4
 8003a80:	f7ff fc5a 	bl	8003338 <I2C_TransferConfig>
 8003a84:	e7c4      	b.n	8003a10 <HAL_I2C_Mem_Read+0xe4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a86:	0032      	movs	r2, r6
 8003a88:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003a8a:	0020      	movs	r0, r4
 8003a8c:	f7ff fde2 	bl	8003654 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003a90:	2800      	cmp	r0, #0
 8003a92:	d118      	bne.n	8003ac6 <HAL_I2C_Mem_Read+0x19a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a94:	6823      	ldr	r3, [r4, #0]
 8003a96:	2220      	movs	r2, #32
 8003a98:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003a9a:	6821      	ldr	r1, [r4, #0]
 8003a9c:	684b      	ldr	r3, [r1, #4]
 8003a9e:	4d0c      	ldr	r5, [pc, #48]	@ (8003ad0 <HAL_I2C_Mem_Read+0x1a4>)
 8003aa0:	402b      	ands	r3, r5
 8003aa2:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003aa4:	2341      	movs	r3, #65	@ 0x41
 8003aa6:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	3222      	adds	r2, #34	@ 0x22
 8003aac:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8003aae:	3a02      	subs	r2, #2
 8003ab0:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 8003ab2:	e000      	b.n	8003ab6 <HAL_I2C_Mem_Read+0x18a>
    return HAL_BUSY;
 8003ab4:	2002      	movs	r0, #2
}
 8003ab6:	b007      	add	sp, #28
 8003ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003aba:	2002      	movs	r0, #2
 8003abc:	e7fb      	b.n	8003ab6 <HAL_I2C_Mem_Read+0x18a>
        return HAL_ERROR;
 8003abe:	2001      	movs	r0, #1
 8003ac0:	e7f9      	b.n	8003ab6 <HAL_I2C_Mem_Read+0x18a>
          return HAL_ERROR;
 8003ac2:	2001      	movs	r0, #1
 8003ac4:	e7f7      	b.n	8003ab6 <HAL_I2C_Mem_Read+0x18a>
      return HAL_ERROR;
 8003ac6:	2001      	movs	r0, #1
 8003ac8:	e7f5      	b.n	8003ab6 <HAL_I2C_Mem_Read+0x18a>
 8003aca:	46c0      	nop			@ (mov r8, r8)
 8003acc:	80002400 	.word	0x80002400
 8003ad0:	fe00e800 	.word	0xfe00e800

08003ad4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ad6:	2341      	movs	r3, #65	@ 0x41
 8003ad8:	5cc3      	ldrb	r3, [r0, r3]
 8003ada:	2b20      	cmp	r3, #32
 8003adc:	d120      	bne.n	8003b20 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ade:	3320      	adds	r3, #32
 8003ae0:	5cc3      	ldrb	r3, [r0, r3]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d01e      	beq.n	8003b24 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8003ae6:	2440      	movs	r4, #64	@ 0x40
 8003ae8:	2201      	movs	r2, #1
 8003aea:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003aec:	2541      	movs	r5, #65	@ 0x41
 8003aee:	2324      	movs	r3, #36	@ 0x24
 8003af0:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003af2:	6806      	ldr	r6, [r0, #0]
 8003af4:	6833      	ldr	r3, [r6, #0]
 8003af6:	4393      	bics	r3, r2
 8003af8:	6033      	str	r3, [r6, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003afa:	6806      	ldr	r6, [r0, #0]
 8003afc:	6833      	ldr	r3, [r6, #0]
 8003afe:	4f0a      	ldr	r7, [pc, #40]	@ (8003b28 <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 8003b00:	403b      	ands	r3, r7
 8003b02:	6033      	str	r3, [r6, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b04:	6806      	ldr	r6, [r0, #0]
 8003b06:	6833      	ldr	r3, [r6, #0]
 8003b08:	430b      	orrs	r3, r1
 8003b0a:	6033      	str	r3, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b0c:	6801      	ldr	r1, [r0, #0]
 8003b0e:	680b      	ldr	r3, [r1, #0]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b14:	2320      	movs	r3, #32
 8003b16:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b18:	2300      	movs	r3, #0
 8003b1a:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8003b1c:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8003b20:	2002      	movs	r0, #2
 8003b22:	e7fc      	b.n	8003b1e <HAL_I2CEx_ConfigAnalogFilter+0x4a>
    __HAL_LOCK(hi2c);
 8003b24:	2002      	movs	r0, #2
 8003b26:	e7fa      	b.n	8003b1e <HAL_I2CEx_ConfigAnalogFilter+0x4a>
 8003b28:	ffffefff 	.word	0xffffefff

08003b2c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b2c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b2e:	2341      	movs	r3, #65	@ 0x41
 8003b30:	5cc3      	ldrb	r3, [r0, r3]
 8003b32:	2b20      	cmp	r3, #32
 8003b34:	d11e      	bne.n	8003b74 <HAL_I2CEx_ConfigDigitalFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b36:	3320      	adds	r3, #32
 8003b38:	5cc3      	ldrb	r3, [r0, r3]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d01c      	beq.n	8003b78 <HAL_I2CEx_ConfigDigitalFilter+0x4c>
 8003b3e:	2440      	movs	r4, #64	@ 0x40
 8003b40:	2201      	movs	r2, #1
 8003b42:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b44:	2541      	movs	r5, #65	@ 0x41
 8003b46:	2324      	movs	r3, #36	@ 0x24
 8003b48:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b4a:	6806      	ldr	r6, [r0, #0]
 8003b4c:	6833      	ldr	r3, [r6, #0]
 8003b4e:	4393      	bics	r3, r2
 8003b50:	6033      	str	r3, [r6, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b52:	6806      	ldr	r6, [r0, #0]
 8003b54:	6833      	ldr	r3, [r6, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b56:	4f09      	ldr	r7, [pc, #36]	@ (8003b7c <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 8003b58:	403b      	ands	r3, r7

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b5a:	0209      	lsls	r1, r1, #8
 8003b5c:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b5e:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b60:	6801      	ldr	r1, [r0, #0]
 8003b62:	680b      	ldr	r3, [r1, #0]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b68:	2320      	movs	r3, #32
 8003b6a:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8003b70:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8003b74:	2002      	movs	r0, #2
 8003b76:	e7fc      	b.n	8003b72 <HAL_I2CEx_ConfigDigitalFilter+0x46>
    __HAL_LOCK(hi2c);
 8003b78:	2002      	movs	r0, #2
 8003b7a:	e7fa      	b.n	8003b72 <HAL_I2CEx_ConfigDigitalFilter+0x46>
 8003b7c:	fffff0ff 	.word	0xfffff0ff

08003b80 <HAL_PWR_EnableWakeUpPin>:
{
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR4_WP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8003b80:	4905      	ldr	r1, [pc, #20]	@ (8003b98 <HAL_PWR_EnableWakeUpPin+0x18>)
 8003b82:	68ca      	ldr	r2, [r1, #12]
 8003b84:	232f      	movs	r3, #47	@ 0x2f
 8003b86:	4003      	ands	r3, r0
 8003b88:	439a      	bics	r2, r3
 8003b8a:	0a00      	lsrs	r0, r0, #8
 8003b8c:	4302      	orrs	r2, r0
 8003b8e:	60ca      	str	r2, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 8003b90:	688a      	ldr	r2, [r1, #8]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	608b      	str	r3, [r1, #8]
}
 8003b96:	4770      	bx	lr
 8003b98:	40007000 	.word	0x40007000

08003b9c <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 8003b9c:	4a06      	ldr	r2, [pc, #24]	@ (8003bb8 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8003b9e:	6813      	ldr	r3, [r2, #0]
 8003ba0:	2107      	movs	r1, #7
 8003ba2:	438b      	bics	r3, r1
 8003ba4:	3904      	subs	r1, #4
 8003ba6:	430b      	orrs	r3, r1
 8003ba8:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003baa:	4a04      	ldr	r2, [pc, #16]	@ (8003bbc <HAL_PWR_EnterSTANDBYMode+0x20>)
 8003bac:	6913      	ldr	r3, [r2, #16]
 8003bae:	3101      	adds	r1, #1
 8003bb0:	430b      	orrs	r3, r1
 8003bb2:	6113      	str	r3, [r2, #16]

  /* Request Wait For Interrupt */
  __WFI();
 8003bb4:	bf30      	wfi
}
 8003bb6:	4770      	bx	lr
 8003bb8:	40007000 	.word	0x40007000
 8003bbc:	e000ed00 	.word	0xe000ed00

08003bc0 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bc0:	b570      	push	{r4, r5, r6, lr}
 8003bc2:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bc4:	d100      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x8>
 8003bc6:	e139      	b.n	8003e3c <HAL_RCC_OscConfig+0x27c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bc8:	6803      	ldr	r3, [r0, #0]
 8003bca:	07db      	lsls	r3, r3, #31
 8003bcc:	d52c      	bpl.n	8003c28 <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bce:	4ba1      	ldr	r3, [pc, #644]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003bd0:	689a      	ldr	r2, [r3, #8]
 8003bd2:	2338      	movs	r3, #56	@ 0x38
 8003bd4:	4013      	ands	r3, r2

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8003bd6:	2b08      	cmp	r3, #8
 8003bd8:	d022      	beq.n	8003c20 <HAL_RCC_OscConfig+0x60>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bda:	6843      	ldr	r3, [r0, #4]
 8003bdc:	2280      	movs	r2, #128	@ 0x80
 8003bde:	0252      	lsls	r2, r2, #9
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d02e      	beq.n	8003c42 <HAL_RCC_OscConfig+0x82>
 8003be4:	22a0      	movs	r2, #160	@ 0xa0
 8003be6:	02d2      	lsls	r2, r2, #11
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d031      	beq.n	8003c50 <HAL_RCC_OscConfig+0x90>
 8003bec:	4b99      	ldr	r3, [pc, #612]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	4999      	ldr	r1, [pc, #612]	@ (8003e58 <HAL_RCC_OscConfig+0x298>)
 8003bf2:	400a      	ands	r2, r1
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	4998      	ldr	r1, [pc, #608]	@ (8003e5c <HAL_RCC_OscConfig+0x29c>)
 8003bfa:	400a      	ands	r2, r1
 8003bfc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bfe:	6863      	ldr	r3, [r4, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d031      	beq.n	8003c68 <HAL_RCC_OscConfig+0xa8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c04:	f7ff fa2a 	bl	800305c <HAL_GetTick>
 8003c08:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c0a:	4b92      	ldr	r3, [pc, #584]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	039b      	lsls	r3, r3, #14
 8003c10:	d40a      	bmi.n	8003c28 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003c12:	f7ff fa23 	bl	800305c <HAL_GetTick>
 8003c16:	1b40      	subs	r0, r0, r5
 8003c18:	2864      	cmp	r0, #100	@ 0x64
 8003c1a:	d9f6      	bls.n	8003c0a <HAL_RCC_OscConfig+0x4a>
          {
            return HAL_TIMEOUT;
 8003c1c:	2003      	movs	r0, #3
 8003c1e:	e10e      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003c20:	6843      	ldr	r3, [r0, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d100      	bne.n	8003c28 <HAL_RCC_OscConfig+0x68>
 8003c26:	e10b      	b.n	8003e40 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c28:	6823      	ldr	r3, [r4, #0]
 8003c2a:	079b      	lsls	r3, r3, #30
 8003c2c:	d547      	bpl.n	8003cbe <HAL_RCC_OscConfig+0xfe>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c2e:	4b89      	ldr	r3, [pc, #548]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	2238      	movs	r2, #56	@ 0x38

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003c34:	421a      	tst	r2, r3
 8003c36:	d161      	bne.n	8003cfc <HAL_RCC_OscConfig+0x13c>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003c38:	68e3      	ldr	r3, [r4, #12]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d122      	bne.n	8003c84 <HAL_RCC_OscConfig+0xc4>
      {
        return HAL_ERROR;
 8003c3e:	2001      	movs	r0, #1
 8003c40:	e0fd      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c42:	4a84      	ldr	r2, [pc, #528]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003c44:	6811      	ldr	r1, [r2, #0]
 8003c46:	2380      	movs	r3, #128	@ 0x80
 8003c48:	025b      	lsls	r3, r3, #9
 8003c4a:	430b      	orrs	r3, r1
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	e7d6      	b.n	8003bfe <HAL_RCC_OscConfig+0x3e>
 8003c50:	4b80      	ldr	r3, [pc, #512]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003c52:	6819      	ldr	r1, [r3, #0]
 8003c54:	2280      	movs	r2, #128	@ 0x80
 8003c56:	02d2      	lsls	r2, r2, #11
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	6819      	ldr	r1, [r3, #0]
 8003c5e:	2280      	movs	r2, #128	@ 0x80
 8003c60:	0252      	lsls	r2, r2, #9
 8003c62:	430a      	orrs	r2, r1
 8003c64:	601a      	str	r2, [r3, #0]
 8003c66:	e7ca      	b.n	8003bfe <HAL_RCC_OscConfig+0x3e>
        tickstart = HAL_GetTick();
 8003c68:	f7ff f9f8 	bl	800305c <HAL_GetTick>
 8003c6c:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c6e:	4b79      	ldr	r3, [pc, #484]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	039b      	lsls	r3, r3, #14
 8003c74:	d5d8      	bpl.n	8003c28 <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003c76:	f7ff f9f1 	bl	800305c <HAL_GetTick>
 8003c7a:	1b40      	subs	r0, r0, r5
 8003c7c:	2864      	cmp	r0, #100	@ 0x64
 8003c7e:	d9f6      	bls.n	8003c6e <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
 8003c80:	2003      	movs	r0, #3
 8003c82:	e0dc      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c84:	4b73      	ldr	r3, [pc, #460]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003c86:	685a      	ldr	r2, [r3, #4]
 8003c88:	4975      	ldr	r1, [pc, #468]	@ (8003e60 <HAL_RCC_OscConfig+0x2a0>)
 8003c8a:	400a      	ands	r2, r1
 8003c8c:	6961      	ldr	r1, [r4, #20]
 8003c8e:	0209      	lsls	r1, r1, #8
 8003c90:	430a      	orrs	r2, r1
 8003c92:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	4973      	ldr	r1, [pc, #460]	@ (8003e64 <HAL_RCC_OscConfig+0x2a4>)
 8003c98:	400a      	ands	r2, r1
 8003c9a:	6921      	ldr	r1, [r4, #16]
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	0adb      	lsrs	r3, r3, #11
 8003ca4:	2207      	movs	r2, #7
 8003ca6:	401a      	ands	r2, r3
 8003ca8:	4b6f      	ldr	r3, [pc, #444]	@ (8003e68 <HAL_RCC_OscConfig+0x2a8>)
 8003caa:	40d3      	lsrs	r3, r2
 8003cac:	4a6f      	ldr	r2, [pc, #444]	@ (8003e6c <HAL_RCC_OscConfig+0x2ac>)
 8003cae:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003cb0:	4b6f      	ldr	r3, [pc, #444]	@ (8003e70 <HAL_RCC_OscConfig+0x2b0>)
 8003cb2:	6818      	ldr	r0, [r3, #0]
 8003cb4:	f7ff f98e 	bl	8002fd4 <HAL_InitTick>
 8003cb8:	2800      	cmp	r0, #0
 8003cba:	d000      	beq.n	8003cbe <HAL_RCC_OscConfig+0xfe>
 8003cbc:	e0c2      	b.n	8003e44 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cbe:	6823      	ldr	r3, [r4, #0]
 8003cc0:	071b      	lsls	r3, r3, #28
 8003cc2:	d557      	bpl.n	8003d74 <HAL_RCC_OscConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003cc4:	4b63      	ldr	r3, [pc, #396]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003cc6:	689a      	ldr	r2, [r3, #8]
 8003cc8:	2338      	movs	r3, #56	@ 0x38
 8003cca:	4013      	ands	r3, r2
 8003ccc:	2b18      	cmp	r3, #24
 8003cce:	d04e      	beq.n	8003d6e <HAL_RCC_OscConfig+0x1ae>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003cd0:	69a3      	ldr	r3, [r4, #24]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d077      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x206>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003cd6:	4a5f      	ldr	r2, [pc, #380]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003cd8:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8003cda:	2101      	movs	r1, #1
 8003cdc:	430b      	orrs	r3, r1
 8003cde:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce0:	f7ff f9bc 	bl	800305c <HAL_GetTick>
 8003ce4:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003ce6:	4b5b      	ldr	r3, [pc, #364]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cea:	079b      	lsls	r3, r3, #30
 8003cec:	d442      	bmi.n	8003d74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003cee:	f7ff f9b5 	bl	800305c <HAL_GetTick>
 8003cf2:	1b40      	subs	r0, r0, r5
 8003cf4:	2802      	cmp	r0, #2
 8003cf6:	d9f6      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 8003cf8:	2003      	movs	r0, #3
 8003cfa:	e0a0      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cfc:	68e3      	ldr	r3, [r4, #12]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d022      	beq.n	8003d48 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003d02:	4a54      	ldr	r2, [pc, #336]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003d04:	6813      	ldr	r3, [r2, #0]
 8003d06:	4957      	ldr	r1, [pc, #348]	@ (8003e64 <HAL_RCC_OscConfig+0x2a4>)
 8003d08:	400b      	ands	r3, r1
 8003d0a:	6921      	ldr	r1, [r4, #16]
 8003d0c:	430b      	orrs	r3, r1
 8003d0e:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 8003d10:	6811      	ldr	r1, [r2, #0]
 8003d12:	2380      	movs	r3, #128	@ 0x80
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	430b      	orrs	r3, r1
 8003d18:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003d1a:	f7ff f99f 	bl	800305c <HAL_GetTick>
 8003d1e:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d20:	4b4c      	ldr	r3, [pc, #304]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	055b      	lsls	r3, r3, #21
 8003d26:	d406      	bmi.n	8003d36 <HAL_RCC_OscConfig+0x176>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003d28:	f7ff f998 	bl	800305c <HAL_GetTick>
 8003d2c:	1b40      	subs	r0, r0, r5
 8003d2e:	2802      	cmp	r0, #2
 8003d30:	d9f6      	bls.n	8003d20 <HAL_RCC_OscConfig+0x160>
            return HAL_TIMEOUT;
 8003d32:	2003      	movs	r0, #3
 8003d34:	e083      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d36:	4947      	ldr	r1, [pc, #284]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003d38:	684b      	ldr	r3, [r1, #4]
 8003d3a:	4a49      	ldr	r2, [pc, #292]	@ (8003e60 <HAL_RCC_OscConfig+0x2a0>)
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	6962      	ldr	r2, [r4, #20]
 8003d40:	0212      	lsls	r2, r2, #8
 8003d42:	4313      	orrs	r3, r2
 8003d44:	604b      	str	r3, [r1, #4]
 8003d46:	e7ba      	b.n	8003cbe <HAL_RCC_OscConfig+0xfe>
        __HAL_RCC_HSI_DISABLE();
 8003d48:	4a42      	ldr	r2, [pc, #264]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003d4a:	6813      	ldr	r3, [r2, #0]
 8003d4c:	4949      	ldr	r1, [pc, #292]	@ (8003e74 <HAL_RCC_OscConfig+0x2b4>)
 8003d4e:	400b      	ands	r3, r1
 8003d50:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003d52:	f7ff f983 	bl	800305c <HAL_GetTick>
 8003d56:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d58:	4b3e      	ldr	r3, [pc, #248]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	055b      	lsls	r3, r3, #21
 8003d5e:	d5ae      	bpl.n	8003cbe <HAL_RCC_OscConfig+0xfe>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003d60:	f7ff f97c 	bl	800305c <HAL_GetTick>
 8003d64:	1b40      	subs	r0, r0, r5
 8003d66:	2802      	cmp	r0, #2
 8003d68:	d9f6      	bls.n	8003d58 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 8003d6a:	2003      	movs	r0, #3
 8003d6c:	e067      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003d6e:	69a3      	ldr	r3, [r4, #24]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d069      	beq.n	8003e48 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d74:	6823      	ldr	r3, [r4, #0]
 8003d76:	075b      	lsls	r3, r3, #29
 8003d78:	d568      	bpl.n	8003e4c <HAL_RCC_OscConfig+0x28c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003d7a:	4b36      	ldr	r3, [pc, #216]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003d7c:	689a      	ldr	r2, [r3, #8]
 8003d7e:	2338      	movs	r3, #56	@ 0x38
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b20      	cmp	r3, #32
 8003d84:	d032      	beq.n	8003dec <HAL_RCC_OscConfig+0x22c>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d86:	68a3      	ldr	r3, [r4, #8]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d034      	beq.n	8003df6 <HAL_RCC_OscConfig+0x236>
 8003d8c:	2b05      	cmp	r3, #5
 8003d8e:	d038      	beq.n	8003e02 <HAL_RCC_OscConfig+0x242>
 8003d90:	4b30      	ldr	r3, [pc, #192]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003d92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003d94:	2101      	movs	r1, #1
 8003d96:	438a      	bics	r2, r1
 8003d98:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003d9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003d9c:	3103      	adds	r1, #3
 8003d9e:	438a      	bics	r2, r1
 8003da0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003da2:	68a3      	ldr	r3, [r4, #8]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d038      	beq.n	8003e1a <HAL_RCC_OscConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da8:	f7ff f958 	bl	800305c <HAL_GetTick>
 8003dac:	0004      	movs	r4, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003dae:	4b29      	ldr	r3, [pc, #164]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003db2:	079b      	lsls	r3, r3, #30
 8003db4:	d42f      	bmi.n	8003e16 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003db6:	f7ff f951 	bl	800305c <HAL_GetTick>
 8003dba:	1b00      	subs	r0, r0, r4
 8003dbc:	4b2e      	ldr	r3, [pc, #184]	@ (8003e78 <HAL_RCC_OscConfig+0x2b8>)
 8003dbe:	4298      	cmp	r0, r3
 8003dc0:	d9f5      	bls.n	8003dae <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003dc2:	2003      	movs	r0, #3
 8003dc4:	e03b      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_LSI_DISABLE();
 8003dc6:	4a23      	ldr	r2, [pc, #140]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003dc8:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8003dca:	2101      	movs	r1, #1
 8003dcc:	438b      	bics	r3, r1
 8003dce:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003dd0:	f7ff f944 	bl	800305c <HAL_GetTick>
 8003dd4:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dda:	079b      	lsls	r3, r3, #30
 8003ddc:	d5ca      	bpl.n	8003d74 <HAL_RCC_OscConfig+0x1b4>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003dde:	f7ff f93d 	bl	800305c <HAL_GetTick>
 8003de2:	1b40      	subs	r0, r0, r5
 8003de4:	2802      	cmp	r0, #2
 8003de6:	d9f6      	bls.n	8003dd6 <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8003de8:	2003      	movs	r0, #3
 8003dea:	e028      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003dec:	68a3      	ldr	r3, [r4, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d02e      	beq.n	8003e50 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8003df2:	2000      	movs	r0, #0
 8003df4:	e023      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003df6:	4a17      	ldr	r2, [pc, #92]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003df8:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	430b      	orrs	r3, r1
 8003dfe:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003e00:	e7cf      	b.n	8003da2 <HAL_RCC_OscConfig+0x1e2>
 8003e02:	4b14      	ldr	r3, [pc, #80]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003e04:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e06:	2104      	movs	r1, #4
 8003e08:	430a      	orrs	r2, r1
 8003e0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e0e:	3903      	subs	r1, #3
 8003e10:	430a      	orrs	r2, r1
 8003e12:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e14:	e7c5      	b.n	8003da2 <HAL_RCC_OscConfig+0x1e2>
  return HAL_OK;
 8003e16:	2000      	movs	r0, #0
 8003e18:	e011      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8003e1a:	f7ff f91f 	bl	800305c <HAL_GetTick>
 8003e1e:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003e20:	4b0c      	ldr	r3, [pc, #48]	@ (8003e54 <HAL_RCC_OscConfig+0x294>)
 8003e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e24:	079b      	lsls	r3, r3, #30
 8003e26:	d507      	bpl.n	8003e38 <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e28:	f7ff f918 	bl	800305c <HAL_GetTick>
 8003e2c:	1b00      	subs	r0, r0, r4
 8003e2e:	4b12      	ldr	r3, [pc, #72]	@ (8003e78 <HAL_RCC_OscConfig+0x2b8>)
 8003e30:	4298      	cmp	r0, r3
 8003e32:	d9f5      	bls.n	8003e20 <HAL_RCC_OscConfig+0x260>
            return HAL_TIMEOUT;
 8003e34:	2003      	movs	r0, #3
 8003e36:	e002      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 8003e38:	2000      	movs	r0, #0
 8003e3a:	e000      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
    return HAL_ERROR;
 8003e3c:	2001      	movs	r0, #1
}
 8003e3e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8003e40:	2001      	movs	r0, #1
 8003e42:	e7fc      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
          return HAL_ERROR;
 8003e44:	2001      	movs	r0, #1
 8003e46:	e7fa      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 8003e48:	2001      	movs	r0, #1
 8003e4a:	e7f8      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 8003e4c:	2000      	movs	r0, #0
 8003e4e:	e7f6      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 8003e50:	2001      	movs	r0, #1
 8003e52:	e7f4      	b.n	8003e3e <HAL_RCC_OscConfig+0x27e>
 8003e54:	40021000 	.word	0x40021000
 8003e58:	fffeffff 	.word	0xfffeffff
 8003e5c:	fffbffff 	.word	0xfffbffff
 8003e60:	ffff80ff 	.word	0xffff80ff
 8003e64:	ffffc7ff 	.word	0xffffc7ff
 8003e68:	02dc6c00 	.word	0x02dc6c00
 8003e6c:	20000000 	.word	0x20000000
 8003e70:	20000008 	.word	0x20000008
 8003e74:	fffffeff 	.word	0xfffffeff
 8003e78:	00001388 	.word	0x00001388

08003e7c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003e7c:	4b14      	ldr	r3, [pc, #80]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x54>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2238      	movs	r2, #56	@ 0x38
 8003e82:	421a      	tst	r2, r3
 8003e84:	d107      	bne.n	8003e96 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003e86:	4b12      	ldr	r3, [pc, #72]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x54>)
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	0ad2      	lsrs	r2, r2, #11
 8003e8c:	2307      	movs	r3, #7
 8003e8e:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003e90:	4810      	ldr	r0, [pc, #64]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x58>)
 8003e92:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8003e94:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e96:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x54>)
 8003e98:	689a      	ldr	r2, [r3, #8]
 8003e9a:	2338      	movs	r3, #56	@ 0x38
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d010      	beq.n	8003ec4 <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x54>)
 8003ea4:	689a      	ldr	r2, [r3, #8]
 8003ea6:	2338      	movs	r3, #56	@ 0x38
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	2b20      	cmp	r3, #32
 8003eac:	d00c      	beq.n	8003ec8 <HAL_RCC_GetSysClockFreq+0x4c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003eae:	4b08      	ldr	r3, [pc, #32]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x54>)
 8003eb0:	689a      	ldr	r2, [r3, #8]
 8003eb2:	2338      	movs	r3, #56	@ 0x38
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	2b18      	cmp	r3, #24
 8003eb8:	d001      	beq.n	8003ebe <HAL_RCC_GetSysClockFreq+0x42>
    sysclockfreq = 0U;
 8003eba:	2000      	movs	r0, #0
  return sysclockfreq;
 8003ebc:	e7ea      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 8003ebe:	20fa      	movs	r0, #250	@ 0xfa
 8003ec0:	01c0      	lsls	r0, r0, #7
 8003ec2:	e7e7      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8003ec4:	4804      	ldr	r0, [pc, #16]	@ (8003ed8 <HAL_RCC_GetSysClockFreq+0x5c>)
 8003ec6:	e7e5      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8003ec8:	2080      	movs	r0, #128	@ 0x80
 8003eca:	0200      	lsls	r0, r0, #8
 8003ecc:	e7e2      	b.n	8003e94 <HAL_RCC_GetSysClockFreq+0x18>
 8003ece:	46c0      	nop			@ (mov r8, r8)
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	02dc6c00 	.word	0x02dc6c00
 8003ed8:	007a1200 	.word	0x007a1200

08003edc <HAL_RCC_ClockConfig>:
{
 8003edc:	b570      	push	{r4, r5, r6, lr}
 8003ede:	0004      	movs	r4, r0
 8003ee0:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8003ee2:	2800      	cmp	r0, #0
 8003ee4:	d100      	bne.n	8003ee8 <HAL_RCC_ClockConfig+0xc>
 8003ee6:	e0a4      	b.n	8004032 <HAL_RCC_ClockConfig+0x156>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ee8:	4b54      	ldr	r3, [pc, #336]	@ (800403c <HAL_RCC_ClockConfig+0x160>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	2307      	movs	r3, #7
 8003eee:	4013      	ands	r3, r2
 8003ef0:	428b      	cmp	r3, r1
 8003ef2:	d321      	bcc.n	8003f38 <HAL_RCC_ClockConfig+0x5c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ef4:	6823      	ldr	r3, [r4, #0]
 8003ef6:	079a      	lsls	r2, r3, #30
 8003ef8:	d510      	bpl.n	8003f1c <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003efa:	075b      	lsls	r3, r3, #29
 8003efc:	d507      	bpl.n	8003f0e <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003efe:	4950      	ldr	r1, [pc, #320]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003f00:	688a      	ldr	r2, [r1, #8]
 8003f02:	4b50      	ldr	r3, [pc, #320]	@ (8004044 <HAL_RCC_ClockConfig+0x168>)
 8003f04:	401a      	ands	r2, r3
 8003f06:	23b0      	movs	r3, #176	@ 0xb0
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f0e:	4a4c      	ldr	r2, [pc, #304]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003f10:	6893      	ldr	r3, [r2, #8]
 8003f12:	494d      	ldr	r1, [pc, #308]	@ (8004048 <HAL_RCC_ClockConfig+0x16c>)
 8003f14:	400b      	ands	r3, r1
 8003f16:	68e1      	ldr	r1, [r4, #12]
 8003f18:	430b      	orrs	r3, r1
 8003f1a:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f1c:	6823      	ldr	r3, [r4, #0]
 8003f1e:	07db      	lsls	r3, r3, #31
 8003f20:	d54c      	bpl.n	8003fbc <HAL_RCC_ClockConfig+0xe0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f22:	6863      	ldr	r3, [r4, #4]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d01e      	beq.n	8003f66 <HAL_RCC_ClockConfig+0x8a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d139      	bne.n	8003fa0 <HAL_RCC_ClockConfig+0xc4>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f2c:	4a44      	ldr	r2, [pc, #272]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003f2e:	6812      	ldr	r2, [r2, #0]
 8003f30:	0552      	lsls	r2, r2, #21
 8003f32:	d41c      	bmi.n	8003f6e <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8003f34:	2001      	movs	r0, #1
 8003f36:	e064      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f38:	4a40      	ldr	r2, [pc, #256]	@ (800403c <HAL_RCC_ClockConfig+0x160>)
 8003f3a:	6813      	ldr	r3, [r2, #0]
 8003f3c:	2107      	movs	r1, #7
 8003f3e:	438b      	bics	r3, r1
 8003f40:	432b      	orrs	r3, r5
 8003f42:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003f44:	f7ff f88a 	bl	800305c <HAL_GetTick>
 8003f48:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f4a:	4b3c      	ldr	r3, [pc, #240]	@ (800403c <HAL_RCC_ClockConfig+0x160>)
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	2307      	movs	r3, #7
 8003f50:	4013      	ands	r3, r2
 8003f52:	42ab      	cmp	r3, r5
 8003f54:	d0ce      	beq.n	8003ef4 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003f56:	f7ff f881 	bl	800305c <HAL_GetTick>
 8003f5a:	1b80      	subs	r0, r0, r6
 8003f5c:	4a3b      	ldr	r2, [pc, #236]	@ (800404c <HAL_RCC_ClockConfig+0x170>)
 8003f5e:	4290      	cmp	r0, r2
 8003f60:	d9f3      	bls.n	8003f4a <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8003f62:	2003      	movs	r0, #3
 8003f64:	e04d      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f66:	4a36      	ldr	r2, [pc, #216]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003f68:	6812      	ldr	r2, [r2, #0]
 8003f6a:	0392      	lsls	r2, r2, #14
 8003f6c:	d563      	bpl.n	8004036 <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f6e:	4934      	ldr	r1, [pc, #208]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003f70:	688a      	ldr	r2, [r1, #8]
 8003f72:	2007      	movs	r0, #7
 8003f74:	4382      	bics	r2, r0
 8003f76:	4313      	orrs	r3, r2
 8003f78:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003f7a:	f7ff f86f 	bl	800305c <HAL_GetTick>
 8003f7e:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f80:	4b2f      	ldr	r3, [pc, #188]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	2238      	movs	r2, #56	@ 0x38
 8003f86:	401a      	ands	r2, r3
 8003f88:	6863      	ldr	r3, [r4, #4]
 8003f8a:	00db      	lsls	r3, r3, #3
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d015      	beq.n	8003fbc <HAL_RCC_ClockConfig+0xe0>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003f90:	f7ff f864 	bl	800305c <HAL_GetTick>
 8003f94:	1b80      	subs	r0, r0, r6
 8003f96:	4b2d      	ldr	r3, [pc, #180]	@ (800404c <HAL_RCC_ClockConfig+0x170>)
 8003f98:	4298      	cmp	r0, r3
 8003f9a:	d9f1      	bls.n	8003f80 <HAL_RCC_ClockConfig+0xa4>
        return HAL_TIMEOUT;
 8003f9c:	2003      	movs	r0, #3
 8003f9e:	e030      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003fa0:	2b03      	cmp	r3, #3
 8003fa2:	d005      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0xd4>
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003fa4:	4a26      	ldr	r2, [pc, #152]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003fa6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003fa8:	0792      	lsls	r2, r2, #30
 8003faa:	d4e0      	bmi.n	8003f6e <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8003fac:	2001      	movs	r0, #1
 8003fae:	e028      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003fb0:	4a23      	ldr	r2, [pc, #140]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003fb2:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8003fb4:	0792      	lsls	r2, r2, #30
 8003fb6:	d4da      	bmi.n	8003f6e <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8003fb8:	2001      	movs	r0, #1
 8003fba:	e022      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fbc:	4b1f      	ldr	r3, [pc, #124]	@ (800403c <HAL_RCC_ClockConfig+0x160>)
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	2307      	movs	r3, #7
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	42ab      	cmp	r3, r5
 8003fc6:	d81d      	bhi.n	8004004 <HAL_RCC_ClockConfig+0x128>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc8:	6823      	ldr	r3, [r4, #0]
 8003fca:	075b      	lsls	r3, r3, #29
 8003fcc:	d506      	bpl.n	8003fdc <HAL_RCC_ClockConfig+0x100>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003fce:	4a1c      	ldr	r2, [pc, #112]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003fd0:	6893      	ldr	r3, [r2, #8]
 8003fd2:	491f      	ldr	r1, [pc, #124]	@ (8004050 <HAL_RCC_ClockConfig+0x174>)
 8003fd4:	400b      	ands	r3, r1
 8003fd6:	6921      	ldr	r1, [r4, #16]
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003fdc:	f7ff ff4e 	bl	8003e7c <HAL_RCC_GetSysClockFreq>
 8003fe0:	4b17      	ldr	r3, [pc, #92]	@ (8004040 <HAL_RCC_ClockConfig+0x164>)
 8003fe2:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003fe4:	0a12      	lsrs	r2, r2, #8
 8003fe6:	230f      	movs	r3, #15
 8003fe8:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003fea:	4a1a      	ldr	r2, [pc, #104]	@ (8004054 <HAL_RCC_ClockConfig+0x178>)
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003ff0:	231f      	movs	r3, #31
 8003ff2:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003ff4:	40d8      	lsrs	r0, r3
 8003ff6:	4b18      	ldr	r3, [pc, #96]	@ (8004058 <HAL_RCC_ClockConfig+0x17c>)
 8003ff8:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8003ffa:	4b18      	ldr	r3, [pc, #96]	@ (800405c <HAL_RCC_ClockConfig+0x180>)
 8003ffc:	6818      	ldr	r0, [r3, #0]
 8003ffe:	f7fe ffe9 	bl	8002fd4 <HAL_InitTick>
}
 8004002:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004004:	4a0d      	ldr	r2, [pc, #52]	@ (800403c <HAL_RCC_ClockConfig+0x160>)
 8004006:	6813      	ldr	r3, [r2, #0]
 8004008:	2107      	movs	r1, #7
 800400a:	438b      	bics	r3, r1
 800400c:	432b      	orrs	r3, r5
 800400e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004010:	f7ff f824 	bl	800305c <HAL_GetTick>
 8004014:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004016:	4b09      	ldr	r3, [pc, #36]	@ (800403c <HAL_RCC_ClockConfig+0x160>)
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	2307      	movs	r3, #7
 800401c:	4013      	ands	r3, r2
 800401e:	42ab      	cmp	r3, r5
 8004020:	d0d2      	beq.n	8003fc8 <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004022:	f7ff f81b 	bl	800305c <HAL_GetTick>
 8004026:	1b80      	subs	r0, r0, r6
 8004028:	4b08      	ldr	r3, [pc, #32]	@ (800404c <HAL_RCC_ClockConfig+0x170>)
 800402a:	4298      	cmp	r0, r3
 800402c:	d9f3      	bls.n	8004016 <HAL_RCC_ClockConfig+0x13a>
        return HAL_TIMEOUT;
 800402e:	2003      	movs	r0, #3
 8004030:	e7e7      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
    return HAL_ERROR;
 8004032:	2001      	movs	r0, #1
 8004034:	e7e5      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
        return HAL_ERROR;
 8004036:	2001      	movs	r0, #1
 8004038:	e7e3      	b.n	8004002 <HAL_RCC_ClockConfig+0x126>
 800403a:	46c0      	nop			@ (mov r8, r8)
 800403c:	40022000 	.word	0x40022000
 8004040:	40021000 	.word	0x40021000
 8004044:	ffff84ff 	.word	0xffff84ff
 8004048:	fffff0ff 	.word	0xfffff0ff
 800404c:	00001388 	.word	0x00001388
 8004050:	ffff8fff 	.word	0xffff8fff
 8004054:	08005774 	.word	0x08005774
 8004058:	20000000 	.word	0x20000000
 800405c:	20000008 	.word	0x20000008

08004060 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004060:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8004062:	f7ff ff0b 	bl	8003e7c <HAL_RCC_GetSysClockFreq>
 8004066:	4b07      	ldr	r3, [pc, #28]	@ (8004084 <HAL_RCC_GetHCLKFreq+0x24>)
 8004068:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800406a:	0a12      	lsrs	r2, r2, #8
 800406c:	230f      	movs	r3, #15
 800406e:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8004070:	4a05      	ldr	r2, [pc, #20]	@ (8004088 <HAL_RCC_GetHCLKFreq+0x28>)
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004076:	231f      	movs	r3, #31
 8004078:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800407a:	40d8      	lsrs	r0, r3
 800407c:	4b03      	ldr	r3, [pc, #12]	@ (800408c <HAL_RCC_GetHCLKFreq+0x2c>)
 800407e:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8004080:	bd10      	pop	{r4, pc}
 8004082:	46c0      	nop			@ (mov r8, r8)
 8004084:	40021000 	.word	0x40021000
 8004088:	08005774 	.word	0x08005774
 800408c:	20000000 	.word	0x20000000

08004090 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004090:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8004092:	f7ff ffe5 	bl	8004060 <HAL_RCC_GetHCLKFreq>
 8004096:	4b06      	ldr	r3, [pc, #24]	@ (80040b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004098:	689a      	ldr	r2, [r3, #8]
 800409a:	0b12      	lsrs	r2, r2, #12
 800409c:	2307      	movs	r3, #7
 800409e:	4013      	ands	r3, r2
 80040a0:	4a04      	ldr	r2, [pc, #16]	@ (80040b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	589a      	ldr	r2, [r3, r2]
 80040a6:	231f      	movs	r3, #31
 80040a8:	4013      	ands	r3, r2
 80040aa:	40d8      	lsrs	r0, r3
}
 80040ac:	bd10      	pop	{r4, pc}
 80040ae:	46c0      	nop			@ (mov r8, r8)
 80040b0:	40021000 	.word	0x40021000
 80040b4:	08005754 	.word	0x08005754

080040b8 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040b8:	b570      	push	{r4, r5, r6, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040be:	6803      	ldr	r3, [r0, #0]
 80040c0:	065b      	lsls	r3, r3, #25
 80040c2:	d550      	bpl.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0xae>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040c4:	4b42      	ldr	r3, [pc, #264]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80040c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	d435      	bmi.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040cc:	4b40      	ldr	r3, [pc, #256]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80040ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040d0:	2180      	movs	r1, #128	@ 0x80
 80040d2:	0549      	lsls	r1, r1, #21
 80040d4:	430a      	orrs	r2, r1
 80040d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80040d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040da:	400b      	ands	r3, r1
 80040dc:	9301      	str	r3, [sp, #4]
 80040de:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80040e0:	2501      	movs	r5, #1
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80040e2:	4b3b      	ldr	r3, [pc, #236]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80040e4:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80040e6:	22c0      	movs	r2, #192	@ 0xc0
 80040e8:	0092      	lsls	r2, r2, #2
 80040ea:	000b      	movs	r3, r1
 80040ec:	4013      	ands	r3, r2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040ee:	4211      	tst	r1, r2
 80040f0:	d035      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xa6>
 80040f2:	69a2      	ldr	r2, [r4, #24]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d00d      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80040f8:	4a35      	ldr	r2, [pc, #212]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80040fa:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80040fc:	4935      	ldr	r1, [pc, #212]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 80040fe:	400b      	ands	r3, r1
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004100:	6dd0      	ldr	r0, [r2, #92]	@ 0x5c
 8004102:	2180      	movs	r1, #128	@ 0x80
 8004104:	0249      	lsls	r1, r1, #9
 8004106:	4301      	orrs	r1, r0
 8004108:	65d1      	str	r1, [r2, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800410a:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 800410c:	4832      	ldr	r0, [pc, #200]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x120>)
 800410e:	4001      	ands	r1, r0
 8004110:	65d1      	str	r1, [r2, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8004112:	65d3      	str	r3, [r2, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8004114:	07db      	lsls	r3, r3, #31
 8004116:	d411      	bmi.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x84>
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004118:	4a2d      	ldr	r2, [pc, #180]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800411a:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 800411c:	492d      	ldr	r1, [pc, #180]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 800411e:	400b      	ands	r3, r1
 8004120:	69a1      	ldr	r1, [r4, #24]
 8004122:	430b      	orrs	r3, r1
 8004124:	65d3      	str	r3, [r2, #92]	@ 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004126:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004128:	2d01      	cmp	r5, #1
 800412a:	d11d      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800412c:	4a28      	ldr	r2, [pc, #160]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800412e:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8004130:	492a      	ldr	r1, [pc, #168]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8004132:	400b      	ands	r3, r1
 8004134:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8004136:	e017      	b.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    FlagStatus       pwrclkchanged = RESET;
 8004138:	2500      	movs	r5, #0
 800413a:	e7d2      	b.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      tickstart = HAL_GetTick();
 800413c:	f7fe ff8e 	bl	800305c <HAL_GetTick>
 8004140:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004142:	4b23      	ldr	r3, [pc, #140]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8004144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004146:	079b      	lsls	r3, r3, #30
 8004148:	d407      	bmi.n	800415a <HAL_RCCEx_PeriphCLKConfig+0xa2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800414a:	f7fe ff87 	bl	800305c <HAL_GetTick>
 800414e:	1b80      	subs	r0, r0, r6
 8004150:	4b23      	ldr	r3, [pc, #140]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8004152:	4298      	cmp	r0, r3
 8004154:	d9f5      	bls.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x8a>
          ret = HAL_TIMEOUT;
 8004156:	2003      	movs	r0, #3
 8004158:	e002      	b.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800415a:	2000      	movs	r0, #0
 800415c:	e000      	b.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xa8>
 800415e:	2000      	movs	r0, #0
    if (ret == HAL_OK)
 8004160:	2800      	cmp	r0, #0
 8004162:	d1e1      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8004164:	e7d8      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x60>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004166:	2000      	movs	r0, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004168:	6823      	ldr	r3, [r4, #0]
 800416a:	07db      	lsls	r3, r3, #31
 800416c:	d506      	bpl.n	800417c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800416e:	4a18      	ldr	r2, [pc, #96]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8004170:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004172:	2103      	movs	r1, #3
 8004174:	438b      	bics	r3, r1
 8004176:	68a1      	ldr	r1, [r4, #8]
 8004178:	430b      	orrs	r3, r1
 800417a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800417c:	6823      	ldr	r3, [r4, #0]
 800417e:	079b      	lsls	r3, r3, #30
 8004180:	d506      	bpl.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004182:	4a13      	ldr	r2, [pc, #76]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8004184:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004186:	4917      	ldr	r1, [pc, #92]	@ (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8004188:	400b      	ands	r3, r1
 800418a:	68e1      	ldr	r1, [r4, #12]
 800418c:	430b      	orrs	r3, r1
 800418e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004190:	6823      	ldr	r3, [r4, #0]
 8004192:	069b      	lsls	r3, r3, #26
 8004194:	d506      	bpl.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004196:	4a0e      	ldr	r2, [pc, #56]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8004198:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	089b      	lsrs	r3, r3, #2
 800419e:	6961      	ldr	r1, [r4, #20]
 80041a0:	430b      	orrs	r3, r1
 80041a2:	6553      	str	r3, [r2, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	075b      	lsls	r3, r3, #29
 80041a8:	d506      	bpl.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80041aa:	4a09      	ldr	r2, [pc, #36]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80041ac:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80041ae:	490e      	ldr	r1, [pc, #56]	@ (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041b0:	400b      	ands	r3, r1
 80041b2:	6921      	ldr	r1, [r4, #16]
 80041b4:	430b      	orrs	r3, r1
 80041b6:	6553      	str	r3, [r2, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80041b8:	6823      	ldr	r3, [r4, #0]
 80041ba:	061b      	lsls	r3, r3, #24
 80041bc:	d506      	bpl.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80041be:	4a04      	ldr	r2, [pc, #16]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80041c0:	6813      	ldr	r3, [r2, #0]
 80041c2:	21e0      	movs	r1, #224	@ 0xe0
 80041c4:	438b      	bics	r3, r1
 80041c6:	6861      	ldr	r1, [r4, #4]
 80041c8:	430b      	orrs	r3, r1
 80041ca:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 80041cc:	b002      	add	sp, #8
 80041ce:	bd70      	pop	{r4, r5, r6, pc}
 80041d0:	40021000 	.word	0x40021000
 80041d4:	fffffcff 	.word	0xfffffcff
 80041d8:	fffeffff 	.word	0xfffeffff
 80041dc:	efffffff 	.word	0xefffffff
 80041e0:	00001388 	.word	0x00001388
 80041e4:	ffffcfff 	.word	0xffffcfff
 80041e8:	ffff3fff 	.word	0xffff3fff

080041ec <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041ec:	4770      	bx	lr

080041ee <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041ee:	4770      	bx	lr

080041f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041f0:	4770      	bx	lr

080041f2 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041f2:	4770      	bx	lr

080041f4 <HAL_TIM_IRQHandler>:
{
 80041f4:	b570      	push	{r4, r5, r6, lr}
 80041f6:	0005      	movs	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 80041f8:	6803      	ldr	r3, [r0, #0]
 80041fa:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041fc:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041fe:	07a2      	lsls	r2, r4, #30
 8004200:	d50e      	bpl.n	8004220 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004202:	07b2      	lsls	r2, r6, #30
 8004204:	d50c      	bpl.n	8004220 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004206:	2203      	movs	r2, #3
 8004208:	4252      	negs	r2, r2
 800420a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800420c:	2301      	movs	r3, #1
 800420e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004210:	6803      	ldr	r3, [r0, #0]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	079b      	lsls	r3, r3, #30
 8004216:	d057      	beq.n	80042c8 <HAL_TIM_IRQHandler+0xd4>
          HAL_TIM_IC_CaptureCallback(htim);
 8004218:	f7ff ffe9 	bl	80041ee <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800421c:	2300      	movs	r3, #0
 800421e:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004220:	0763      	lsls	r3, r4, #29
 8004222:	d512      	bpl.n	800424a <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004224:	0773      	lsls	r3, r6, #29
 8004226:	d510      	bpl.n	800424a <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004228:	682b      	ldr	r3, [r5, #0]
 800422a:	2205      	movs	r2, #5
 800422c:	4252      	negs	r2, r2
 800422e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004230:	2302      	movs	r3, #2
 8004232:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004234:	682b      	ldr	r3, [r5, #0]
 8004236:	699a      	ldr	r2, [r3, #24]
 8004238:	23c0      	movs	r3, #192	@ 0xc0
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	421a      	tst	r2, r3
 800423e:	d049      	beq.n	80042d4 <HAL_TIM_IRQHandler+0xe0>
        HAL_TIM_IC_CaptureCallback(htim);
 8004240:	0028      	movs	r0, r5
 8004242:	f7ff ffd4 	bl	80041ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004246:	2300      	movs	r3, #0
 8004248:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800424a:	0723      	lsls	r3, r4, #28
 800424c:	d510      	bpl.n	8004270 <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800424e:	0733      	lsls	r3, r6, #28
 8004250:	d50e      	bpl.n	8004270 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004252:	682b      	ldr	r3, [r5, #0]
 8004254:	2209      	movs	r2, #9
 8004256:	4252      	negs	r2, r2
 8004258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800425a:	2304      	movs	r3, #4
 800425c:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800425e:	682b      	ldr	r3, [r5, #0]
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	079b      	lsls	r3, r3, #30
 8004264:	d03d      	beq.n	80042e2 <HAL_TIM_IRQHandler+0xee>
        HAL_TIM_IC_CaptureCallback(htim);
 8004266:	0028      	movs	r0, r5
 8004268:	f7ff ffc1 	bl	80041ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800426c:	2300      	movs	r3, #0
 800426e:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004270:	06e3      	lsls	r3, r4, #27
 8004272:	d512      	bpl.n	800429a <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004274:	06f3      	lsls	r3, r6, #27
 8004276:	d510      	bpl.n	800429a <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004278:	682b      	ldr	r3, [r5, #0]
 800427a:	2211      	movs	r2, #17
 800427c:	4252      	negs	r2, r2
 800427e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004280:	2308      	movs	r3, #8
 8004282:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004284:	682b      	ldr	r3, [r5, #0]
 8004286:	69da      	ldr	r2, [r3, #28]
 8004288:	23c0      	movs	r3, #192	@ 0xc0
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	421a      	tst	r2, r3
 800428e:	d02f      	beq.n	80042f0 <HAL_TIM_IRQHandler+0xfc>
        HAL_TIM_IC_CaptureCallback(htim);
 8004290:	0028      	movs	r0, r5
 8004292:	f7ff ffac 	bl	80041ee <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004296:	2300      	movs	r3, #0
 8004298:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800429a:	07e3      	lsls	r3, r4, #31
 800429c:	d501      	bpl.n	80042a2 <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800429e:	07f3      	lsls	r3, r6, #31
 80042a0:	d42d      	bmi.n	80042fe <HAL_TIM_IRQHandler+0x10a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80042a2:	2382      	movs	r3, #130	@ 0x82
 80042a4:	019b      	lsls	r3, r3, #6
 80042a6:	421c      	tst	r4, r3
 80042a8:	d001      	beq.n	80042ae <HAL_TIM_IRQHandler+0xba>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042aa:	0633      	lsls	r3, r6, #24
 80042ac:	d42f      	bmi.n	800430e <HAL_TIM_IRQHandler+0x11a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80042ae:	05e3      	lsls	r3, r4, #23
 80042b0:	d501      	bpl.n	80042b6 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042b2:	0633      	lsls	r3, r6, #24
 80042b4:	d432      	bmi.n	800431c <HAL_TIM_IRQHandler+0x128>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80042b6:	0663      	lsls	r3, r4, #25
 80042b8:	d501      	bpl.n	80042be <HAL_TIM_IRQHandler+0xca>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80042ba:	0673      	lsls	r3, r6, #25
 80042bc:	d435      	bmi.n	800432a <HAL_TIM_IRQHandler+0x136>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80042be:	06a4      	lsls	r4, r4, #26
 80042c0:	d501      	bpl.n	80042c6 <HAL_TIM_IRQHandler+0xd2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80042c2:	06b6      	lsls	r6, r6, #26
 80042c4:	d439      	bmi.n	800433a <HAL_TIM_IRQHandler+0x146>
}
 80042c6:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042c8:	f7ff ff90 	bl	80041ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042cc:	0028      	movs	r0, r5
 80042ce:	f7ff ff8f 	bl	80041f0 <HAL_TIM_PWM_PulseFinishedCallback>
 80042d2:	e7a3      	b.n	800421c <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d4:	0028      	movs	r0, r5
 80042d6:	f7ff ff89 	bl	80041ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042da:	0028      	movs	r0, r5
 80042dc:	f7ff ff88 	bl	80041f0 <HAL_TIM_PWM_PulseFinishedCallback>
 80042e0:	e7b1      	b.n	8004246 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042e2:	0028      	movs	r0, r5
 80042e4:	f7ff ff82 	bl	80041ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042e8:	0028      	movs	r0, r5
 80042ea:	f7ff ff81 	bl	80041f0 <HAL_TIM_PWM_PulseFinishedCallback>
 80042ee:	e7bd      	b.n	800426c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042f0:	0028      	movs	r0, r5
 80042f2:	f7ff ff7b 	bl	80041ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042f6:	0028      	movs	r0, r5
 80042f8:	f7ff ff7a 	bl	80041f0 <HAL_TIM_PWM_PulseFinishedCallback>
 80042fc:	e7cb      	b.n	8004296 <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042fe:	682b      	ldr	r3, [r5, #0]
 8004300:	2202      	movs	r2, #2
 8004302:	4252      	negs	r2, r2
 8004304:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004306:	0028      	movs	r0, r5
 8004308:	f7fe fc6c 	bl	8002be4 <HAL_TIM_PeriodElapsedCallback>
 800430c:	e7c9      	b.n	80042a2 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800430e:	682b      	ldr	r3, [r5, #0]
 8004310:	4a0e      	ldr	r2, [pc, #56]	@ (800434c <HAL_TIM_IRQHandler+0x158>)
 8004312:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004314:	0028      	movs	r0, r5
 8004316:	f000 f894 	bl	8004442 <HAL_TIMEx_BreakCallback>
 800431a:	e7c8      	b.n	80042ae <HAL_TIM_IRQHandler+0xba>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800431c:	682b      	ldr	r3, [r5, #0]
 800431e:	4a0c      	ldr	r2, [pc, #48]	@ (8004350 <HAL_TIM_IRQHandler+0x15c>)
 8004320:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8004322:	0028      	movs	r0, r5
 8004324:	f000 f88e 	bl	8004444 <HAL_TIMEx_Break2Callback>
 8004328:	e7c5      	b.n	80042b6 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800432a:	682b      	ldr	r3, [r5, #0]
 800432c:	2241      	movs	r2, #65	@ 0x41
 800432e:	4252      	negs	r2, r2
 8004330:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004332:	0028      	movs	r0, r5
 8004334:	f7ff ff5d 	bl	80041f2 <HAL_TIM_TriggerCallback>
 8004338:	e7c1      	b.n	80042be <HAL_TIM_IRQHandler+0xca>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800433a:	682b      	ldr	r3, [r5, #0]
 800433c:	2221      	movs	r2, #33	@ 0x21
 800433e:	4252      	negs	r2, r2
 8004340:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8004342:	0028      	movs	r0, r5
 8004344:	f000 f87c 	bl	8004440 <HAL_TIMEx_CommutCallback>
}
 8004348:	e7bd      	b.n	80042c6 <HAL_TIM_IRQHandler+0xd2>
 800434a:	46c0      	nop			@ (mov r8, r8)
 800434c:	ffffdf7f 	.word	0xffffdf7f
 8004350:	fffffeff 	.word	0xfffffeff

08004354 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004354:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004356:	4a1c      	ldr	r2, [pc, #112]	@ (80043c8 <TIM_Base_SetConfig+0x74>)
 8004358:	4290      	cmp	r0, r2
 800435a:	d002      	beq.n	8004362 <TIM_Base_SetConfig+0xe>
 800435c:	4a1b      	ldr	r2, [pc, #108]	@ (80043cc <TIM_Base_SetConfig+0x78>)
 800435e:	4290      	cmp	r0, r2
 8004360:	d103      	bne.n	800436a <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004362:	2270      	movs	r2, #112	@ 0x70
 8004364:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8004366:	684a      	ldr	r2, [r1, #4]
 8004368:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800436a:	4a17      	ldr	r2, [pc, #92]	@ (80043c8 <TIM_Base_SetConfig+0x74>)
 800436c:	4290      	cmp	r0, r2
 800436e:	d00b      	beq.n	8004388 <TIM_Base_SetConfig+0x34>
 8004370:	4a16      	ldr	r2, [pc, #88]	@ (80043cc <TIM_Base_SetConfig+0x78>)
 8004372:	4290      	cmp	r0, r2
 8004374:	d008      	beq.n	8004388 <TIM_Base_SetConfig+0x34>
 8004376:	4a16      	ldr	r2, [pc, #88]	@ (80043d0 <TIM_Base_SetConfig+0x7c>)
 8004378:	4290      	cmp	r0, r2
 800437a:	d005      	beq.n	8004388 <TIM_Base_SetConfig+0x34>
 800437c:	4a15      	ldr	r2, [pc, #84]	@ (80043d4 <TIM_Base_SetConfig+0x80>)
 800437e:	4290      	cmp	r0, r2
 8004380:	d002      	beq.n	8004388 <TIM_Base_SetConfig+0x34>
 8004382:	4a15      	ldr	r2, [pc, #84]	@ (80043d8 <TIM_Base_SetConfig+0x84>)
 8004384:	4290      	cmp	r0, r2
 8004386:	d103      	bne.n	8004390 <TIM_Base_SetConfig+0x3c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004388:	4a14      	ldr	r2, [pc, #80]	@ (80043dc <TIM_Base_SetConfig+0x88>)
 800438a:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800438c:	68ca      	ldr	r2, [r1, #12]
 800438e:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004390:	2280      	movs	r2, #128	@ 0x80
 8004392:	4393      	bics	r3, r2
 8004394:	694a      	ldr	r2, [r1, #20]
 8004396:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004398:	688a      	ldr	r2, [r1, #8]
 800439a:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800439c:	680a      	ldr	r2, [r1, #0]
 800439e:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043a0:	4a09      	ldr	r2, [pc, #36]	@ (80043c8 <TIM_Base_SetConfig+0x74>)
 80043a2:	4290      	cmp	r0, r2
 80043a4:	d005      	beq.n	80043b2 <TIM_Base_SetConfig+0x5e>
 80043a6:	4a0b      	ldr	r2, [pc, #44]	@ (80043d4 <TIM_Base_SetConfig+0x80>)
 80043a8:	4290      	cmp	r0, r2
 80043aa:	d002      	beq.n	80043b2 <TIM_Base_SetConfig+0x5e>
 80043ac:	4a0a      	ldr	r2, [pc, #40]	@ (80043d8 <TIM_Base_SetConfig+0x84>)
 80043ae:	4290      	cmp	r0, r2
 80043b0:	d101      	bne.n	80043b6 <TIM_Base_SetConfig+0x62>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043b2:	690a      	ldr	r2, [r1, #16]
 80043b4:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80043b6:	6802      	ldr	r2, [r0, #0]
 80043b8:	2104      	movs	r1, #4
 80043ba:	430a      	orrs	r2, r1
 80043bc:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043be:	2201      	movs	r2, #1
 80043c0:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 80043c2:	6003      	str	r3, [r0, #0]
}
 80043c4:	4770      	bx	lr
 80043c6:	46c0      	nop			@ (mov r8, r8)
 80043c8:	40012c00 	.word	0x40012c00
 80043cc:	40000400 	.word	0x40000400
 80043d0:	40002000 	.word	0x40002000
 80043d4:	40014400 	.word	0x40014400
 80043d8:	40014800 	.word	0x40014800
 80043dc:	fffffcff 	.word	0xfffffcff

080043e0 <HAL_TIM_Base_Init>:
{
 80043e0:	b570      	push	{r4, r5, r6, lr}
 80043e2:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80043e4:	d02a      	beq.n	800443c <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 80043e6:	233d      	movs	r3, #61	@ 0x3d
 80043e8:	5cc3      	ldrb	r3, [r0, r3]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d020      	beq.n	8004430 <HAL_TIM_Base_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 80043ee:	253d      	movs	r5, #61	@ 0x3d
 80043f0:	2302      	movs	r3, #2
 80043f2:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043f4:	0021      	movs	r1, r4
 80043f6:	c901      	ldmia	r1!, {r0}
 80043f8:	f7ff ffac 	bl	8004354 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043fc:	2301      	movs	r3, #1
 80043fe:	2248      	movs	r2, #72	@ 0x48
 8004400:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004402:	3a0a      	subs	r2, #10
 8004404:	54a3      	strb	r3, [r4, r2]
 8004406:	3201      	adds	r2, #1
 8004408:	54a3      	strb	r3, [r4, r2]
 800440a:	3201      	adds	r2, #1
 800440c:	54a3      	strb	r3, [r4, r2]
 800440e:	3201      	adds	r2, #1
 8004410:	54a3      	strb	r3, [r4, r2]
 8004412:	3201      	adds	r2, #1
 8004414:	54a3      	strb	r3, [r4, r2]
 8004416:	3201      	adds	r2, #1
 8004418:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800441a:	3201      	adds	r2, #1
 800441c:	54a3      	strb	r3, [r4, r2]
 800441e:	3201      	adds	r2, #1
 8004420:	54a3      	strb	r3, [r4, r2]
 8004422:	3201      	adds	r2, #1
 8004424:	54a3      	strb	r3, [r4, r2]
 8004426:	3201      	adds	r2, #1
 8004428:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 800442a:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800442c:	2000      	movs	r0, #0
}
 800442e:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8004430:	333c      	adds	r3, #60	@ 0x3c
 8004432:	2200      	movs	r2, #0
 8004434:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8004436:	f7fe fd05 	bl	8002e44 <HAL_TIM_Base_MspInit>
 800443a:	e7d8      	b.n	80043ee <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 800443c:	2001      	movs	r0, #1
 800443e:	e7f6      	b.n	800442e <HAL_TIM_Base_Init+0x4e>

08004440 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004440:	4770      	bx	lr

08004442 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004442:	4770      	bx	lr

08004444 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004444:	4770      	bx	lr
	...

08004448 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004448:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800444a:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800444e:	2201      	movs	r2, #1
 8004450:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004454:	6801      	ldr	r1, [r0, #0]
 8004456:	680b      	ldr	r3, [r1, #0]
 8004458:	4d12      	ldr	r5, [pc, #72]	@ (80044a4 <UART_EndRxTransfer+0x5c>)
 800445a:	402b      	ands	r3, r5
 800445c:	600b      	str	r3, [r1, #0]
 800445e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004462:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004466:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800446a:	6802      	ldr	r2, [r0, #0]
 800446c:	6893      	ldr	r3, [r2, #8]
 800446e:	4c0e      	ldr	r4, [pc, #56]	@ (80044a8 <UART_EndRxTransfer+0x60>)
 8004470:	4023      	ands	r3, r4
 8004472:	6093      	str	r3, [r2, #8]
 8004474:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004478:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800447a:	2b01      	cmp	r3, #1
 800447c:	d006      	beq.n	800448c <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800447e:	238c      	movs	r3, #140	@ 0x8c
 8004480:	2220      	movs	r2, #32
 8004482:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004484:	2300      	movs	r3, #0
 8004486:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004488:	6743      	str	r3, [r0, #116]	@ 0x74
}
 800448a:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800448c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004490:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004494:	6802      	ldr	r2, [r0, #0]
 8004496:	6813      	ldr	r3, [r2, #0]
 8004498:	2410      	movs	r4, #16
 800449a:	43a3      	bics	r3, r4
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	f381 8810 	msr	PRIMASK, r1
}
 80044a2:	e7ec      	b.n	800447e <UART_EndRxTransfer+0x36>
 80044a4:	fffffedf 	.word	0xfffffedf
 80044a8:	effffffe 	.word	0xeffffffe

080044ac <UART_SetConfig>:
{
 80044ac:	b510      	push	{r4, lr}
 80044ae:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044b0:	6883      	ldr	r3, [r0, #8]
 80044b2:	6902      	ldr	r2, [r0, #16]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	6942      	ldr	r2, [r0, #20]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	69c2      	ldr	r2, [r0, #28]
 80044bc:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044be:	6801      	ldr	r1, [r0, #0]
 80044c0:	680a      	ldr	r2, [r1, #0]
 80044c2:	4862      	ldr	r0, [pc, #392]	@ (800464c <UART_SetConfig+0x1a0>)
 80044c4:	4002      	ands	r2, r0
 80044c6:	4313      	orrs	r3, r2
 80044c8:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044ca:	6822      	ldr	r2, [r4, #0]
 80044cc:	6853      	ldr	r3, [r2, #4]
 80044ce:	4960      	ldr	r1, [pc, #384]	@ (8004650 <UART_SetConfig+0x1a4>)
 80044d0:	400b      	ands	r3, r1
 80044d2:	68e1      	ldr	r1, [r4, #12]
 80044d4:	430b      	orrs	r3, r1
 80044d6:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044d8:	69a3      	ldr	r3, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 80044da:	6a22      	ldr	r2, [r4, #32]
 80044dc:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044de:	6821      	ldr	r1, [r4, #0]
 80044e0:	688b      	ldr	r3, [r1, #8]
 80044e2:	485c      	ldr	r0, [pc, #368]	@ (8004654 <UART_SetConfig+0x1a8>)
 80044e4:	4003      	ands	r3, r0
 80044e6:	4313      	orrs	r3, r2
 80044e8:	608b      	str	r3, [r1, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80044ea:	6822      	ldr	r2, [r4, #0]
 80044ec:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80044ee:	210f      	movs	r1, #15
 80044f0:	438b      	bics	r3, r1
 80044f2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80044f4:	430b      	orrs	r3, r1
 80044f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044f8:	6823      	ldr	r3, [r4, #0]
 80044fa:	4a57      	ldr	r2, [pc, #348]	@ (8004658 <UART_SetConfig+0x1ac>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d030      	beq.n	8004562 <UART_SetConfig+0xb6>
 8004500:	4a56      	ldr	r2, [pc, #344]	@ (800465c <UART_SetConfig+0x1b0>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d03e      	beq.n	8004584 <UART_SetConfig+0xd8>
 8004506:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004508:	69e0      	ldr	r0, [r4, #28]
 800450a:	2280      	movs	r2, #128	@ 0x80
 800450c:	0212      	lsls	r2, r2, #8
 800450e:	4290      	cmp	r0, r2
 8004510:	d042      	beq.n	8004598 <UART_SetConfig+0xec>
    switch (clocksource)
 8004512:	2b04      	cmp	r3, #4
 8004514:	d100      	bne.n	8004518 <UART_SetConfig+0x6c>
 8004516:	e089      	b.n	800462c <UART_SetConfig+0x180>
 8004518:	d87b      	bhi.n	8004612 <UART_SetConfig+0x166>
 800451a:	2b00      	cmp	r3, #0
 800451c:	d100      	bne.n	8004520 <UART_SetConfig+0x74>
 800451e:	e07f      	b.n	8004620 <UART_SetConfig+0x174>
 8004520:	2b02      	cmp	r3, #2
 8004522:	d174      	bne.n	800460e <UART_SetConfig+0x162>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8004524:	4b4e      	ldr	r3, [pc, #312]	@ (8004660 <UART_SetConfig+0x1b4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	095b      	lsrs	r3, r3, #5
 800452a:	2107      	movs	r1, #7
 800452c:	4019      	ands	r1, r3
 800452e:	3101      	adds	r1, #1
 8004530:	484c      	ldr	r0, [pc, #304]	@ (8004664 <UART_SetConfig+0x1b8>)
 8004532:	f7fb fdf1 	bl	8000118 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004536:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004538:	4b4b      	ldr	r3, [pc, #300]	@ (8004668 <UART_SetConfig+0x1bc>)
 800453a:	0052      	lsls	r2, r2, #1
 800453c:	5ad1      	ldrh	r1, [r2, r3]
 800453e:	f7fb fdeb 	bl	8000118 <__udivsi3>
 8004542:	6861      	ldr	r1, [r4, #4]
 8004544:	084b      	lsrs	r3, r1, #1
 8004546:	18c0      	adds	r0, r0, r3
 8004548:	f7fb fde6 	bl	8000118 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800454c:	0002      	movs	r2, r0
 800454e:	3a10      	subs	r2, #16
 8004550:	4b46      	ldr	r3, [pc, #280]	@ (800466c <UART_SetConfig+0x1c0>)
 8004552:	429a      	cmp	r2, r3
 8004554:	d86f      	bhi.n	8004636 <UART_SetConfig+0x18a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004556:	6823      	ldr	r3, [r4, #0]
 8004558:	0400      	lsls	r0, r0, #16
 800455a:	0c00      	lsrs	r0, r0, #16
 800455c:	60d8      	str	r0, [r3, #12]
 800455e:	2000      	movs	r0, #0
 8004560:	e06a      	b.n	8004638 <UART_SetConfig+0x18c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004562:	4b3f      	ldr	r3, [pc, #252]	@ (8004660 <UART_SetConfig+0x1b4>)
 8004564:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004566:	2303      	movs	r3, #3
 8004568:	4013      	ands	r3, r2
 800456a:	2b02      	cmp	r3, #2
 800456c:	d00c      	beq.n	8004588 <UART_SetConfig+0xdc>
 800456e:	d805      	bhi.n	800457c <UART_SetConfig+0xd0>
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00b      	beq.n	800458c <UART_SetConfig+0xe0>
 8004574:	2b01      	cmp	r3, #1
 8004576:	d10b      	bne.n	8004590 <UART_SetConfig+0xe4>
 8004578:	3303      	adds	r3, #3
 800457a:	e7c5      	b.n	8004508 <UART_SetConfig+0x5c>
 800457c:	2b03      	cmp	r3, #3
 800457e:	d109      	bne.n	8004594 <UART_SetConfig+0xe8>
 8004580:	3305      	adds	r3, #5
 8004582:	e7c1      	b.n	8004508 <UART_SetConfig+0x5c>
 8004584:	2300      	movs	r3, #0
 8004586:	e7bf      	b.n	8004508 <UART_SetConfig+0x5c>
 8004588:	2302      	movs	r3, #2
 800458a:	e7bd      	b.n	8004508 <UART_SetConfig+0x5c>
 800458c:	2300      	movs	r3, #0
 800458e:	e7bb      	b.n	8004508 <UART_SetConfig+0x5c>
 8004590:	2310      	movs	r3, #16
 8004592:	e7b9      	b.n	8004508 <UART_SetConfig+0x5c>
 8004594:	2310      	movs	r3, #16
 8004596:	e7b7      	b.n	8004508 <UART_SetConfig+0x5c>
    switch (clocksource)
 8004598:	2b04      	cmp	r3, #4
 800459a:	d035      	beq.n	8004608 <UART_SetConfig+0x15c>
 800459c:	d82a      	bhi.n	80045f4 <UART_SetConfig+0x148>
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d02c      	beq.n	80045fc <UART_SetConfig+0x150>
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d124      	bne.n	80045f0 <UART_SetConfig+0x144>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80045a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004660 <UART_SetConfig+0x1b4>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	095b      	lsrs	r3, r3, #5
 80045ac:	2107      	movs	r1, #7
 80045ae:	4019      	ands	r1, r3
 80045b0:	3101      	adds	r1, #1
 80045b2:	482c      	ldr	r0, [pc, #176]	@ (8004664 <UART_SetConfig+0x1b8>)
 80045b4:	f7fb fdb0 	bl	8000118 <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045b8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80045ba:	4b2b      	ldr	r3, [pc, #172]	@ (8004668 <UART_SetConfig+0x1bc>)
 80045bc:	0052      	lsls	r2, r2, #1
 80045be:	5ad1      	ldrh	r1, [r2, r3]
 80045c0:	f7fb fdaa 	bl	8000118 <__udivsi3>
 80045c4:	0040      	lsls	r0, r0, #1
 80045c6:	6861      	ldr	r1, [r4, #4]
 80045c8:	084b      	lsrs	r3, r1, #1
 80045ca:	18c0      	adds	r0, r0, r3
 80045cc:	f7fb fda4 	bl	8000118 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045d0:	0002      	movs	r2, r0
 80045d2:	3a10      	subs	r2, #16
 80045d4:	4b25      	ldr	r3, [pc, #148]	@ (800466c <UART_SetConfig+0x1c0>)
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d82b      	bhi.n	8004632 <UART_SetConfig+0x186>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045da:	b282      	uxth	r2, r0
 80045dc:	230f      	movs	r3, #15
 80045de:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045e0:	0840      	lsrs	r0, r0, #1
 80045e2:	3b08      	subs	r3, #8
 80045e4:	4003      	ands	r3, r0
 80045e6:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80045e8:	6822      	ldr	r2, [r4, #0]
 80045ea:	60d3      	str	r3, [r2, #12]
 80045ec:	2000      	movs	r0, #0
 80045ee:	e023      	b.n	8004638 <UART_SetConfig+0x18c>
    switch (clocksource)
 80045f0:	2001      	movs	r0, #1
 80045f2:	e021      	b.n	8004638 <UART_SetConfig+0x18c>
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	d0df      	beq.n	80045b8 <UART_SetConfig+0x10c>
 80045f8:	2001      	movs	r0, #1
 80045fa:	e01d      	b.n	8004638 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 80045fc:	f7ff fd48 	bl	8004090 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004600:	2800      	cmp	r0, #0
 8004602:	d1d9      	bne.n	80045b8 <UART_SetConfig+0x10c>
 8004604:	2000      	movs	r0, #0
 8004606:	e017      	b.n	8004638 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8004608:	f7ff fc38 	bl	8003e7c <HAL_RCC_GetSysClockFreq>
        break;
 800460c:	e7f8      	b.n	8004600 <UART_SetConfig+0x154>
    switch (clocksource)
 800460e:	2001      	movs	r0, #1
 8004610:	e012      	b.n	8004638 <UART_SetConfig+0x18c>
 8004612:	2b08      	cmp	r3, #8
 8004614:	d102      	bne.n	800461c <UART_SetConfig+0x170>
 8004616:	2080      	movs	r0, #128	@ 0x80
 8004618:	0200      	lsls	r0, r0, #8
 800461a:	e78c      	b.n	8004536 <UART_SetConfig+0x8a>
 800461c:	2001      	movs	r0, #1
 800461e:	e00b      	b.n	8004638 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004620:	f7ff fd36 	bl	8004090 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004624:	2800      	cmp	r0, #0
 8004626:	d186      	bne.n	8004536 <UART_SetConfig+0x8a>
 8004628:	2000      	movs	r0, #0
 800462a:	e005      	b.n	8004638 <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 800462c:	f7ff fc26 	bl	8003e7c <HAL_RCC_GetSysClockFreq>
        break;
 8004630:	e7f8      	b.n	8004624 <UART_SetConfig+0x178>
        ret = HAL_ERROR;
 8004632:	2001      	movs	r0, #1
 8004634:	e000      	b.n	8004638 <UART_SetConfig+0x18c>
        ret = HAL_ERROR;
 8004636:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8004638:	2301      	movs	r3, #1
 800463a:	226a      	movs	r2, #106	@ 0x6a
 800463c:	52a3      	strh	r3, [r4, r2]
  huart->NbRxDataToProcess = 1;
 800463e:	3a02      	subs	r2, #2
 8004640:	52a3      	strh	r3, [r4, r2]
  huart->RxISR = NULL;
 8004642:	2300      	movs	r3, #0
 8004644:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8004646:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8004648:	bd10      	pop	{r4, pc}
 800464a:	46c0      	nop			@ (mov r8, r8)
 800464c:	cfff69f3 	.word	0xcfff69f3
 8004650:	ffffcfff 	.word	0xffffcfff
 8004654:	11fff4ff 	.word	0x11fff4ff
 8004658:	40013800 	.word	0x40013800
 800465c:	40004400 	.word	0x40004400
 8004660:	40021000 	.word	0x40021000
 8004664:	02dc6c00 	.word	0x02dc6c00
 8004668:	080057b4 	.word	0x080057b4
 800466c:	0000ffef 	.word	0x0000ffef

08004670 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004670:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004672:	071b      	lsls	r3, r3, #28
 8004674:	d506      	bpl.n	8004684 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004676:	6802      	ldr	r2, [r0, #0]
 8004678:	6853      	ldr	r3, [r2, #4]
 800467a:	492c      	ldr	r1, [pc, #176]	@ (800472c <UART_AdvFeatureConfig+0xbc>)
 800467c:	400b      	ands	r3, r1
 800467e:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8004680:	430b      	orrs	r3, r1
 8004682:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004684:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004686:	07db      	lsls	r3, r3, #31
 8004688:	d506      	bpl.n	8004698 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800468a:	6802      	ldr	r2, [r0, #0]
 800468c:	6853      	ldr	r3, [r2, #4]
 800468e:	4928      	ldr	r1, [pc, #160]	@ (8004730 <UART_AdvFeatureConfig+0xc0>)
 8004690:	400b      	ands	r3, r1
 8004692:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8004694:	430b      	orrs	r3, r1
 8004696:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004698:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800469a:	079b      	lsls	r3, r3, #30
 800469c:	d506      	bpl.n	80046ac <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800469e:	6802      	ldr	r2, [r0, #0]
 80046a0:	6853      	ldr	r3, [r2, #4]
 80046a2:	4924      	ldr	r1, [pc, #144]	@ (8004734 <UART_AdvFeatureConfig+0xc4>)
 80046a4:	400b      	ands	r3, r1
 80046a6:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80046a8:	430b      	orrs	r3, r1
 80046aa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046ac:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80046ae:	075b      	lsls	r3, r3, #29
 80046b0:	d506      	bpl.n	80046c0 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046b2:	6802      	ldr	r2, [r0, #0]
 80046b4:	6853      	ldr	r3, [r2, #4]
 80046b6:	4920      	ldr	r1, [pc, #128]	@ (8004738 <UART_AdvFeatureConfig+0xc8>)
 80046b8:	400b      	ands	r3, r1
 80046ba:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80046bc:	430b      	orrs	r3, r1
 80046be:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046c0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80046c2:	06db      	lsls	r3, r3, #27
 80046c4:	d506      	bpl.n	80046d4 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046c6:	6802      	ldr	r2, [r0, #0]
 80046c8:	6893      	ldr	r3, [r2, #8]
 80046ca:	491c      	ldr	r1, [pc, #112]	@ (800473c <UART_AdvFeatureConfig+0xcc>)
 80046cc:	400b      	ands	r3, r1
 80046ce:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80046d0:	430b      	orrs	r3, r1
 80046d2:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046d4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80046d6:	069b      	lsls	r3, r3, #26
 80046d8:	d506      	bpl.n	80046e8 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046da:	6802      	ldr	r2, [r0, #0]
 80046dc:	6893      	ldr	r3, [r2, #8]
 80046de:	4918      	ldr	r1, [pc, #96]	@ (8004740 <UART_AdvFeatureConfig+0xd0>)
 80046e0:	400b      	ands	r3, r1
 80046e2:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80046e4:	430b      	orrs	r3, r1
 80046e6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046e8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80046ea:	065b      	lsls	r3, r3, #25
 80046ec:	d50b      	bpl.n	8004706 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046ee:	6802      	ldr	r2, [r0, #0]
 80046f0:	6853      	ldr	r3, [r2, #4]
 80046f2:	4914      	ldr	r1, [pc, #80]	@ (8004744 <UART_AdvFeatureConfig+0xd4>)
 80046f4:	400b      	ands	r3, r1
 80046f6:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 80046f8:	430b      	orrs	r3, r1
 80046fa:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046fc:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80046fe:	2380      	movs	r3, #128	@ 0x80
 8004700:	035b      	lsls	r3, r3, #13
 8004702:	429a      	cmp	r2, r3
 8004704:	d00a      	beq.n	800471c <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004706:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004708:	061b      	lsls	r3, r3, #24
 800470a:	d506      	bpl.n	800471a <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800470c:	6802      	ldr	r2, [r0, #0]
 800470e:	6853      	ldr	r3, [r2, #4]
 8004710:	490d      	ldr	r1, [pc, #52]	@ (8004748 <UART_AdvFeatureConfig+0xd8>)
 8004712:	400b      	ands	r3, r1
 8004714:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8004716:	430b      	orrs	r3, r1
 8004718:	6053      	str	r3, [r2, #4]
}
 800471a:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800471c:	6802      	ldr	r2, [r0, #0]
 800471e:	6853      	ldr	r3, [r2, #4]
 8004720:	490a      	ldr	r1, [pc, #40]	@ (800474c <UART_AdvFeatureConfig+0xdc>)
 8004722:	400b      	ands	r3, r1
 8004724:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004726:	430b      	orrs	r3, r1
 8004728:	6053      	str	r3, [r2, #4]
 800472a:	e7ec      	b.n	8004706 <UART_AdvFeatureConfig+0x96>
 800472c:	ffff7fff 	.word	0xffff7fff
 8004730:	fffdffff 	.word	0xfffdffff
 8004734:	fffeffff 	.word	0xfffeffff
 8004738:	fffbffff 	.word	0xfffbffff
 800473c:	ffffefff 	.word	0xffffefff
 8004740:	ffffdfff 	.word	0xffffdfff
 8004744:	ffefffff 	.word	0xffefffff
 8004748:	fff7ffff 	.word	0xfff7ffff
 800474c:	ff9fffff 	.word	0xff9fffff

08004750 <UART_WaitOnFlagUntilTimeout>:
{
 8004750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004752:	46ce      	mov	lr, r9
 8004754:	4647      	mov	r7, r8
 8004756:	b580      	push	{r7, lr}
 8004758:	0006      	movs	r6, r0
 800475a:	000d      	movs	r5, r1
 800475c:	0017      	movs	r7, r2
 800475e:	4699      	mov	r9, r3
 8004760:	9b08      	ldr	r3, [sp, #32]
 8004762:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004764:	6833      	ldr	r3, [r6, #0]
 8004766:	69dc      	ldr	r4, [r3, #28]
 8004768:	402c      	ands	r4, r5
 800476a:	1b64      	subs	r4, r4, r5
 800476c:	4263      	negs	r3, r4
 800476e:	415c      	adcs	r4, r3
 8004770:	42bc      	cmp	r4, r7
 8004772:	d133      	bne.n	80047dc <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8004774:	4643      	mov	r3, r8
 8004776:	3301      	adds	r3, #1
 8004778:	d0f4      	beq.n	8004764 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800477a:	f7fe fc6f 	bl	800305c <HAL_GetTick>
 800477e:	464b      	mov	r3, r9
 8004780:	1ac0      	subs	r0, r0, r3
 8004782:	4540      	cmp	r0, r8
 8004784:	d82f      	bhi.n	80047e6 <UART_WaitOnFlagUntilTimeout+0x96>
 8004786:	4643      	mov	r3, r8
 8004788:	2b00      	cmp	r3, #0
 800478a:	d02e      	beq.n	80047ea <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800478c:	6832      	ldr	r2, [r6, #0]
 800478e:	6813      	ldr	r3, [r2, #0]
 8004790:	075b      	lsls	r3, r3, #29
 8004792:	d5e7      	bpl.n	8004764 <UART_WaitOnFlagUntilTimeout+0x14>
 8004794:	2d80      	cmp	r5, #128	@ 0x80
 8004796:	d0e5      	beq.n	8004764 <UART_WaitOnFlagUntilTimeout+0x14>
 8004798:	2d40      	cmp	r5, #64	@ 0x40
 800479a:	d0e3      	beq.n	8004764 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800479c:	69d3      	ldr	r3, [r2, #28]
 800479e:	071b      	lsls	r3, r3, #28
 80047a0:	d410      	bmi.n	80047c4 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047a2:	69d3      	ldr	r3, [r2, #28]
 80047a4:	051b      	lsls	r3, r3, #20
 80047a6:	d5dd      	bpl.n	8004764 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047a8:	2380      	movs	r3, #128	@ 0x80
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	6213      	str	r3, [r2, #32]
          UART_EndRxTransfer(huart);
 80047ae:	0030      	movs	r0, r6
 80047b0:	f7ff fe4a 	bl	8004448 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047b4:	2390      	movs	r3, #144	@ 0x90
 80047b6:	2220      	movs	r2, #32
 80047b8:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 80047ba:	3b0c      	subs	r3, #12
 80047bc:	2200      	movs	r2, #0
 80047be:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 80047c0:	2003      	movs	r0, #3
 80047c2:	e00c      	b.n	80047de <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047c4:	2408      	movs	r4, #8
 80047c6:	6214      	str	r4, [r2, #32]
          UART_EndRxTransfer(huart);
 80047c8:	0030      	movs	r0, r6
 80047ca:	f7ff fe3d 	bl	8004448 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047ce:	2390      	movs	r3, #144	@ 0x90
 80047d0:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 80047d2:	3b0c      	subs	r3, #12
 80047d4:	2200      	movs	r2, #0
 80047d6:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 80047d8:	2001      	movs	r0, #1
 80047da:	e000      	b.n	80047de <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 80047dc:	2000      	movs	r0, #0
}
 80047de:	bcc0      	pop	{r6, r7}
 80047e0:	46b9      	mov	r9, r7
 80047e2:	46b0      	mov	r8, r6
 80047e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80047e6:	2003      	movs	r0, #3
 80047e8:	e7f9      	b.n	80047de <UART_WaitOnFlagUntilTimeout+0x8e>
 80047ea:	2003      	movs	r0, #3
 80047ec:	e7f7      	b.n	80047de <UART_WaitOnFlagUntilTimeout+0x8e>

080047ee <HAL_UART_Transmit>:
{
 80047ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047f0:	46c6      	mov	lr, r8
 80047f2:	b500      	push	{lr}
 80047f4:	b082      	sub	sp, #8
 80047f6:	0004      	movs	r4, r0
 80047f8:	000d      	movs	r5, r1
 80047fa:	4690      	mov	r8, r2
 80047fc:	001e      	movs	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80047fe:	2388      	movs	r3, #136	@ 0x88
 8004800:	58c3      	ldr	r3, [r0, r3]
 8004802:	2b20      	cmp	r3, #32
 8004804:	d166      	bne.n	80048d4 <HAL_UART_Transmit+0xe6>
    if ((pData == NULL) || (Size == 0U))
 8004806:	2900      	cmp	r1, #0
 8004808:	d069      	beq.n	80048de <HAL_UART_Transmit+0xf0>
 800480a:	2a00      	cmp	r2, #0
 800480c:	d069      	beq.n	80048e2 <HAL_UART_Transmit+0xf4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800480e:	6882      	ldr	r2, [r0, #8]
 8004810:	2380      	movs	r3, #128	@ 0x80
 8004812:	015b      	lsls	r3, r3, #5
 8004814:	429a      	cmp	r2, r3
 8004816:	d104      	bne.n	8004822 <HAL_UART_Transmit+0x34>
 8004818:	6903      	ldr	r3, [r0, #16]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d101      	bne.n	8004822 <HAL_UART_Transmit+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 800481e:	07cb      	lsls	r3, r1, #31
 8004820:	d461      	bmi.n	80048e6 <HAL_UART_Transmit+0xf8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004822:	2390      	movs	r3, #144	@ 0x90
 8004824:	2200      	movs	r2, #0
 8004826:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004828:	3b08      	subs	r3, #8
 800482a:	3221      	adds	r2, #33	@ 0x21
 800482c:	50e2      	str	r2, [r4, r3]
    tickstart = HAL_GetTick();
 800482e:	f7fe fc15 	bl	800305c <HAL_GetTick>
 8004832:	0007      	movs	r7, r0
    huart->TxXferSize  = Size;
 8004834:	2354      	movs	r3, #84	@ 0x54
 8004836:	4642      	mov	r2, r8
 8004838:	52e2      	strh	r2, [r4, r3]
    huart->TxXferCount = Size;
 800483a:	3302      	adds	r3, #2
 800483c:	52e2      	strh	r2, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800483e:	68a2      	ldr	r2, [r4, #8]
 8004840:	2380      	movs	r3, #128	@ 0x80
 8004842:	015b      	lsls	r3, r3, #5
 8004844:	429a      	cmp	r2, r3
 8004846:	d002      	beq.n	800484e <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 8004848:	2300      	movs	r3, #0
 800484a:	4698      	mov	r8, r3
 800484c:	e018      	b.n	8004880 <HAL_UART_Transmit+0x92>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800484e:	6923      	ldr	r3, [r4, #16]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d02a      	beq.n	80048aa <HAL_UART_Transmit+0xbc>
      pdata16bits = NULL;
 8004854:	2300      	movs	r3, #0
 8004856:	4698      	mov	r8, r3
 8004858:	e012      	b.n	8004880 <HAL_UART_Transmit+0x92>
        huart->gState = HAL_UART_STATE_READY;
 800485a:	2388      	movs	r3, #136	@ 0x88
 800485c:	2220      	movs	r2, #32
 800485e:	50e2      	str	r2, [r4, r3]
        return HAL_TIMEOUT;
 8004860:	2003      	movs	r0, #3
 8004862:	e038      	b.n	80048d6 <HAL_UART_Transmit+0xe8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004864:	4643      	mov	r3, r8
 8004866:	881b      	ldrh	r3, [r3, #0]
 8004868:	6822      	ldr	r2, [r4, #0]
 800486a:	05db      	lsls	r3, r3, #23
 800486c:	0ddb      	lsrs	r3, r3, #23
 800486e:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata16bits++;
 8004870:	2302      	movs	r3, #2
 8004872:	469c      	mov	ip, r3
 8004874:	44e0      	add	r8, ip
      huart->TxXferCount--;
 8004876:	2356      	movs	r3, #86	@ 0x56
 8004878:	5ae2      	ldrh	r2, [r4, r3]
 800487a:	3a01      	subs	r2, #1
 800487c:	b292      	uxth	r2, r2
 800487e:	52e2      	strh	r2, [r4, r3]
    while (huart->TxXferCount > 0U)
 8004880:	2356      	movs	r3, #86	@ 0x56
 8004882:	5ae3      	ldrh	r3, [r4, r3]
 8004884:	b29b      	uxth	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d012      	beq.n	80048b0 <HAL_UART_Transmit+0xc2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800488a:	9600      	str	r6, [sp, #0]
 800488c:	003b      	movs	r3, r7
 800488e:	2200      	movs	r2, #0
 8004890:	2180      	movs	r1, #128	@ 0x80
 8004892:	0020      	movs	r0, r4
 8004894:	f7ff ff5c 	bl	8004750 <UART_WaitOnFlagUntilTimeout>
 8004898:	2800      	cmp	r0, #0
 800489a:	d1de      	bne.n	800485a <HAL_UART_Transmit+0x6c>
      if (pdata8bits == NULL)
 800489c:	2d00      	cmp	r5, #0
 800489e:	d0e1      	beq.n	8004864 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048a0:	782a      	ldrb	r2, [r5, #0]
 80048a2:	6823      	ldr	r3, [r4, #0]
 80048a4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80048a6:	3501      	adds	r5, #1
 80048a8:	e7e5      	b.n	8004876 <HAL_UART_Transmit+0x88>
      pdata16bits = (const uint16_t *) pData;
 80048aa:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80048ac:	2500      	movs	r5, #0
 80048ae:	e7e7      	b.n	8004880 <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048b0:	9600      	str	r6, [sp, #0]
 80048b2:	003b      	movs	r3, r7
 80048b4:	2200      	movs	r2, #0
 80048b6:	2140      	movs	r1, #64	@ 0x40
 80048b8:	0020      	movs	r0, r4
 80048ba:	f7ff ff49 	bl	8004750 <UART_WaitOnFlagUntilTimeout>
 80048be:	2800      	cmp	r0, #0
 80048c0:	d103      	bne.n	80048ca <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 80048c2:	2388      	movs	r3, #136	@ 0x88
 80048c4:	2220      	movs	r2, #32
 80048c6:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 80048c8:	e005      	b.n	80048d6 <HAL_UART_Transmit+0xe8>
      huart->gState = HAL_UART_STATE_READY;
 80048ca:	2388      	movs	r3, #136	@ 0x88
 80048cc:	2220      	movs	r2, #32
 80048ce:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 80048d0:	2003      	movs	r0, #3
 80048d2:	e000      	b.n	80048d6 <HAL_UART_Transmit+0xe8>
    return HAL_BUSY;
 80048d4:	2002      	movs	r0, #2
}
 80048d6:	b002      	add	sp, #8
 80048d8:	bc80      	pop	{r7}
 80048da:	46b8      	mov	r8, r7
 80048dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 80048de:	2001      	movs	r0, #1
 80048e0:	e7f9      	b.n	80048d6 <HAL_UART_Transmit+0xe8>
 80048e2:	2001      	movs	r0, #1
 80048e4:	e7f7      	b.n	80048d6 <HAL_UART_Transmit+0xe8>
        return  HAL_ERROR;
 80048e6:	2001      	movs	r0, #1
 80048e8:	e7f5      	b.n	80048d6 <HAL_UART_Transmit+0xe8>
	...

080048ec <UART_CheckIdleState>:
{
 80048ec:	b530      	push	{r4, r5, lr}
 80048ee:	b083      	sub	sp, #12
 80048f0:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f2:	2390      	movs	r3, #144	@ 0x90
 80048f4:	2200      	movs	r2, #0
 80048f6:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 80048f8:	f7fe fbb0 	bl	800305c <HAL_GetTick>
 80048fc:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048fe:	6823      	ldr	r3, [r4, #0]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	071b      	lsls	r3, r3, #28
 8004904:	d410      	bmi.n	8004928 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004906:	6823      	ldr	r3, [r4, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	075b      	lsls	r3, r3, #29
 800490c:	d42b      	bmi.n	8004966 <UART_CheckIdleState+0x7a>
  huart->gState = HAL_UART_STATE_READY;
 800490e:	2320      	movs	r3, #32
 8004910:	2288      	movs	r2, #136	@ 0x88
 8004912:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004914:	3204      	adds	r2, #4
 8004916:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004918:	2300      	movs	r3, #0
 800491a:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800491c:	6723      	str	r3, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800491e:	3a08      	subs	r2, #8
 8004920:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8004922:	2000      	movs	r0, #0
}
 8004924:	b003      	add	sp, #12
 8004926:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004928:	2180      	movs	r1, #128	@ 0x80
 800492a:	4b23      	ldr	r3, [pc, #140]	@ (80049b8 <UART_CheckIdleState+0xcc>)
 800492c:	9300      	str	r3, [sp, #0]
 800492e:	0003      	movs	r3, r0
 8004930:	2200      	movs	r2, #0
 8004932:	0389      	lsls	r1, r1, #14
 8004934:	0020      	movs	r0, r4
 8004936:	f7ff ff0b 	bl	8004750 <UART_WaitOnFlagUntilTimeout>
 800493a:	2800      	cmp	r0, #0
 800493c:	d0e3      	beq.n	8004906 <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800493e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004942:	2301      	movs	r3, #1
 8004944:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004948:	6822      	ldr	r2, [r4, #0]
 800494a:	6813      	ldr	r3, [r2, #0]
 800494c:	2080      	movs	r0, #128	@ 0x80
 800494e:	4383      	bics	r3, r0
 8004950:	6013      	str	r3, [r2, #0]
 8004952:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8004956:	2388      	movs	r3, #136	@ 0x88
 8004958:	2220      	movs	r2, #32
 800495a:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 800495c:	3b04      	subs	r3, #4
 800495e:	2200      	movs	r2, #0
 8004960:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8004962:	387d      	subs	r0, #125	@ 0x7d
 8004964:	e7de      	b.n	8004924 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004966:	2180      	movs	r1, #128	@ 0x80
 8004968:	4b13      	ldr	r3, [pc, #76]	@ (80049b8 <UART_CheckIdleState+0xcc>)
 800496a:	9300      	str	r3, [sp, #0]
 800496c:	002b      	movs	r3, r5
 800496e:	2200      	movs	r2, #0
 8004970:	03c9      	lsls	r1, r1, #15
 8004972:	0020      	movs	r0, r4
 8004974:	f7ff feec 	bl	8004750 <UART_WaitOnFlagUntilTimeout>
 8004978:	2800      	cmp	r0, #0
 800497a:	d0c8      	beq.n	800490e <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800497c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004980:	2201      	movs	r2, #1
 8004982:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004986:	6821      	ldr	r1, [r4, #0]
 8004988:	680b      	ldr	r3, [r1, #0]
 800498a:	4d0c      	ldr	r5, [pc, #48]	@ (80049bc <UART_CheckIdleState+0xd0>)
 800498c:	402b      	ands	r3, r5
 800498e:	600b      	str	r3, [r1, #0]
 8004990:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004994:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004998:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800499c:	6821      	ldr	r1, [r4, #0]
 800499e:	688b      	ldr	r3, [r1, #8]
 80049a0:	4393      	bics	r3, r2
 80049a2:	608b      	str	r3, [r1, #8]
 80049a4:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 80049a8:	238c      	movs	r3, #140	@ 0x8c
 80049aa:	321f      	adds	r2, #31
 80049ac:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 80049ae:	3b08      	subs	r3, #8
 80049b0:	2200      	movs	r2, #0
 80049b2:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 80049b4:	2003      	movs	r0, #3
 80049b6:	e7b5      	b.n	8004924 <UART_CheckIdleState+0x38>
 80049b8:	01ffffff 	.word	0x01ffffff
 80049bc:	fffffedf 	.word	0xfffffedf

080049c0 <HAL_UART_Init>:
{
 80049c0:	b510      	push	{r4, lr}
 80049c2:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80049c4:	d030      	beq.n	8004a28 <HAL_UART_Init+0x68>
  if (huart->gState == HAL_UART_STATE_RESET)
 80049c6:	2388      	movs	r3, #136	@ 0x88
 80049c8:	58c3      	ldr	r3, [r0, r3]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d022      	beq.n	8004a14 <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 80049ce:	2388      	movs	r3, #136	@ 0x88
 80049d0:	2224      	movs	r2, #36	@ 0x24
 80049d2:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 80049d4:	6822      	ldr	r2, [r4, #0]
 80049d6:	6813      	ldr	r3, [r2, #0]
 80049d8:	2101      	movs	r1, #1
 80049da:	438b      	bics	r3, r1
 80049dc:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d11d      	bne.n	8004a20 <HAL_UART_Init+0x60>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049e4:	0020      	movs	r0, r4
 80049e6:	f7ff fd61 	bl	80044ac <UART_SetConfig>
 80049ea:	2801      	cmp	r0, #1
 80049ec:	d011      	beq.n	8004a12 <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049ee:	6822      	ldr	r2, [r4, #0]
 80049f0:	6853      	ldr	r3, [r2, #4]
 80049f2:	490e      	ldr	r1, [pc, #56]	@ (8004a2c <HAL_UART_Init+0x6c>)
 80049f4:	400b      	ands	r3, r1
 80049f6:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049f8:	6822      	ldr	r2, [r4, #0]
 80049fa:	6893      	ldr	r3, [r2, #8]
 80049fc:	212a      	movs	r1, #42	@ 0x2a
 80049fe:	438b      	bics	r3, r1
 8004a00:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8004a02:	6822      	ldr	r2, [r4, #0]
 8004a04:	6813      	ldr	r3, [r2, #0]
 8004a06:	3929      	subs	r1, #41	@ 0x29
 8004a08:	430b      	orrs	r3, r1
 8004a0a:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8004a0c:	0020      	movs	r0, r4
 8004a0e:	f7ff ff6d 	bl	80048ec <UART_CheckIdleState>
}
 8004a12:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004a14:	3384      	adds	r3, #132	@ 0x84
 8004a16:	2200      	movs	r2, #0
 8004a18:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8004a1a:	f7fe fa6f 	bl	8002efc <HAL_UART_MspInit>
 8004a1e:	e7d6      	b.n	80049ce <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 8004a20:	0020      	movs	r0, r4
 8004a22:	f7ff fe25 	bl	8004670 <UART_AdvFeatureConfig>
 8004a26:	e7dd      	b.n	80049e4 <HAL_UART_Init+0x24>
    return HAL_ERROR;
 8004a28:	2001      	movs	r0, #1
 8004a2a:	e7f2      	b.n	8004a12 <HAL_UART_Init+0x52>
 8004a2c:	ffffb7ff 	.word	0xffffb7ff

08004a30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a32:	0004      	movs	r4, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004a34:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d105      	bne.n	8004a46 <UARTEx_SetNbDataToProcess+0x16>
  {
    huart->NbTxDataToProcess = 1U;
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	226a      	movs	r2, #106	@ 0x6a
 8004a3e:	5283      	strh	r3, [r0, r2]
    huart->NbRxDataToProcess = 1U;
 8004a40:	3a02      	subs	r2, #2
 8004a42:	5283      	strh	r3, [r0, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004a46:	6802      	ldr	r2, [r0, #0]
 8004a48:	6895      	ldr	r5, [r2, #8]
 8004a4a:	0e6d      	lsrs	r5, r5, #25
 8004a4c:	2307      	movs	r3, #7
 8004a4e:	401d      	ands	r5, r3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004a50:	6892      	ldr	r2, [r2, #8]
 8004a52:	0f52      	lsrs	r2, r2, #29
 8004a54:	4013      	ands	r3, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a56:	4f08      	ldr	r7, [pc, #32]	@ (8004a78 <UARTEx_SetNbDataToProcess+0x48>)
 8004a58:	5cf8      	ldrb	r0, [r7, r3]
 8004a5a:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004a5c:	4e07      	ldr	r6, [pc, #28]	@ (8004a7c <UARTEx_SetNbDataToProcess+0x4c>)
 8004a5e:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a60:	f7fb fbe4 	bl	800022c <__divsi3>
 8004a64:	236a      	movs	r3, #106	@ 0x6a
 8004a66:	52e0      	strh	r0, [r4, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a68:	5d78      	ldrb	r0, [r7, r5]
 8004a6a:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004a6c:	5d71      	ldrb	r1, [r6, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a6e:	f7fb fbdd 	bl	800022c <__divsi3>
 8004a72:	2368      	movs	r3, #104	@ 0x68
 8004a74:	52e0      	strh	r0, [r4, r3]
}
 8004a76:	e7e5      	b.n	8004a44 <UARTEx_SetNbDataToProcess+0x14>
 8004a78:	080057d4 	.word	0x080057d4
 8004a7c:	080057cc 	.word	0x080057cc

08004a80 <HAL_UARTEx_DisableFifoMode>:
{
 8004a80:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8004a82:	2384      	movs	r3, #132	@ 0x84
 8004a84:	5cc3      	ldrb	r3, [r0, r3]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d015      	beq.n	8004ab6 <HAL_UARTEx_DisableFifoMode+0x36>
 8004a8a:	2484      	movs	r4, #132	@ 0x84
 8004a8c:	2601      	movs	r6, #1
 8004a8e:	5506      	strb	r6, [r0, r4]
  huart->gState = HAL_UART_STATE_BUSY;
 8004a90:	2588      	movs	r5, #136	@ 0x88
 8004a92:	2324      	movs	r3, #36	@ 0x24
 8004a94:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a96:	6802      	ldr	r2, [r0, #0]
 8004a98:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004a9a:	6811      	ldr	r1, [r2, #0]
 8004a9c:	43b1      	bics	r1, r6
 8004a9e:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004aa0:	4a06      	ldr	r2, [pc, #24]	@ (8004abc <HAL_UARTEx_DisableFifoMode+0x3c>)
 8004aa2:	4013      	ands	r3, r2
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	6642      	str	r2, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004aa8:	6801      	ldr	r1, [r0, #0]
 8004aaa:	600b      	str	r3, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004aac:	2320      	movs	r3, #32
 8004aae:	5143      	str	r3, [r0, r5]
  __HAL_UNLOCK(huart);
 8004ab0:	5502      	strb	r2, [r0, r4]
  return HAL_OK;
 8004ab2:	2000      	movs	r0, #0
}
 8004ab4:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8004ab6:	2002      	movs	r0, #2
 8004ab8:	e7fc      	b.n	8004ab4 <HAL_UARTEx_DisableFifoMode+0x34>
 8004aba:	46c0      	nop			@ (mov r8, r8)
 8004abc:	dfffffff 	.word	0xdfffffff

08004ac0 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8004ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac2:	0004      	movs	r4, r0
 8004ac4:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8004ac6:	2384      	movs	r3, #132	@ 0x84
 8004ac8:	5cc3      	ldrb	r3, [r0, r3]
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d01b      	beq.n	8004b06 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8004ace:	2584      	movs	r5, #132	@ 0x84
 8004ad0:	2001      	movs	r0, #1
 8004ad2:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 8004ad4:	2688      	movs	r6, #136	@ 0x88
 8004ad6:	2324      	movs	r3, #36	@ 0x24
 8004ad8:	51a3      	str	r3, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ada:	6823      	ldr	r3, [r4, #0]
 8004adc:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004ade:	6819      	ldr	r1, [r3, #0]
 8004ae0:	4381      	bics	r1, r0
 8004ae2:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004ae4:	6820      	ldr	r0, [r4, #0]
 8004ae6:	6883      	ldr	r3, [r0, #8]
 8004ae8:	00db      	lsls	r3, r3, #3
 8004aea:	08d9      	lsrs	r1, r3, #3
 8004aec:	4311      	orrs	r1, r2
 8004aee:	6081      	str	r1, [r0, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004af0:	0020      	movs	r0, r4
 8004af2:	f7ff ff9d 	bl	8004a30 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004afa:	2320      	movs	r3, #32
 8004afc:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 8004afe:	2300      	movs	r3, #0
 8004b00:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8004b02:	2000      	movs	r0, #0
}
 8004b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 8004b06:	2002      	movs	r0, #2
 8004b08:	e7fc      	b.n	8004b04 <HAL_UARTEx_SetTxFifoThreshold+0x44>
	...

08004b0c <HAL_UARTEx_SetRxFifoThreshold>:
{
 8004b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b0e:	0004      	movs	r4, r0
 8004b10:	000b      	movs	r3, r1
  __HAL_LOCK(huart);
 8004b12:	2284      	movs	r2, #132	@ 0x84
 8004b14:	5c82      	ldrb	r2, [r0, r2]
 8004b16:	2a01      	cmp	r2, #1
 8004b18:	d01b      	beq.n	8004b52 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8004b1a:	2584      	movs	r5, #132	@ 0x84
 8004b1c:	2001      	movs	r0, #1
 8004b1e:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 8004b20:	2688      	movs	r6, #136	@ 0x88
 8004b22:	2224      	movs	r2, #36	@ 0x24
 8004b24:	51a2      	str	r2, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b26:	6822      	ldr	r2, [r4, #0]
 8004b28:	6817      	ldr	r7, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004b2a:	6811      	ldr	r1, [r2, #0]
 8004b2c:	4381      	bics	r1, r0
 8004b2e:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004b30:	6822      	ldr	r2, [r4, #0]
 8004b32:	6891      	ldr	r1, [r2, #8]
 8004b34:	4808      	ldr	r0, [pc, #32]	@ (8004b58 <HAL_UARTEx_SetRxFifoThreshold+0x4c>)
 8004b36:	4001      	ands	r1, r0
 8004b38:	4319      	orrs	r1, r3
 8004b3a:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8004b3c:	0020      	movs	r0, r4
 8004b3e:	f7ff ff77 	bl	8004a30 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004b46:	2320      	movs	r3, #32
 8004b48:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8004b4e:	2000      	movs	r0, #0
}
 8004b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 8004b52:	2002      	movs	r0, #2
 8004b54:	e7fc      	b.n	8004b50 <HAL_UARTEx_SetRxFifoThreshold+0x44>
 8004b56:	46c0      	nop			@ (mov r8, r8)
 8004b58:	f1ffffff 	.word	0xf1ffffff

08004b5c <memset>:
 8004b5c:	0003      	movs	r3, r0
 8004b5e:	1882      	adds	r2, r0, r2
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d100      	bne.n	8004b66 <memset+0xa>
 8004b64:	4770      	bx	lr
 8004b66:	7019      	strb	r1, [r3, #0]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	e7f9      	b.n	8004b60 <memset+0x4>

08004b6c <__errno>:
 8004b6c:	4b01      	ldr	r3, [pc, #4]	@ (8004b74 <__errno+0x8>)
 8004b6e:	6818      	ldr	r0, [r3, #0]
 8004b70:	4770      	bx	lr
 8004b72:	46c0      	nop			@ (mov r8, r8)
 8004b74:	2000000c 	.word	0x2000000c

08004b78 <__libc_init_array>:
 8004b78:	b570      	push	{r4, r5, r6, lr}
 8004b7a:	2600      	movs	r6, #0
 8004b7c:	4c0c      	ldr	r4, [pc, #48]	@ (8004bb0 <__libc_init_array+0x38>)
 8004b7e:	4d0d      	ldr	r5, [pc, #52]	@ (8004bb4 <__libc_init_array+0x3c>)
 8004b80:	1b64      	subs	r4, r4, r5
 8004b82:	10a4      	asrs	r4, r4, #2
 8004b84:	42a6      	cmp	r6, r4
 8004b86:	d109      	bne.n	8004b9c <__libc_init_array+0x24>
 8004b88:	2600      	movs	r6, #0
 8004b8a:	f000 fceb 	bl	8005564 <_init>
 8004b8e:	4c0a      	ldr	r4, [pc, #40]	@ (8004bb8 <__libc_init_array+0x40>)
 8004b90:	4d0a      	ldr	r5, [pc, #40]	@ (8004bbc <__libc_init_array+0x44>)
 8004b92:	1b64      	subs	r4, r4, r5
 8004b94:	10a4      	asrs	r4, r4, #2
 8004b96:	42a6      	cmp	r6, r4
 8004b98:	d105      	bne.n	8004ba6 <__libc_init_array+0x2e>
 8004b9a:	bd70      	pop	{r4, r5, r6, pc}
 8004b9c:	00b3      	lsls	r3, r6, #2
 8004b9e:	58eb      	ldr	r3, [r5, r3]
 8004ba0:	4798      	blx	r3
 8004ba2:	3601      	adds	r6, #1
 8004ba4:	e7ee      	b.n	8004b84 <__libc_init_array+0xc>
 8004ba6:	00b3      	lsls	r3, r6, #2
 8004ba8:	58eb      	ldr	r3, [r5, r3]
 8004baa:	4798      	blx	r3
 8004bac:	3601      	adds	r6, #1
 8004bae:	e7f2      	b.n	8004b96 <__libc_init_array+0x1e>
 8004bb0:	080057fc 	.word	0x080057fc
 8004bb4:	080057fc 	.word	0x080057fc
 8004bb8:	08005800 	.word	0x08005800
 8004bbc:	080057fc 	.word	0x080057fc

08004bc0 <powf>:
 8004bc0:	b570      	push	{r4, r5, r6, lr}
 8004bc2:	1c0c      	adds	r4, r1, #0
 8004bc4:	1c06      	adds	r6, r0, #0
 8004bc6:	f000 f8e9 	bl	8004d9c <__ieee754_powf>
 8004bca:	1c21      	adds	r1, r4, #0
 8004bcc:	1c05      	adds	r5, r0, #0
 8004bce:	1c20      	adds	r0, r4, #0
 8004bd0:	f7fc fbd0 	bl	8001374 <__aeabi_fcmpun>
 8004bd4:	2800      	cmp	r0, #0
 8004bd6:	d133      	bne.n	8004c40 <powf+0x80>
 8004bd8:	2100      	movs	r1, #0
 8004bda:	1c30      	adds	r0, r6, #0
 8004bdc:	f7fb fc1e 	bl	800041c <__aeabi_fcmpeq>
 8004be0:	2800      	cmp	r0, #0
 8004be2:	d014      	beq.n	8004c0e <powf+0x4e>
 8004be4:	2100      	movs	r1, #0
 8004be6:	1c20      	adds	r0, r4, #0
 8004be8:	f7fb fc18 	bl	800041c <__aeabi_fcmpeq>
 8004bec:	2800      	cmp	r0, #0
 8004bee:	d138      	bne.n	8004c62 <powf+0xa2>
 8004bf0:	1c20      	adds	r0, r4, #0
 8004bf2:	f000 f855 	bl	8004ca0 <finitef>
 8004bf6:	2800      	cmp	r0, #0
 8004bf8:	d022      	beq.n	8004c40 <powf+0x80>
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	1c20      	adds	r0, r4, #0
 8004bfe:	f7fb fc13 	bl	8000428 <__aeabi_fcmplt>
 8004c02:	2800      	cmp	r0, #0
 8004c04:	d01c      	beq.n	8004c40 <powf+0x80>
 8004c06:	f7ff ffb1 	bl	8004b6c <__errno>
 8004c0a:	2322      	movs	r3, #34	@ 0x22
 8004c0c:	e017      	b.n	8004c3e <powf+0x7e>
 8004c0e:	1c28      	adds	r0, r5, #0
 8004c10:	f000 f846 	bl	8004ca0 <finitef>
 8004c14:	2800      	cmp	r0, #0
 8004c16:	d115      	bne.n	8004c44 <powf+0x84>
 8004c18:	1c30      	adds	r0, r6, #0
 8004c1a:	f000 f841 	bl	8004ca0 <finitef>
 8004c1e:	2800      	cmp	r0, #0
 8004c20:	d010      	beq.n	8004c44 <powf+0x84>
 8004c22:	1c20      	adds	r0, r4, #0
 8004c24:	f000 f83c 	bl	8004ca0 <finitef>
 8004c28:	2800      	cmp	r0, #0
 8004c2a:	d00b      	beq.n	8004c44 <powf+0x84>
 8004c2c:	1c29      	adds	r1, r5, #0
 8004c2e:	1c28      	adds	r0, r5, #0
 8004c30:	f7fc fba0 	bl	8001374 <__aeabi_fcmpun>
 8004c34:	2800      	cmp	r0, #0
 8004c36:	d0e6      	beq.n	8004c06 <powf+0x46>
 8004c38:	f7ff ff98 	bl	8004b6c <__errno>
 8004c3c:	2321      	movs	r3, #33	@ 0x21
 8004c3e:	6003      	str	r3, [r0, #0]
 8004c40:	1c28      	adds	r0, r5, #0
 8004c42:	bd70      	pop	{r4, r5, r6, pc}
 8004c44:	2100      	movs	r1, #0
 8004c46:	1c28      	adds	r0, r5, #0
 8004c48:	f7fb fbe8 	bl	800041c <__aeabi_fcmpeq>
 8004c4c:	2800      	cmp	r0, #0
 8004c4e:	d0f7      	beq.n	8004c40 <powf+0x80>
 8004c50:	1c30      	adds	r0, r6, #0
 8004c52:	f000 f825 	bl	8004ca0 <finitef>
 8004c56:	2800      	cmp	r0, #0
 8004c58:	d0f2      	beq.n	8004c40 <powf+0x80>
 8004c5a:	1c20      	adds	r0, r4, #0
 8004c5c:	f000 f820 	bl	8004ca0 <finitef>
 8004c60:	e7cf      	b.n	8004c02 <powf+0x42>
 8004c62:	25fe      	movs	r5, #254	@ 0xfe
 8004c64:	05ad      	lsls	r5, r5, #22
 8004c66:	e7eb      	b.n	8004c40 <powf+0x80>

08004c68 <sqrtf>:
 8004c68:	b570      	push	{r4, r5, r6, lr}
 8004c6a:	1c05      	adds	r5, r0, #0
 8004c6c:	f000 f822 	bl	8004cb4 <__ieee754_sqrtf>
 8004c70:	1c29      	adds	r1, r5, #0
 8004c72:	1c04      	adds	r4, r0, #0
 8004c74:	1c28      	adds	r0, r5, #0
 8004c76:	f7fc fb7d 	bl	8001374 <__aeabi_fcmpun>
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	d10e      	bne.n	8004c9c <sqrtf+0x34>
 8004c7e:	2100      	movs	r1, #0
 8004c80:	1c28      	adds	r0, r5, #0
 8004c82:	f7fb fbd1 	bl	8000428 <__aeabi_fcmplt>
 8004c86:	2800      	cmp	r0, #0
 8004c88:	d008      	beq.n	8004c9c <sqrtf+0x34>
 8004c8a:	f7ff ff6f 	bl	8004b6c <__errno>
 8004c8e:	2321      	movs	r3, #33	@ 0x21
 8004c90:	2100      	movs	r1, #0
 8004c92:	6003      	str	r3, [r0, #0]
 8004c94:	1c08      	adds	r0, r1, #0
 8004c96:	f7fb fde1 	bl	800085c <__aeabi_fdiv>
 8004c9a:	1c04      	adds	r4, r0, #0
 8004c9c:	1c20      	adds	r0, r4, #0
 8004c9e:	bd70      	pop	{r4, r5, r6, pc}

08004ca0 <finitef>:
 8004ca0:	22ff      	movs	r2, #255	@ 0xff
 8004ca2:	0043      	lsls	r3, r0, #1
 8004ca4:	085b      	lsrs	r3, r3, #1
 8004ca6:	2001      	movs	r0, #1
 8004ca8:	05d2      	lsls	r2, r2, #23
 8004caa:	4293      	cmp	r3, r2
 8004cac:	db00      	blt.n	8004cb0 <finitef+0x10>
 8004cae:	2000      	movs	r0, #0
 8004cb0:	4770      	bx	lr
	...

08004cb4 <__ieee754_sqrtf>:
 8004cb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cb6:	21ff      	movs	r1, #255	@ 0xff
 8004cb8:	0042      	lsls	r2, r0, #1
 8004cba:	0003      	movs	r3, r0
 8004cbc:	1c04      	adds	r4, r0, #0
 8004cbe:	0852      	lsrs	r2, r2, #1
 8004cc0:	05c9      	lsls	r1, r1, #23
 8004cc2:	428a      	cmp	r2, r1
 8004cc4:	d309      	bcc.n	8004cda <__ieee754_sqrtf+0x26>
 8004cc6:	1c01      	adds	r1, r0, #0
 8004cc8:	f7fb ff96 	bl	8000bf8 <__aeabi_fmul>
 8004ccc:	1c01      	adds	r1, r0, #0
 8004cce:	1c20      	adds	r0, r4, #0
 8004cd0:	f7fb fbd2 	bl	8000478 <__aeabi_fadd>
 8004cd4:	1c04      	adds	r4, r0, #0
 8004cd6:	1c20      	adds	r0, r4, #0
 8004cd8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004cda:	2a00      	cmp	r2, #0
 8004cdc:	d0fb      	beq.n	8004cd6 <__ieee754_sqrtf+0x22>
 8004cde:	2800      	cmp	r0, #0
 8004ce0:	da06      	bge.n	8004cf0 <__ieee754_sqrtf+0x3c>
 8004ce2:	1c01      	adds	r1, r0, #0
 8004ce4:	f7fc f8e2 	bl	8000eac <__aeabi_fsub>
 8004ce8:	1c01      	adds	r1, r0, #0
 8004cea:	f7fb fdb7 	bl	800085c <__aeabi_fdiv>
 8004cee:	e7f1      	b.n	8004cd4 <__ieee754_sqrtf+0x20>
 8004cf0:	0002      	movs	r2, r0
 8004cf2:	400a      	ands	r2, r1
 8004cf4:	4208      	tst	r0, r1
 8004cf6:	d040      	beq.n	8004d7a <__ieee754_sqrtf+0xc6>
 8004cf8:	15c1      	asrs	r1, r0, #23
 8004cfa:	2280      	movs	r2, #128	@ 0x80
 8004cfc:	000f      	movs	r7, r1
 8004cfe:	025b      	lsls	r3, r3, #9
 8004d00:	0a5b      	lsrs	r3, r3, #9
 8004d02:	0412      	lsls	r2, r2, #16
 8004d04:	3f7f      	subs	r7, #127	@ 0x7f
 8004d06:	4313      	orrs	r3, r2
 8004d08:	07c9      	lsls	r1, r1, #31
 8004d0a:	d400      	bmi.n	8004d0e <__ieee754_sqrtf+0x5a>
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	2400      	movs	r4, #0
 8004d10:	2180      	movs	r1, #128	@ 0x80
 8004d12:	2019      	movs	r0, #25
 8004d14:	0026      	movs	r6, r4
 8004d16:	107f      	asrs	r7, r7, #1
 8004d18:	005b      	lsls	r3, r3, #1
 8004d1a:	0449      	lsls	r1, r1, #17
 8004d1c:	1875      	adds	r5, r6, r1
 8004d1e:	001a      	movs	r2, r3
 8004d20:	429d      	cmp	r5, r3
 8004d22:	dc02      	bgt.n	8004d2a <__ieee754_sqrtf+0x76>
 8004d24:	186e      	adds	r6, r5, r1
 8004d26:	1b5a      	subs	r2, r3, r5
 8004d28:	1864      	adds	r4, r4, r1
 8004d2a:	3801      	subs	r0, #1
 8004d2c:	0053      	lsls	r3, r2, #1
 8004d2e:	0849      	lsrs	r1, r1, #1
 8004d30:	2800      	cmp	r0, #0
 8004d32:	d1f3      	bne.n	8004d1c <__ieee754_sqrtf+0x68>
 8004d34:	2a00      	cmp	r2, #0
 8004d36:	d019      	beq.n	8004d6c <__ieee754_sqrtf+0xb8>
 8004d38:	4d16      	ldr	r5, [pc, #88]	@ (8004d94 <__ieee754_sqrtf+0xe0>)
 8004d3a:	4e17      	ldr	r6, [pc, #92]	@ (8004d98 <__ieee754_sqrtf+0xe4>)
 8004d3c:	6828      	ldr	r0, [r5, #0]
 8004d3e:	6831      	ldr	r1, [r6, #0]
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	9301      	str	r3, [sp, #4]
 8004d44:	f7fc f8b2 	bl	8000eac <__aeabi_fsub>
 8004d48:	1c01      	adds	r1, r0, #0
 8004d4a:	9801      	ldr	r0, [sp, #4]
 8004d4c:	f7fb fb76 	bl	800043c <__aeabi_fcmple>
 8004d50:	2800      	cmp	r0, #0
 8004d52:	d00b      	beq.n	8004d6c <__ieee754_sqrtf+0xb8>
 8004d54:	6828      	ldr	r0, [r5, #0]
 8004d56:	6831      	ldr	r1, [r6, #0]
 8004d58:	f7fb fb8e 	bl	8000478 <__aeabi_fadd>
 8004d5c:	682d      	ldr	r5, [r5, #0]
 8004d5e:	1c01      	adds	r1, r0, #0
 8004d60:	1c28      	adds	r0, r5, #0
 8004d62:	f7fb fb61 	bl	8000428 <__aeabi_fcmplt>
 8004d66:	2800      	cmp	r0, #0
 8004d68:	d010      	beq.n	8004d8c <__ieee754_sqrtf+0xd8>
 8004d6a:	3402      	adds	r4, #2
 8004d6c:	23fc      	movs	r3, #252	@ 0xfc
 8004d6e:	1064      	asrs	r4, r4, #1
 8004d70:	059b      	lsls	r3, r3, #22
 8004d72:	18e3      	adds	r3, r4, r3
 8004d74:	05fc      	lsls	r4, r7, #23
 8004d76:	18e4      	adds	r4, r4, r3
 8004d78:	e7ad      	b.n	8004cd6 <__ieee754_sqrtf+0x22>
 8004d7a:	2080      	movs	r0, #128	@ 0x80
 8004d7c:	0400      	lsls	r0, r0, #16
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	0011      	movs	r1, r2
 8004d82:	3201      	adds	r2, #1
 8004d84:	4203      	tst	r3, r0
 8004d86:	d0fa      	beq.n	8004d7e <__ieee754_sqrtf+0xca>
 8004d88:	4249      	negs	r1, r1
 8004d8a:	e7b6      	b.n	8004cfa <__ieee754_sqrtf+0x46>
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	3401      	adds	r4, #1
 8004d90:	439c      	bics	r4, r3
 8004d92:	e7eb      	b.n	8004d6c <__ieee754_sqrtf+0xb8>
 8004d94:	080057e0 	.word	0x080057e0
 8004d98:	080057dc 	.word	0x080057dc

08004d9c <__ieee754_powf>:
 8004d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d9e:	b08b      	sub	sp, #44	@ 0x2c
 8004da0:	9101      	str	r1, [sp, #4]
 8004da2:	9f01      	ldr	r7, [sp, #4]
 8004da4:	1c04      	adds	r4, r0, #0
 8004da6:	007b      	lsls	r3, r7, #1
 8004da8:	9004      	str	r0, [sp, #16]
 8004daa:	085e      	lsrs	r6, r3, #1
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d10d      	bne.n	8004dcc <__ieee754_powf+0x30>
 8004db0:	2380      	movs	r3, #128	@ 0x80
 8004db2:	03db      	lsls	r3, r3, #15
 8004db4:	4043      	eors	r3, r0
 8004db6:	4a88      	ldr	r2, [pc, #544]	@ (8004fd8 <__ieee754_powf+0x23c>)
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d800      	bhi.n	8004dc0 <__ieee754_powf+0x24>
 8004dbe:	e2f2      	b.n	80053a6 <__ieee754_powf+0x60a>
 8004dc0:	9901      	ldr	r1, [sp, #4]
 8004dc2:	1c20      	adds	r0, r4, #0
 8004dc4:	f7fb fb58 	bl	8000478 <__aeabi_fadd>
 8004dc8:	b00b      	add	sp, #44	@ 0x2c
 8004dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dcc:	23ff      	movs	r3, #255	@ 0xff
 8004dce:	22fe      	movs	r2, #254	@ 0xfe
 8004dd0:	0045      	lsls	r5, r0, #1
 8004dd2:	086d      	lsrs	r5, r5, #1
 8004dd4:	05db      	lsls	r3, r3, #23
 8004dd6:	0592      	lsls	r2, r2, #22
 8004dd8:	429d      	cmp	r5, r3
 8004dda:	d801      	bhi.n	8004de0 <__ieee754_powf+0x44>
 8004ddc:	429e      	cmp	r6, r3
 8004dde:	d906      	bls.n	8004dee <__ieee754_powf+0x52>
 8004de0:	4294      	cmp	r4, r2
 8004de2:	d1ed      	bne.n	8004dc0 <__ieee754_powf+0x24>
 8004de4:	2380      	movs	r3, #128	@ 0x80
 8004de6:	9a01      	ldr	r2, [sp, #4]
 8004de8:	03db      	lsls	r3, r3, #15
 8004dea:	4053      	eors	r3, r2
 8004dec:	e7e3      	b.n	8004db6 <__ieee754_powf+0x1a>
 8004dee:	2800      	cmp	r0, #0
 8004df0:	da24      	bge.n	8004e3c <__ieee754_powf+0xa0>
 8004df2:	2197      	movs	r1, #151	@ 0x97
 8004df4:	05c9      	lsls	r1, r1, #23
 8004df6:	428e      	cmp	r6, r1
 8004df8:	d300      	bcc.n	8004dfc <__ieee754_powf+0x60>
 8004dfa:	e30d      	b.n	8005418 <__ieee754_powf+0x67c>
 8004dfc:	4296      	cmp	r6, r2
 8004dfe:	d333      	bcc.n	8004e68 <__ieee754_powf+0xcc>
 8004e00:	2296      	movs	r2, #150	@ 0x96
 8004e02:	15f3      	asrs	r3, r6, #23
 8004e04:	1ad2      	subs	r2, r2, r3
 8004e06:	0033      	movs	r3, r6
 8004e08:	4113      	asrs	r3, r2
 8004e0a:	0019      	movs	r1, r3
 8004e0c:	4091      	lsls	r1, r2
 8004e0e:	000a      	movs	r2, r1
 8004e10:	2100      	movs	r1, #0
 8004e12:	9102      	str	r1, [sp, #8]
 8004e14:	42b2      	cmp	r2, r6
 8004e16:	d104      	bne.n	8004e22 <__ieee754_powf+0x86>
 8004e18:	2201      	movs	r2, #1
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	1892      	adds	r2, r2, r2
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	9302      	str	r3, [sp, #8]
 8004e22:	23fe      	movs	r3, #254	@ 0xfe
 8004e24:	059b      	lsls	r3, r3, #22
 8004e26:	429e      	cmp	r6, r3
 8004e28:	d120      	bne.n	8004e6c <__ieee754_powf+0xd0>
 8004e2a:	1c20      	adds	r0, r4, #0
 8004e2c:	2f00      	cmp	r7, #0
 8004e2e:	dacb      	bge.n	8004dc8 <__ieee754_powf+0x2c>
 8004e30:	20fe      	movs	r0, #254	@ 0xfe
 8004e32:	1c21      	adds	r1, r4, #0
 8004e34:	0580      	lsls	r0, r0, #22
 8004e36:	f7fb fd11 	bl	800085c <__aeabi_fdiv>
 8004e3a:	e7c5      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	9102      	str	r1, [sp, #8]
 8004e40:	429e      	cmp	r6, r3
 8004e42:	d1ee      	bne.n	8004e22 <__ieee754_powf+0x86>
 8004e44:	4295      	cmp	r5, r2
 8004e46:	d100      	bne.n	8004e4a <__ieee754_powf+0xae>
 8004e48:	e2ad      	b.n	80053a6 <__ieee754_powf+0x60a>
 8004e4a:	d904      	bls.n	8004e56 <__ieee754_powf+0xba>
 8004e4c:	9801      	ldr	r0, [sp, #4]
 8004e4e:	2f00      	cmp	r7, #0
 8004e50:	daba      	bge.n	8004dc8 <__ieee754_powf+0x2c>
 8004e52:	2000      	movs	r0, #0
 8004e54:	e7b8      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8004e56:	2f00      	cmp	r7, #0
 8004e58:	dafb      	bge.n	8004e52 <__ieee754_powf+0xb6>
 8004e5a:	2280      	movs	r2, #128	@ 0x80
 8004e5c:	0612      	lsls	r2, r2, #24
 8004e5e:	4694      	mov	ip, r2
 8004e60:	9b01      	ldr	r3, [sp, #4]
 8004e62:	4463      	add	r3, ip
 8004e64:	0018      	movs	r0, r3
 8004e66:	e7af      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8004e68:	2300      	movs	r3, #0
 8004e6a:	9302      	str	r3, [sp, #8]
 8004e6c:	2380      	movs	r3, #128	@ 0x80
 8004e6e:	05db      	lsls	r3, r3, #23
 8004e70:	429f      	cmp	r7, r3
 8004e72:	d104      	bne.n	8004e7e <__ieee754_powf+0xe2>
 8004e74:	1c21      	adds	r1, r4, #0
 8004e76:	1c20      	adds	r0, r4, #0
 8004e78:	f7fb febe 	bl	8000bf8 <__aeabi_fmul>
 8004e7c:	e7a4      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8004e7e:	23fc      	movs	r3, #252	@ 0xfc
 8004e80:	059b      	lsls	r3, r3, #22
 8004e82:	429f      	cmp	r7, r3
 8004e84:	d000      	beq.n	8004e88 <__ieee754_powf+0xec>
 8004e86:	e2cc      	b.n	8005422 <__ieee754_powf+0x686>
 8004e88:	2c00      	cmp	r4, #0
 8004e8a:	da00      	bge.n	8004e8e <__ieee754_powf+0xf2>
 8004e8c:	e2c9      	b.n	8005422 <__ieee754_powf+0x686>
 8004e8e:	1c20      	adds	r0, r4, #0
 8004e90:	f7ff ff10 	bl	8004cb4 <__ieee754_sqrtf>
 8004e94:	e798      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8004e96:	9b02      	ldr	r3, [sp, #8]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d000      	beq.n	8004e9e <__ieee754_powf+0x102>
 8004e9c:	e794      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8004e9e:	2380      	movs	r3, #128	@ 0x80
 8004ea0:	061b      	lsls	r3, r3, #24
 8004ea2:	18c0      	adds	r0, r0, r3
 8004ea4:	e790      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8004ea6:	0fe3      	lsrs	r3, r4, #31
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	9305      	str	r3, [sp, #20]
 8004eac:	9a05      	ldr	r2, [sp, #20]
 8004eae:	9b02      	ldr	r3, [sp, #8]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	d102      	bne.n	8004eba <__ieee754_powf+0x11e>
 8004eb4:	1c21      	adds	r1, r4, #0
 8004eb6:	1c20      	adds	r0, r4, #0
 8004eb8:	e2d2      	b.n	8005460 <__ieee754_powf+0x6c4>
 8004eba:	239a      	movs	r3, #154	@ 0x9a
 8004ebc:	05db      	lsls	r3, r3, #23
 8004ebe:	429e      	cmp	r6, r3
 8004ec0:	d800      	bhi.n	8004ec4 <__ieee754_powf+0x128>
 8004ec2:	e097      	b.n	8004ff4 <__ieee754_powf+0x258>
 8004ec4:	4b45      	ldr	r3, [pc, #276]	@ (8004fdc <__ieee754_powf+0x240>)
 8004ec6:	429d      	cmp	r5, r3
 8004ec8:	d805      	bhi.n	8004ed6 <__ieee754_powf+0x13a>
 8004eca:	2f00      	cmp	r7, #0
 8004ecc:	da08      	bge.n	8004ee0 <__ieee754_powf+0x144>
 8004ece:	2000      	movs	r0, #0
 8004ed0:	f000 fb42 	bl	8005558 <__math_oflowf>
 8004ed4:	e778      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8004ed6:	4b42      	ldr	r3, [pc, #264]	@ (8004fe0 <__ieee754_powf+0x244>)
 8004ed8:	429d      	cmp	r5, r3
 8004eda:	d905      	bls.n	8004ee8 <__ieee754_powf+0x14c>
 8004edc:	2f00      	cmp	r7, #0
 8004ede:	dcf6      	bgt.n	8004ece <__ieee754_powf+0x132>
 8004ee0:	2000      	movs	r0, #0
 8004ee2:	f000 fb33 	bl	800554c <__math_uflowf>
 8004ee6:	e76f      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8004ee8:	21fe      	movs	r1, #254	@ 0xfe
 8004eea:	0589      	lsls	r1, r1, #22
 8004eec:	f7fb ffde 	bl	8000eac <__aeabi_fsub>
 8004ef0:	493c      	ldr	r1, [pc, #240]	@ (8004fe4 <__ieee754_powf+0x248>)
 8004ef2:	1c04      	adds	r4, r0, #0
 8004ef4:	f7fb fe80 	bl	8000bf8 <__aeabi_fmul>
 8004ef8:	493b      	ldr	r1, [pc, #236]	@ (8004fe8 <__ieee754_powf+0x24c>)
 8004efa:	1c05      	adds	r5, r0, #0
 8004efc:	1c20      	adds	r0, r4, #0
 8004efe:	f7fb fe7b 	bl	8000bf8 <__aeabi_fmul>
 8004f02:	21fa      	movs	r1, #250	@ 0xfa
 8004f04:	1c06      	adds	r6, r0, #0
 8004f06:	0589      	lsls	r1, r1, #22
 8004f08:	1c20      	adds	r0, r4, #0
 8004f0a:	f7fb fe75 	bl	8000bf8 <__aeabi_fmul>
 8004f0e:	1c01      	adds	r1, r0, #0
 8004f10:	4836      	ldr	r0, [pc, #216]	@ (8004fec <__ieee754_powf+0x250>)
 8004f12:	f7fb ffcb 	bl	8000eac <__aeabi_fsub>
 8004f16:	1c21      	adds	r1, r4, #0
 8004f18:	f7fb fe6e 	bl	8000bf8 <__aeabi_fmul>
 8004f1c:	1c01      	adds	r1, r0, #0
 8004f1e:	20fc      	movs	r0, #252	@ 0xfc
 8004f20:	0580      	lsls	r0, r0, #22
 8004f22:	f7fb ffc3 	bl	8000eac <__aeabi_fsub>
 8004f26:	1c21      	adds	r1, r4, #0
 8004f28:	1c07      	adds	r7, r0, #0
 8004f2a:	1c20      	adds	r0, r4, #0
 8004f2c:	f7fb fe64 	bl	8000bf8 <__aeabi_fmul>
 8004f30:	1c01      	adds	r1, r0, #0
 8004f32:	1c38      	adds	r0, r7, #0
 8004f34:	f7fb fe60 	bl	8000bf8 <__aeabi_fmul>
 8004f38:	492d      	ldr	r1, [pc, #180]	@ (8004ff0 <__ieee754_powf+0x254>)
 8004f3a:	f7fb fe5d 	bl	8000bf8 <__aeabi_fmul>
 8004f3e:	1c01      	adds	r1, r0, #0
 8004f40:	1c30      	adds	r0, r6, #0
 8004f42:	f7fb ffb3 	bl	8000eac <__aeabi_fsub>
 8004f46:	1c01      	adds	r1, r0, #0
 8004f48:	1c06      	adds	r6, r0, #0
 8004f4a:	1c28      	adds	r0, r5, #0
 8004f4c:	f7fb fa94 	bl	8000478 <__aeabi_fadd>
 8004f50:	0b04      	lsrs	r4, r0, #12
 8004f52:	0324      	lsls	r4, r4, #12
 8004f54:	1c29      	adds	r1, r5, #0
 8004f56:	1c20      	adds	r0, r4, #0
 8004f58:	f7fb ffa8 	bl	8000eac <__aeabi_fsub>
 8004f5c:	1c01      	adds	r1, r0, #0
 8004f5e:	1c30      	adds	r0, r6, #0
 8004f60:	f7fb ffa4 	bl	8000eac <__aeabi_fsub>
 8004f64:	9b02      	ldr	r3, [sp, #8]
 8004f66:	9a05      	ldr	r2, [sp, #20]
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	1c06      	adds	r6, r0, #0
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	d100      	bne.n	8004f72 <__ieee754_powf+0x1d6>
 8004f70:	e14d      	b.n	800520e <__ieee754_powf+0x472>
 8004f72:	27fe      	movs	r7, #254	@ 0xfe
 8004f74:	05bf      	lsls	r7, r7, #22
 8004f76:	9b01      	ldr	r3, [sp, #4]
 8004f78:	9801      	ldr	r0, [sp, #4]
 8004f7a:	0b1d      	lsrs	r5, r3, #12
 8004f7c:	032d      	lsls	r5, r5, #12
 8004f7e:	1c29      	adds	r1, r5, #0
 8004f80:	f7fb ff94 	bl	8000eac <__aeabi_fsub>
 8004f84:	1c21      	adds	r1, r4, #0
 8004f86:	f7fb fe37 	bl	8000bf8 <__aeabi_fmul>
 8004f8a:	9901      	ldr	r1, [sp, #4]
 8004f8c:	9002      	str	r0, [sp, #8]
 8004f8e:	1c30      	adds	r0, r6, #0
 8004f90:	f7fb fe32 	bl	8000bf8 <__aeabi_fmul>
 8004f94:	1c01      	adds	r1, r0, #0
 8004f96:	9802      	ldr	r0, [sp, #8]
 8004f98:	f7fb fa6e 	bl	8000478 <__aeabi_fadd>
 8004f9c:	1c29      	adds	r1, r5, #0
 8004f9e:	9001      	str	r0, [sp, #4]
 8004fa0:	1c20      	adds	r0, r4, #0
 8004fa2:	f7fb fe29 	bl	8000bf8 <__aeabi_fmul>
 8004fa6:	1c01      	adds	r1, r0, #0
 8004fa8:	1c04      	adds	r4, r0, #0
 8004faa:	9801      	ldr	r0, [sp, #4]
 8004fac:	f7fb fa64 	bl	8000478 <__aeabi_fadd>
 8004fb0:	0043      	lsls	r3, r0, #1
 8004fb2:	1c06      	adds	r6, r0, #0
 8004fb4:	9002      	str	r0, [sp, #8]
 8004fb6:	085b      	lsrs	r3, r3, #1
 8004fb8:	2800      	cmp	r0, #0
 8004fba:	dc00      	bgt.n	8004fbe <__ieee754_powf+0x222>
 8004fbc:	e13d      	b.n	800523a <__ieee754_powf+0x49e>
 8004fbe:	2286      	movs	r2, #134	@ 0x86
 8004fc0:	05d2      	lsls	r2, r2, #23
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d800      	bhi.n	8004fc8 <__ieee754_powf+0x22c>
 8004fc6:	e124      	b.n	8005212 <__ieee754_powf+0x476>
 8004fc8:	2100      	movs	r1, #0
 8004fca:	1c38      	adds	r0, r7, #0
 8004fcc:	f7fb fa2c 	bl	8000428 <__aeabi_fcmplt>
 8004fd0:	1e43      	subs	r3, r0, #1
 8004fd2:	4198      	sbcs	r0, r3
 8004fd4:	e77c      	b.n	8004ed0 <__ieee754_powf+0x134>
 8004fd6:	46c0      	nop			@ (mov r8, r8)
 8004fd8:	ff800000 	.word	0xff800000
 8004fdc:	3f7ffff3 	.word	0x3f7ffff3
 8004fe0:	3f800007 	.word	0x3f800007
 8004fe4:	3fb8aa00 	.word	0x3fb8aa00
 8004fe8:	36eca570 	.word	0x36eca570
 8004fec:	3eaaaaab 	.word	0x3eaaaaab
 8004ff0:	3fb8aa3b 	.word	0x3fb8aa3b
 8004ff4:	23ff      	movs	r3, #255	@ 0xff
 8004ff6:	05db      	lsls	r3, r3, #23
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	4223      	tst	r3, r4
 8004ffc:	d106      	bne.n	800500c <__ieee754_powf+0x270>
 8004ffe:	2197      	movs	r1, #151	@ 0x97
 8005000:	05c9      	lsls	r1, r1, #23
 8005002:	f7fb fdf9 	bl	8000bf8 <__aeabi_fmul>
 8005006:	2218      	movs	r2, #24
 8005008:	9003      	str	r0, [sp, #12]
 800500a:	4252      	negs	r2, r2
 800500c:	24fe      	movs	r4, #254	@ 0xfe
 800500e:	9b03      	ldr	r3, [sp, #12]
 8005010:	05a4      	lsls	r4, r4, #22
 8005012:	15db      	asrs	r3, r3, #23
 8005014:	3b7f      	subs	r3, #127	@ 0x7f
 8005016:	189b      	adds	r3, r3, r2
 8005018:	9304      	str	r3, [sp, #16]
 800501a:	9b03      	ldr	r3, [sp, #12]
 800501c:	4ae3      	ldr	r2, [pc, #908]	@ (80053ac <__ieee754_powf+0x610>)
 800501e:	025b      	lsls	r3, r3, #9
 8005020:	0a5b      	lsrs	r3, r3, #9
 8005022:	2500      	movs	r5, #0
 8005024:	431c      	orrs	r4, r3
 8005026:	4293      	cmp	r3, r2
 8005028:	dd09      	ble.n	800503e <__ieee754_powf+0x2a2>
 800502a:	4ae1      	ldr	r2, [pc, #900]	@ (80053b0 <__ieee754_powf+0x614>)
 800502c:	3501      	adds	r5, #1
 800502e:	4293      	cmp	r3, r2
 8005030:	dd05      	ble.n	800503e <__ieee754_powf+0x2a2>
 8005032:	9b04      	ldr	r3, [sp, #16]
 8005034:	195b      	adds	r3, r3, r5
 8005036:	2500      	movs	r5, #0
 8005038:	9304      	str	r3, [sp, #16]
 800503a:	4bde      	ldr	r3, [pc, #888]	@ (80053b4 <__ieee754_powf+0x618>)
 800503c:	18e4      	adds	r4, r4, r3
 800503e:	4bde      	ldr	r3, [pc, #888]	@ (80053b8 <__ieee754_powf+0x61c>)
 8005040:	00aa      	lsls	r2, r5, #2
 8005042:	58d7      	ldr	r7, [r2, r3]
 8005044:	1c20      	adds	r0, r4, #0
 8005046:	1c39      	adds	r1, r7, #0
 8005048:	9206      	str	r2, [sp, #24]
 800504a:	9409      	str	r4, [sp, #36]	@ 0x24
 800504c:	f7fb ff2e 	bl	8000eac <__aeabi_fsub>
 8005050:	1c21      	adds	r1, r4, #0
 8005052:	9007      	str	r0, [sp, #28]
 8005054:	1c38      	adds	r0, r7, #0
 8005056:	f7fb fa0f 	bl	8000478 <__aeabi_fadd>
 800505a:	1c01      	adds	r1, r0, #0
 800505c:	20fe      	movs	r0, #254	@ 0xfe
 800505e:	0580      	lsls	r0, r0, #22
 8005060:	f7fb fbfc 	bl	800085c <__aeabi_fdiv>
 8005064:	1c01      	adds	r1, r0, #0
 8005066:	9008      	str	r0, [sp, #32]
 8005068:	9807      	ldr	r0, [sp, #28]
 800506a:	f7fb fdc5 	bl	8000bf8 <__aeabi_fmul>
 800506e:	9003      	str	r0, [sp, #12]
 8005070:	9b03      	ldr	r3, [sp, #12]
 8005072:	2280      	movs	r2, #128	@ 0x80
 8005074:	0b1e      	lsrs	r6, r3, #12
 8005076:	2380      	movs	r3, #128	@ 0x80
 8005078:	1064      	asrs	r4, r4, #1
 800507a:	0592      	lsls	r2, r2, #22
 800507c:	02db      	lsls	r3, r3, #11
 800507e:	4322      	orrs	r2, r4
 8005080:	18d2      	adds	r2, r2, r3
 8005082:	056d      	lsls	r5, r5, #21
 8005084:	1955      	adds	r5, r2, r5
 8005086:	0336      	lsls	r6, r6, #12
 8005088:	1c29      	adds	r1, r5, #0
 800508a:	1c30      	adds	r0, r6, #0
 800508c:	f7fb fdb4 	bl	8000bf8 <__aeabi_fmul>
 8005090:	1c01      	adds	r1, r0, #0
 8005092:	9807      	ldr	r0, [sp, #28]
 8005094:	f7fb ff0a 	bl	8000eac <__aeabi_fsub>
 8005098:	1c39      	adds	r1, r7, #0
 800509a:	1c04      	adds	r4, r0, #0
 800509c:	1c28      	adds	r0, r5, #0
 800509e:	f7fb ff05 	bl	8000eac <__aeabi_fsub>
 80050a2:	1c01      	adds	r1, r0, #0
 80050a4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80050a6:	f7fb ff01 	bl	8000eac <__aeabi_fsub>
 80050aa:	1c31      	adds	r1, r6, #0
 80050ac:	f7fb fda4 	bl	8000bf8 <__aeabi_fmul>
 80050b0:	1c01      	adds	r1, r0, #0
 80050b2:	1c20      	adds	r0, r4, #0
 80050b4:	f7fb fefa 	bl	8000eac <__aeabi_fsub>
 80050b8:	9908      	ldr	r1, [sp, #32]
 80050ba:	f7fb fd9d 	bl	8000bf8 <__aeabi_fmul>
 80050be:	9903      	ldr	r1, [sp, #12]
 80050c0:	9007      	str	r0, [sp, #28]
 80050c2:	1c08      	adds	r0, r1, #0
 80050c4:	f7fb fd98 	bl	8000bf8 <__aeabi_fmul>
 80050c8:	49bc      	ldr	r1, [pc, #752]	@ (80053bc <__ieee754_powf+0x620>)
 80050ca:	1c04      	adds	r4, r0, #0
 80050cc:	f7fb fd94 	bl	8000bf8 <__aeabi_fmul>
 80050d0:	49bb      	ldr	r1, [pc, #748]	@ (80053c0 <__ieee754_powf+0x624>)
 80050d2:	f7fb f9d1 	bl	8000478 <__aeabi_fadd>
 80050d6:	1c21      	adds	r1, r4, #0
 80050d8:	f7fb fd8e 	bl	8000bf8 <__aeabi_fmul>
 80050dc:	49b9      	ldr	r1, [pc, #740]	@ (80053c4 <__ieee754_powf+0x628>)
 80050de:	f7fb f9cb 	bl	8000478 <__aeabi_fadd>
 80050e2:	1c21      	adds	r1, r4, #0
 80050e4:	f7fb fd88 	bl	8000bf8 <__aeabi_fmul>
 80050e8:	49b7      	ldr	r1, [pc, #732]	@ (80053c8 <__ieee754_powf+0x62c>)
 80050ea:	f7fb f9c5 	bl	8000478 <__aeabi_fadd>
 80050ee:	1c21      	adds	r1, r4, #0
 80050f0:	f7fb fd82 	bl	8000bf8 <__aeabi_fmul>
 80050f4:	49b5      	ldr	r1, [pc, #724]	@ (80053cc <__ieee754_powf+0x630>)
 80050f6:	f7fb f9bf 	bl	8000478 <__aeabi_fadd>
 80050fa:	1c21      	adds	r1, r4, #0
 80050fc:	f7fb fd7c 	bl	8000bf8 <__aeabi_fmul>
 8005100:	49b3      	ldr	r1, [pc, #716]	@ (80053d0 <__ieee754_powf+0x634>)
 8005102:	f7fb f9b9 	bl	8000478 <__aeabi_fadd>
 8005106:	1c21      	adds	r1, r4, #0
 8005108:	1c05      	adds	r5, r0, #0
 800510a:	1c20      	adds	r0, r4, #0
 800510c:	f7fb fd74 	bl	8000bf8 <__aeabi_fmul>
 8005110:	1c01      	adds	r1, r0, #0
 8005112:	1c28      	adds	r0, r5, #0
 8005114:	f7fb fd70 	bl	8000bf8 <__aeabi_fmul>
 8005118:	1c31      	adds	r1, r6, #0
 800511a:	1c04      	adds	r4, r0, #0
 800511c:	9803      	ldr	r0, [sp, #12]
 800511e:	f7fb f9ab 	bl	8000478 <__aeabi_fadd>
 8005122:	9907      	ldr	r1, [sp, #28]
 8005124:	f7fb fd68 	bl	8000bf8 <__aeabi_fmul>
 8005128:	1c21      	adds	r1, r4, #0
 800512a:	f7fb f9a5 	bl	8000478 <__aeabi_fadd>
 800512e:	1c31      	adds	r1, r6, #0
 8005130:	9008      	str	r0, [sp, #32]
 8005132:	1c30      	adds	r0, r6, #0
 8005134:	f7fb fd60 	bl	8000bf8 <__aeabi_fmul>
 8005138:	49a6      	ldr	r1, [pc, #664]	@ (80053d4 <__ieee754_powf+0x638>)
 800513a:	1c07      	adds	r7, r0, #0
 800513c:	f7fb f99c 	bl	8000478 <__aeabi_fadd>
 8005140:	9908      	ldr	r1, [sp, #32]
 8005142:	f7fb f999 	bl	8000478 <__aeabi_fadd>
 8005146:	0b04      	lsrs	r4, r0, #12
 8005148:	0324      	lsls	r4, r4, #12
 800514a:	1c21      	adds	r1, r4, #0
 800514c:	1c30      	adds	r0, r6, #0
 800514e:	f7fb fd53 	bl	8000bf8 <__aeabi_fmul>
 8005152:	49a0      	ldr	r1, [pc, #640]	@ (80053d4 <__ieee754_powf+0x638>)
 8005154:	1c05      	adds	r5, r0, #0
 8005156:	1c20      	adds	r0, r4, #0
 8005158:	f7fb fea8 	bl	8000eac <__aeabi_fsub>
 800515c:	1c39      	adds	r1, r7, #0
 800515e:	f7fb fea5 	bl	8000eac <__aeabi_fsub>
 8005162:	1c01      	adds	r1, r0, #0
 8005164:	9808      	ldr	r0, [sp, #32]
 8005166:	f7fb fea1 	bl	8000eac <__aeabi_fsub>
 800516a:	9903      	ldr	r1, [sp, #12]
 800516c:	f7fb fd44 	bl	8000bf8 <__aeabi_fmul>
 8005170:	1c21      	adds	r1, r4, #0
 8005172:	1c06      	adds	r6, r0, #0
 8005174:	9807      	ldr	r0, [sp, #28]
 8005176:	f7fb fd3f 	bl	8000bf8 <__aeabi_fmul>
 800517a:	1c01      	adds	r1, r0, #0
 800517c:	1c30      	adds	r0, r6, #0
 800517e:	f7fb f97b 	bl	8000478 <__aeabi_fadd>
 8005182:	1c06      	adds	r6, r0, #0
 8005184:	1c01      	adds	r1, r0, #0
 8005186:	1c28      	adds	r0, r5, #0
 8005188:	f7fb f976 	bl	8000478 <__aeabi_fadd>
 800518c:	0b04      	lsrs	r4, r0, #12
 800518e:	0324      	lsls	r4, r4, #12
 8005190:	4991      	ldr	r1, [pc, #580]	@ (80053d8 <__ieee754_powf+0x63c>)
 8005192:	1c20      	adds	r0, r4, #0
 8005194:	f7fb fd30 	bl	8000bf8 <__aeabi_fmul>
 8005198:	1c29      	adds	r1, r5, #0
 800519a:	9003      	str	r0, [sp, #12]
 800519c:	1c20      	adds	r0, r4, #0
 800519e:	f7fb fe85 	bl	8000eac <__aeabi_fsub>
 80051a2:	1c01      	adds	r1, r0, #0
 80051a4:	1c30      	adds	r0, r6, #0
 80051a6:	f7fb fe81 	bl	8000eac <__aeabi_fsub>
 80051aa:	498c      	ldr	r1, [pc, #560]	@ (80053dc <__ieee754_powf+0x640>)
 80051ac:	f7fb fd24 	bl	8000bf8 <__aeabi_fmul>
 80051b0:	498b      	ldr	r1, [pc, #556]	@ (80053e0 <__ieee754_powf+0x644>)
 80051b2:	1c05      	adds	r5, r0, #0
 80051b4:	1c20      	adds	r0, r4, #0
 80051b6:	f7fb fd1f 	bl	8000bf8 <__aeabi_fmul>
 80051ba:	1c01      	adds	r1, r0, #0
 80051bc:	1c28      	adds	r0, r5, #0
 80051be:	f7fb f95b 	bl	8000478 <__aeabi_fadd>
 80051c2:	9a06      	ldr	r2, [sp, #24]
 80051c4:	4b87      	ldr	r3, [pc, #540]	@ (80053e4 <__ieee754_powf+0x648>)
 80051c6:	58d1      	ldr	r1, [r2, r3]
 80051c8:	f7fb f956 	bl	8000478 <__aeabi_fadd>
 80051cc:	1c05      	adds	r5, r0, #0
 80051ce:	9804      	ldr	r0, [sp, #16]
 80051d0:	f7fc f8e6 	bl	80013a0 <__aeabi_i2f>
 80051d4:	4b84      	ldr	r3, [pc, #528]	@ (80053e8 <__ieee754_powf+0x64c>)
 80051d6:	9a06      	ldr	r2, [sp, #24]
 80051d8:	1c06      	adds	r6, r0, #0
 80051da:	58d7      	ldr	r7, [r2, r3]
 80051dc:	1c29      	adds	r1, r5, #0
 80051de:	9803      	ldr	r0, [sp, #12]
 80051e0:	f7fb f94a 	bl	8000478 <__aeabi_fadd>
 80051e4:	1c39      	adds	r1, r7, #0
 80051e6:	f7fb f947 	bl	8000478 <__aeabi_fadd>
 80051ea:	1c31      	adds	r1, r6, #0
 80051ec:	f7fb f944 	bl	8000478 <__aeabi_fadd>
 80051f0:	0b04      	lsrs	r4, r0, #12
 80051f2:	0324      	lsls	r4, r4, #12
 80051f4:	1c31      	adds	r1, r6, #0
 80051f6:	1c20      	adds	r0, r4, #0
 80051f8:	f7fb fe58 	bl	8000eac <__aeabi_fsub>
 80051fc:	1c39      	adds	r1, r7, #0
 80051fe:	f7fb fe55 	bl	8000eac <__aeabi_fsub>
 8005202:	9903      	ldr	r1, [sp, #12]
 8005204:	f7fb fe52 	bl	8000eac <__aeabi_fsub>
 8005208:	1c01      	adds	r1, r0, #0
 800520a:	1c28      	adds	r0, r5, #0
 800520c:	e6a8      	b.n	8004f60 <__ieee754_powf+0x1c4>
 800520e:	4f77      	ldr	r7, [pc, #476]	@ (80053ec <__ieee754_powf+0x650>)
 8005210:	e6b1      	b.n	8004f76 <__ieee754_powf+0x1da>
 8005212:	4293      	cmp	r3, r2
 8005214:	d126      	bne.n	8005264 <__ieee754_powf+0x4c8>
 8005216:	4976      	ldr	r1, [pc, #472]	@ (80053f0 <__ieee754_powf+0x654>)
 8005218:	9801      	ldr	r0, [sp, #4]
 800521a:	f7fb f92d 	bl	8000478 <__aeabi_fadd>
 800521e:	1c21      	adds	r1, r4, #0
 8005220:	1c05      	adds	r5, r0, #0
 8005222:	1c30      	adds	r0, r6, #0
 8005224:	f7fb fe42 	bl	8000eac <__aeabi_fsub>
 8005228:	1c01      	adds	r1, r0, #0
 800522a:	1c28      	adds	r0, r5, #0
 800522c:	f7fb f910 	bl	8000450 <__aeabi_fcmpgt>
 8005230:	2800      	cmp	r0, #0
 8005232:	d000      	beq.n	8005236 <__ieee754_powf+0x49a>
 8005234:	e6c8      	b.n	8004fc8 <__ieee754_powf+0x22c>
 8005236:	2386      	movs	r3, #134	@ 0x86
 8005238:	e01a      	b.n	8005270 <__ieee754_powf+0x4d4>
 800523a:	4a6e      	ldr	r2, [pc, #440]	@ (80053f4 <__ieee754_powf+0x658>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d906      	bls.n	800524e <__ieee754_powf+0x4b2>
 8005240:	2100      	movs	r1, #0
 8005242:	1c38      	adds	r0, r7, #0
 8005244:	f7fb f8f0 	bl	8000428 <__aeabi_fcmplt>
 8005248:	1e43      	subs	r3, r0, #1
 800524a:	4198      	sbcs	r0, r3
 800524c:	e649      	b.n	8004ee2 <__ieee754_powf+0x146>
 800524e:	4293      	cmp	r3, r2
 8005250:	d108      	bne.n	8005264 <__ieee754_powf+0x4c8>
 8005252:	1c21      	adds	r1, r4, #0
 8005254:	f7fb fe2a 	bl	8000eac <__aeabi_fsub>
 8005258:	9901      	ldr	r1, [sp, #4]
 800525a:	f7fb f903 	bl	8000464 <__aeabi_fcmpge>
 800525e:	2800      	cmp	r0, #0
 8005260:	d0e9      	beq.n	8005236 <__ieee754_powf+0x49a>
 8005262:	e7ed      	b.n	8005240 <__ieee754_powf+0x4a4>
 8005264:	22fc      	movs	r2, #252	@ 0xfc
 8005266:	2500      	movs	r5, #0
 8005268:	0592      	lsls	r2, r2, #22
 800526a:	4293      	cmp	r3, r2
 800526c:	d91a      	bls.n	80052a4 <__ieee754_powf+0x508>
 800526e:	15db      	asrs	r3, r3, #23
 8005270:	2580      	movs	r5, #128	@ 0x80
 8005272:	042d      	lsls	r5, r5, #16
 8005274:	002a      	movs	r2, r5
 8005276:	3b7e      	subs	r3, #126	@ 0x7e
 8005278:	411a      	asrs	r2, r3
 800527a:	1993      	adds	r3, r2, r6
 800527c:	15da      	asrs	r2, r3, #23
 800527e:	494d      	ldr	r1, [pc, #308]	@ (80053b4 <__ieee754_powf+0x618>)
 8005280:	b2d2      	uxtb	r2, r2
 8005282:	3a7f      	subs	r2, #127	@ 0x7f
 8005284:	4111      	asrs	r1, r2
 8005286:	4019      	ands	r1, r3
 8005288:	025b      	lsls	r3, r3, #9
 800528a:	0a5b      	lsrs	r3, r3, #9
 800528c:	431d      	orrs	r5, r3
 800528e:	2317      	movs	r3, #23
 8005290:	1a9b      	subs	r3, r3, r2
 8005292:	411d      	asrs	r5, r3
 8005294:	9b02      	ldr	r3, [sp, #8]
 8005296:	2b00      	cmp	r3, #0
 8005298:	da00      	bge.n	800529c <__ieee754_powf+0x500>
 800529a:	426d      	negs	r5, r5
 800529c:	1c20      	adds	r0, r4, #0
 800529e:	f7fb fe05 	bl	8000eac <__aeabi_fsub>
 80052a2:	1c04      	adds	r4, r0, #0
 80052a4:	9901      	ldr	r1, [sp, #4]
 80052a6:	1c20      	adds	r0, r4, #0
 80052a8:	f7fb f8e6 	bl	8000478 <__aeabi_fadd>
 80052ac:	0b00      	lsrs	r0, r0, #12
 80052ae:	0303      	lsls	r3, r0, #12
 80052b0:	1c18      	adds	r0, r3, #0
 80052b2:	4951      	ldr	r1, [pc, #324]	@ (80053f8 <__ieee754_powf+0x65c>)
 80052b4:	001e      	movs	r6, r3
 80052b6:	f7fb fc9f 	bl	8000bf8 <__aeabi_fmul>
 80052ba:	1c21      	adds	r1, r4, #0
 80052bc:	9002      	str	r0, [sp, #8]
 80052be:	1c30      	adds	r0, r6, #0
 80052c0:	f7fb fdf4 	bl	8000eac <__aeabi_fsub>
 80052c4:	1c01      	adds	r1, r0, #0
 80052c6:	9801      	ldr	r0, [sp, #4]
 80052c8:	f7fb fdf0 	bl	8000eac <__aeabi_fsub>
 80052cc:	494b      	ldr	r1, [pc, #300]	@ (80053fc <__ieee754_powf+0x660>)
 80052ce:	f7fb fc93 	bl	8000bf8 <__aeabi_fmul>
 80052d2:	494b      	ldr	r1, [pc, #300]	@ (8005400 <__ieee754_powf+0x664>)
 80052d4:	1c04      	adds	r4, r0, #0
 80052d6:	1c30      	adds	r0, r6, #0
 80052d8:	f7fb fc8e 	bl	8000bf8 <__aeabi_fmul>
 80052dc:	1c01      	adds	r1, r0, #0
 80052de:	1c20      	adds	r0, r4, #0
 80052e0:	f7fb f8ca 	bl	8000478 <__aeabi_fadd>
 80052e4:	1c06      	adds	r6, r0, #0
 80052e6:	1c01      	adds	r1, r0, #0
 80052e8:	9802      	ldr	r0, [sp, #8]
 80052ea:	f7fb f8c5 	bl	8000478 <__aeabi_fadd>
 80052ee:	9902      	ldr	r1, [sp, #8]
 80052f0:	1c04      	adds	r4, r0, #0
 80052f2:	f7fb fddb 	bl	8000eac <__aeabi_fsub>
 80052f6:	1c01      	adds	r1, r0, #0
 80052f8:	1c30      	adds	r0, r6, #0
 80052fa:	f7fb fdd7 	bl	8000eac <__aeabi_fsub>
 80052fe:	1c21      	adds	r1, r4, #0
 8005300:	9001      	str	r0, [sp, #4]
 8005302:	1c20      	adds	r0, r4, #0
 8005304:	f7fb fc78 	bl	8000bf8 <__aeabi_fmul>
 8005308:	493e      	ldr	r1, [pc, #248]	@ (8005404 <__ieee754_powf+0x668>)
 800530a:	1c06      	adds	r6, r0, #0
 800530c:	f7fb fc74 	bl	8000bf8 <__aeabi_fmul>
 8005310:	493d      	ldr	r1, [pc, #244]	@ (8005408 <__ieee754_powf+0x66c>)
 8005312:	f7fb fdcb 	bl	8000eac <__aeabi_fsub>
 8005316:	1c31      	adds	r1, r6, #0
 8005318:	f7fb fc6e 	bl	8000bf8 <__aeabi_fmul>
 800531c:	493b      	ldr	r1, [pc, #236]	@ (800540c <__ieee754_powf+0x670>)
 800531e:	f7fb f8ab 	bl	8000478 <__aeabi_fadd>
 8005322:	1c31      	adds	r1, r6, #0
 8005324:	f7fb fc68 	bl	8000bf8 <__aeabi_fmul>
 8005328:	4939      	ldr	r1, [pc, #228]	@ (8005410 <__ieee754_powf+0x674>)
 800532a:	f7fb fdbf 	bl	8000eac <__aeabi_fsub>
 800532e:	1c31      	adds	r1, r6, #0
 8005330:	f7fb fc62 	bl	8000bf8 <__aeabi_fmul>
 8005334:	4937      	ldr	r1, [pc, #220]	@ (8005414 <__ieee754_powf+0x678>)
 8005336:	f7fb f89f 	bl	8000478 <__aeabi_fadd>
 800533a:	1c31      	adds	r1, r6, #0
 800533c:	f7fb fc5c 	bl	8000bf8 <__aeabi_fmul>
 8005340:	1c01      	adds	r1, r0, #0
 8005342:	1c20      	adds	r0, r4, #0
 8005344:	f7fb fdb2 	bl	8000eac <__aeabi_fsub>
 8005348:	1c06      	adds	r6, r0, #0
 800534a:	1c01      	adds	r1, r0, #0
 800534c:	1c20      	adds	r0, r4, #0
 800534e:	f7fb fc53 	bl	8000bf8 <__aeabi_fmul>
 8005352:	2180      	movs	r1, #128	@ 0x80
 8005354:	9002      	str	r0, [sp, #8]
 8005356:	05c9      	lsls	r1, r1, #23
 8005358:	1c30      	adds	r0, r6, #0
 800535a:	f7fb fda7 	bl	8000eac <__aeabi_fsub>
 800535e:	1c01      	adds	r1, r0, #0
 8005360:	9802      	ldr	r0, [sp, #8]
 8005362:	f7fb fa7b 	bl	800085c <__aeabi_fdiv>
 8005366:	9901      	ldr	r1, [sp, #4]
 8005368:	1c06      	adds	r6, r0, #0
 800536a:	1c20      	adds	r0, r4, #0
 800536c:	f7fb fc44 	bl	8000bf8 <__aeabi_fmul>
 8005370:	9901      	ldr	r1, [sp, #4]
 8005372:	f7fb f881 	bl	8000478 <__aeabi_fadd>
 8005376:	1c01      	adds	r1, r0, #0
 8005378:	1c30      	adds	r0, r6, #0
 800537a:	f7fb fd97 	bl	8000eac <__aeabi_fsub>
 800537e:	1c21      	adds	r1, r4, #0
 8005380:	f7fb fd94 	bl	8000eac <__aeabi_fsub>
 8005384:	1c01      	adds	r1, r0, #0
 8005386:	20fe      	movs	r0, #254	@ 0xfe
 8005388:	0580      	lsls	r0, r0, #22
 800538a:	f7fb fd8f 	bl	8000eac <__aeabi_fsub>
 800538e:	05eb      	lsls	r3, r5, #23
 8005390:	181b      	adds	r3, r3, r0
 8005392:	15da      	asrs	r2, r3, #23
 8005394:	2a00      	cmp	r2, #0
 8005396:	dc04      	bgt.n	80053a2 <__ieee754_powf+0x606>
 8005398:	0029      	movs	r1, r5
 800539a:	f000 f86b 	bl	8005474 <scalbnf>
 800539e:	1c39      	adds	r1, r7, #0
 80053a0:	e56a      	b.n	8004e78 <__ieee754_powf+0xdc>
 80053a2:	1c18      	adds	r0, r3, #0
 80053a4:	e7fb      	b.n	800539e <__ieee754_powf+0x602>
 80053a6:	20fe      	movs	r0, #254	@ 0xfe
 80053a8:	0580      	lsls	r0, r0, #22
 80053aa:	e50d      	b.n	8004dc8 <__ieee754_powf+0x2c>
 80053ac:	001cc471 	.word	0x001cc471
 80053b0:	005db3d6 	.word	0x005db3d6
 80053b4:	ff800000 	.word	0xff800000
 80053b8:	080057f4 	.word	0x080057f4
 80053bc:	3e53f142 	.word	0x3e53f142
 80053c0:	3e6c3255 	.word	0x3e6c3255
 80053c4:	3e8ba305 	.word	0x3e8ba305
 80053c8:	3eaaaaab 	.word	0x3eaaaaab
 80053cc:	3edb6db7 	.word	0x3edb6db7
 80053d0:	3f19999a 	.word	0x3f19999a
 80053d4:	40400000 	.word	0x40400000
 80053d8:	3f763800 	.word	0x3f763800
 80053dc:	3f76384f 	.word	0x3f76384f
 80053e0:	369dc3a0 	.word	0x369dc3a0
 80053e4:	080057e4 	.word	0x080057e4
 80053e8:	080057ec 	.word	0x080057ec
 80053ec:	bf800000 	.word	0xbf800000
 80053f0:	3338aa3c 	.word	0x3338aa3c
 80053f4:	43160000 	.word	0x43160000
 80053f8:	3f317200 	.word	0x3f317200
 80053fc:	3f317218 	.word	0x3f317218
 8005400:	35bfbe8c 	.word	0x35bfbe8c
 8005404:	3331bb4c 	.word	0x3331bb4c
 8005408:	35ddea0e 	.word	0x35ddea0e
 800540c:	388ab355 	.word	0x388ab355
 8005410:	3b360b61 	.word	0x3b360b61
 8005414:	3e2aaaab 	.word	0x3e2aaaab
 8005418:	429e      	cmp	r6, r3
 800541a:	d100      	bne.n	800541e <__ieee754_powf+0x682>
 800541c:	e512      	b.n	8004e44 <__ieee754_powf+0xa8>
 800541e:	2302      	movs	r3, #2
 8005420:	9302      	str	r3, [sp, #8]
 8005422:	1c20      	adds	r0, r4, #0
 8005424:	9503      	str	r5, [sp, #12]
 8005426:	f000 f821 	bl	800546c <fabsf>
 800542a:	22fe      	movs	r2, #254	@ 0xfe
 800542c:	00a3      	lsls	r3, r4, #2
 800542e:	089b      	lsrs	r3, r3, #2
 8005430:	0592      	lsls	r2, r2, #22
 8005432:	4293      	cmp	r3, r2
 8005434:	d002      	beq.n	800543c <__ieee754_powf+0x6a0>
 8005436:	2d00      	cmp	r5, #0
 8005438:	d000      	beq.n	800543c <__ieee754_powf+0x6a0>
 800543a:	e534      	b.n	8004ea6 <__ieee754_powf+0x10a>
 800543c:	2f00      	cmp	r7, #0
 800543e:	da04      	bge.n	800544a <__ieee754_powf+0x6ae>
 8005440:	1c01      	adds	r1, r0, #0
 8005442:	20fe      	movs	r0, #254	@ 0xfe
 8005444:	0580      	lsls	r0, r0, #22
 8005446:	f7fb fa09 	bl	800085c <__aeabi_fdiv>
 800544a:	9b04      	ldr	r3, [sp, #16]
 800544c:	2b00      	cmp	r3, #0
 800544e:	db00      	blt.n	8005452 <__ieee754_powf+0x6b6>
 8005450:	e4ba      	b.n	8004dc8 <__ieee754_powf+0x2c>
 8005452:	4b05      	ldr	r3, [pc, #20]	@ (8005468 <__ieee754_powf+0x6cc>)
 8005454:	18ed      	adds	r5, r5, r3
 8005456:	9b02      	ldr	r3, [sp, #8]
 8005458:	431d      	orrs	r5, r3
 800545a:	d000      	beq.n	800545e <__ieee754_powf+0x6c2>
 800545c:	e51b      	b.n	8004e96 <__ieee754_powf+0xfa>
 800545e:	1c01      	adds	r1, r0, #0
 8005460:	f7fb fd24 	bl	8000eac <__aeabi_fsub>
 8005464:	1c01      	adds	r1, r0, #0
 8005466:	e4e6      	b.n	8004e36 <__ieee754_powf+0x9a>
 8005468:	c0800000 	.word	0xc0800000

0800546c <fabsf>:
 800546c:	0040      	lsls	r0, r0, #1
 800546e:	0840      	lsrs	r0, r0, #1
 8005470:	4770      	bx	lr
	...

08005474 <scalbnf>:
 8005474:	0043      	lsls	r3, r0, #1
 8005476:	b570      	push	{r4, r5, r6, lr}
 8005478:	0002      	movs	r2, r0
 800547a:	000c      	movs	r4, r1
 800547c:	085d      	lsrs	r5, r3, #1
 800547e:	2b00      	cmp	r3, #0
 8005480:	d006      	beq.n	8005490 <scalbnf+0x1c>
 8005482:	21ff      	movs	r1, #255	@ 0xff
 8005484:	05c9      	lsls	r1, r1, #23
 8005486:	428d      	cmp	r5, r1
 8005488:	d303      	bcc.n	8005492 <scalbnf+0x1e>
 800548a:	1c01      	adds	r1, r0, #0
 800548c:	f7fa fff4 	bl	8000478 <__aeabi_fadd>
 8005490:	bd70      	pop	{r4, r5, r6, pc}
 8005492:	4208      	tst	r0, r1
 8005494:	d118      	bne.n	80054c8 <scalbnf+0x54>
 8005496:	2198      	movs	r1, #152	@ 0x98
 8005498:	05c9      	lsls	r1, r1, #23
 800549a:	f7fb fbad 	bl	8000bf8 <__aeabi_fmul>
 800549e:	4b19      	ldr	r3, [pc, #100]	@ (8005504 <scalbnf+0x90>)
 80054a0:	429c      	cmp	r4, r3
 80054a2:	db0d      	blt.n	80054c0 <scalbnf+0x4c>
 80054a4:	0002      	movs	r2, r0
 80054a6:	15c3      	asrs	r3, r0, #23
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	3b19      	subs	r3, #25
 80054ac:	4916      	ldr	r1, [pc, #88]	@ (8005508 <scalbnf+0x94>)
 80054ae:	428c      	cmp	r4, r1
 80054b0:	dd0c      	ble.n	80054cc <scalbnf+0x58>
 80054b2:	4b16      	ldr	r3, [pc, #88]	@ (800550c <scalbnf+0x98>)
 80054b4:	2800      	cmp	r0, #0
 80054b6:	da00      	bge.n	80054ba <scalbnf+0x46>
 80054b8:	4b15      	ldr	r3, [pc, #84]	@ (8005510 <scalbnf+0x9c>)
 80054ba:	4914      	ldr	r1, [pc, #80]	@ (800550c <scalbnf+0x98>)
 80054bc:	1c18      	adds	r0, r3, #0
 80054be:	e000      	b.n	80054c2 <scalbnf+0x4e>
 80054c0:	4914      	ldr	r1, [pc, #80]	@ (8005514 <scalbnf+0xa0>)
 80054c2:	f7fb fb99 	bl	8000bf8 <__aeabi_fmul>
 80054c6:	e7e3      	b.n	8005490 <scalbnf+0x1c>
 80054c8:	0e1b      	lsrs	r3, r3, #24
 80054ca:	e7ef      	b.n	80054ac <scalbnf+0x38>
 80054cc:	1919      	adds	r1, r3, r4
 80054ce:	29fe      	cmp	r1, #254	@ 0xfe
 80054d0:	dcef      	bgt.n	80054b2 <scalbnf+0x3e>
 80054d2:	2900      	cmp	r1, #0
 80054d4:	dd04      	ble.n	80054e0 <scalbnf+0x6c>
 80054d6:	4810      	ldr	r0, [pc, #64]	@ (8005518 <scalbnf+0xa4>)
 80054d8:	05c9      	lsls	r1, r1, #23
 80054da:	4010      	ands	r0, r2
 80054dc:	4308      	orrs	r0, r1
 80054de:	e7d7      	b.n	8005490 <scalbnf+0x1c>
 80054e0:	000b      	movs	r3, r1
 80054e2:	3316      	adds	r3, #22
 80054e4:	da05      	bge.n	80054f2 <scalbnf+0x7e>
 80054e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005514 <scalbnf+0xa0>)
 80054e8:	2800      	cmp	r0, #0
 80054ea:	da00      	bge.n	80054ee <scalbnf+0x7a>
 80054ec:	4b0b      	ldr	r3, [pc, #44]	@ (800551c <scalbnf+0xa8>)
 80054ee:	4909      	ldr	r1, [pc, #36]	@ (8005514 <scalbnf+0xa0>)
 80054f0:	e7e4      	b.n	80054bc <scalbnf+0x48>
 80054f2:	3119      	adds	r1, #25
 80054f4:	05c8      	lsls	r0, r1, #23
 80054f6:	21cc      	movs	r1, #204	@ 0xcc
 80054f8:	4b07      	ldr	r3, [pc, #28]	@ (8005518 <scalbnf+0xa4>)
 80054fa:	0589      	lsls	r1, r1, #22
 80054fc:	401a      	ands	r2, r3
 80054fe:	4310      	orrs	r0, r2
 8005500:	e7df      	b.n	80054c2 <scalbnf+0x4e>
 8005502:	46c0      	nop			@ (mov r8, r8)
 8005504:	ffff3cb0 	.word	0xffff3cb0
 8005508:	0000c350 	.word	0x0000c350
 800550c:	7149f2ca 	.word	0x7149f2ca
 8005510:	f149f2ca 	.word	0xf149f2ca
 8005514:	0da24260 	.word	0x0da24260
 8005518:	807fffff 	.word	0x807fffff
 800551c:	8da24260 	.word	0x8da24260

08005520 <with_errnof>:
 8005520:	b570      	push	{r4, r5, r6, lr}
 8005522:	000d      	movs	r5, r1
 8005524:	1c04      	adds	r4, r0, #0
 8005526:	f7ff fb21 	bl	8004b6c <__errno>
 800552a:	6005      	str	r5, [r0, #0]
 800552c:	1c20      	adds	r0, r4, #0
 800552e:	bd70      	pop	{r4, r5, r6, pc}

08005530 <xflowf>:
 8005530:	b510      	push	{r4, lr}
 8005532:	1c0b      	adds	r3, r1, #0
 8005534:	2800      	cmp	r0, #0
 8005536:	d002      	beq.n	800553e <xflowf+0xe>
 8005538:	2380      	movs	r3, #128	@ 0x80
 800553a:	061b      	lsls	r3, r3, #24
 800553c:	18cb      	adds	r3, r1, r3
 800553e:	1c18      	adds	r0, r3, #0
 8005540:	f7fb fb5a 	bl	8000bf8 <__aeabi_fmul>
 8005544:	2122      	movs	r1, #34	@ 0x22
 8005546:	f7ff ffeb 	bl	8005520 <with_errnof>
 800554a:	bd10      	pop	{r4, pc}

0800554c <__math_uflowf>:
 800554c:	2180      	movs	r1, #128	@ 0x80
 800554e:	b510      	push	{r4, lr}
 8005550:	0549      	lsls	r1, r1, #21
 8005552:	f7ff ffed 	bl	8005530 <xflowf>
 8005556:	bd10      	pop	{r4, pc}

08005558 <__math_oflowf>:
 8005558:	21e0      	movs	r1, #224	@ 0xe0
 800555a:	b510      	push	{r4, lr}
 800555c:	05c9      	lsls	r1, r1, #23
 800555e:	f7ff ffe7 	bl	8005530 <xflowf>
 8005562:	bd10      	pop	{r4, pc}

08005564 <_init>:
 8005564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005566:	46c0      	nop			@ (mov r8, r8)
 8005568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800556a:	bc08      	pop	{r3}
 800556c:	469e      	mov	lr, r3
 800556e:	4770      	bx	lr

08005570 <_fini>:
 8005570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005572:	46c0      	nop			@ (mov r8, r8)
 8005574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005576:	bc08      	pop	{r3}
 8005578:	469e      	mov	lr, r3
 800557a:	4770      	bx	lr
