#ifndef NV_DIALECT_HOPPER_TRANSFORMS_CODEPARTITIONUTILITY_H_
#define NV_DIALECT_HOPPER_TRANSFORMS_CODEPARTITIONUTILITY_H_

#include "triton/Analysis/Allocation.h"
#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/Transforms/Utility.h"
#include "triton/Dialect/TritonNvidiaGPU/IR/Dialect.h"

#include "Utility.h"
#include <algorithm>
#include <numeric>

namespace mlir {

namespace tt = mlir::triton;

enum class DataChannelKind : int {
  SMEM = 0,
  TMEM = 1,
  REG = 2,
  SMEMPost = 3,
  TMEMPost = 4
};

static inline std::string to_string(DataChannelKind k) {
  switch (k) {
  case DataChannelKind::SMEM:
    return "smem";
  case DataChannelKind::TMEM:
    return "tmem";
  case DataChannelKind::REG:
    return "reg";
  case DataChannelKind::SMEMPost:
    return "smem_post";
  case DataChannelKind::TMEMPost:
    return "tmem_post";
  }
  return "Unknown";
}

struct Channel {
public:
  using Relation = std::pair<int, SmallVector<int>>;

  Channel(int producer, SmallVector<int> &consumers, Operation *op,
          unsigned operandIdx, unsigned numBuffers, unsigned ID,
          DataChannelKind channelKind = DataChannelKind::SMEM)
      : relation(producer, consumers), op(op), operandIdx(operandIdx),
        _numBuffers(numBuffers), uniqID(ID), channelKind(channelKind) {}

  bool operator==(const Channel &c) {
    return relation == c.relation && operandIdx == c.operandIdx && op == c.op;
  }
  virtual ~Channel() = default;

  virtual Operation *getDstOp() { return op; }
  unsigned getDstOperandIdx() { return operandIdx; }
  Value getSrcOperand() { return op->getOperand(operandIdx); }
  virtual Operation *getSrcOp() { return getSrcOperand().getDefiningOp(); }
  virtual Operation *getAllocOp() { return nullptr; }
  virtual unsigned getNumBuffers() { return _numBuffers; }
  virtual Operation *getDstOpLast() { return nullptr; }
  virtual void getDstOps(SmallVector<Operation *> &dsts) {}

  Relation relation; // producer task Id, a list of consumer task Ids
  Operation *op;
  unsigned operandIdx;
  unsigned _numBuffers;
  DataChannelKind channelKind = DataChannelKind::SMEM;
  unsigned uniqID;
  std::string srcName; // Producer name captured at channel creation
};

// A few assumptions, a channel can have multiple consumers, but the consumers
// must be in the same region and the taskIds must be the same. We can have
// a representative consumer in the channel.
struct ChannelPost : Channel {
public:
  using Relation = std::pair<int, SmallVector<int>>;

  // source can be local_store, consumer can be gen5, ttg.memdesc_trans,
  // local_load
  ChannelPost(int producer, SmallVector<int> &consumers, Operation *allocOp,
              unsigned ID)
      : Channel(producer, consumers, nullptr, 0 /*operandIdx*/, 0, ID),
        allocOp(allocOp) {
    channelKind = DataChannelKind::SMEMPost;
  }

  bool operator==(const ChannelPost &c) {
    return relation == c.relation && allocOp == c.allocOp;
  }
  virtual ~ChannelPost() = default;

  virtual Operation *getSrcOp();
  virtual Operation *getDstOp();
  virtual Operation *getDstOpLast();
  virtual void getDstOps(SmallVector<Operation *> &dsts);
  virtual Operation *getAllocOp() { return allocOp; }
  virtual unsigned getNumBuffers();

  Operation *allocOp;
};

struct ReuseGroup {
  std::vector<unsigned> channelIDs;
  std::vector<Channel *> channels;
};

struct ReuseConfig {
  // Each ReuseGroup
  std::vector<ReuseGroup> groups;
  unsigned getGroupSize() { return groups.size(); }
  ReuseGroup *getGroup(unsigned idx) {
    assert(idx < groups.size());
    return &groups[idx];
  }
};

struct CommChannel {
  DenseMap<int, Value> tokens;
  // Producer barrier is only needed when the producer op itself can update the
  // barrier inline, such as the TMA load.
  std::optional<Value> producerBarrier;
  // Consumer barrier is only needed when the consumer op itself can update the
  // barrier inline, such as the TCGen5MMAOp.
  DenseMap<int, Value> consumerBarriers;
};

namespace ttng = ::mlir::triton::nvidia_gpu;
namespace triton {
namespace nvidia_gpu {
struct TmemDataChannel : Channel {
  ttng::TMEMAllocOp tmemAllocOp;
  ttng::TCGen5MMAOp tmemMmaOp;
  Operation *tmemProducerOp;

  TmemDataChannel(int producer, SmallVector<int> &consumers,
                  ttng::TMEMAllocOp tmemAllocOp, ttng::TCGen5MMAOp tmemMmaOp,
                  Operation *tmemLoadOp, unsigned operandIdx,
                  unsigned numBuffers, unsigned uniqID)
      : Channel(producer, consumers, tmemLoadOp, operandIdx, numBuffers,
                uniqID),
        tmemAllocOp(tmemAllocOp), tmemProducerOp(tmemAllocOp),
        tmemMmaOp(tmemMmaOp) {
    assert(consumers.size() == 1 &&
           "TmemDataChannel must have a single consumer");
    channelKind = DataChannelKind::TMEM;
  }

  ttng::TMEMAllocOp getTmemAllocOp() { return tmemAllocOp; }
  virtual Operation *getAllocOp() { return nullptr; }
  ttng::TCGen5MMAOp getMmaOp() { return tmemMmaOp; }
  virtual Operation *getSrcOp() { return tmemProducerOp; }
};

struct TmemDataChannelPost : Channel {
  bool isOperandD;
  bool isOperandDNoAcc;
  // When true, this channel is a same-iteration resource-hazard guard:
  // tmem_load (producer) → tmem_store (consumer). It ensures the tmem_load
  // finishes reading before the next iteration's tmem_store overwrites.
  // This is the reverse direction of the wrap-around data-flow channel.
  bool isSameIterGuard = false;
  Operation *allocOp;

  // Can be produced by tmem_store or operand D of gen5, consumed by tmem_load
  // or gen5
  TmemDataChannelPost(int producer, SmallVector<int> &consumers,
                      Operation *allocOp, bool isOperandD, bool isOperandDNoAcc,
                      unsigned uniqID)
      : Channel(producer, consumers, nullptr, 0 /*operandIdx*/, 0, uniqID),
        isOperandD(isOperandD), isOperandDNoAcc(isOperandDNoAcc),
        allocOp(allocOp) {
    assert(consumers.size() == 1 &&
           "TmemDataChannelPost must have a single consumer partition");
    channelKind = DataChannelKind::TMEMPost;
  }

  virtual Operation *getSrcOp();
  virtual Operation *getDstOp();
  virtual unsigned getNumBuffers();
  virtual Operation *getAllocOp() { return allocOp; }
  virtual Operation *getDstOpLast();
  virtual void getDstOps(SmallVector<Operation *> &dsts);
};
} // namespace nvidia_gpu
} // namespace triton

bool enclosing(scf::IfOp ifOp, Operation *op);
bool enclosing(scf::ForOp forOp, Operation *op);

/// Returns true if \p tmemAlloc has a MMAv5OpInterface user inside \p forOp
/// whose acc_dep token is a loop iter_arg of \p forOp and whose output
/// token is yielded back to the same iter_arg position. This indicates
/// the accumulator is reused across iterations and the buffer index
/// should not rotate within this loop.
bool hasLoopCarriedAccToken(Operation *tmemAlloc, scf::ForOp forOp);

// Return number of AccumCnts for the given ctrlOp. AccumCnts due to reuses
// will be at the end, we go through all ReuseGroups and if any channel in
// the group is nested under ctrlOp, we add one accumCnt for this group.
unsigned getAccumCnts(Operation *ctrlOp,
                      const DenseSet<Operation *> &regionsWithChannels,
                      ReuseConfig *config);

// We pass in groupIdx, if it is -1, we are getting accumCnt for a channel
// not in a reuse group, directly in ctrlOp. ctrlOp can be null if
// reuseGroupIdx >= 0.
unsigned getAccumArgIdx(scf::ForOp parentForOp, Operation *ctrlOp,
                        const DenseSet<Operation *> &regionsWithChannels,
                        ReuseConfig *config, int reuseGroupIdx);

void getReuseChannels(ReuseGroup *gruop, Operation *regionOp,
                      SmallVector<Operation *> &chList);

// Skip the accumCnt for unique channels.
unsigned getReuseAccumArgIdx(Operation *regionOp,
                             const DenseSet<Operation *> &regionsWithChannels,
                             ReuseConfig *config, int reuseGroupIdx);

SmallVector<Operation *>
getTaskTopRegion(triton::FuncOp funcOp, const SmallVector<Channel *> &channels);

void appendAccumCntsForOps(SmallVector<Operation *> &taskTopOps,
                           const SmallVector<Channel *> &channels,
                           DenseSet<Operation *> &regionsWithChannels,
                           ReuseConfig *config);

void collectRegionsWithChannels(const SmallVector<Channel *> &channels,
                                DenseSet<Operation *> &regionsWithChannels);
void collectRegionsWithChannelsPost(const SmallVector<Channel *> &channels,
                                    DenseSet<Operation *> &regionsWithChannels);
void insertAsyncCopy(
    triton::FuncOp funcOp,
    const DenseMap<Channel *, SmallVector<Channel *>>
        &channelsGroupedByProducers,
    const DenseMap<Channel *, Value> &bufferMap,
    DenseMap<Channel *, std::pair<Operation *, Operation *>> &copyOpMap,
    DenseSet<Operation *> &regionsWithChannels, ReuseConfig *config,
    bool isPost = false);

Value getAccumCount(OpBuilderWithAsyncTaskIds &builder, Operation *op,
                    const DenseSet<Operation *> &regionsWithChannels,
                    ReuseConfig *config, int reuseGroupIdx);
std::pair<Value, Value> getBufferIdxAndPhase(OpBuilderWithAsyncTaskIds &builder,
                                             Location loc, Value accumCnt,
                                             unsigned numBuffers);
void getBufferIdxAndPhase(OpBuilderWithAsyncTaskIds &builder, Operation *op,
                          unsigned numBuffers,
                          const DenseSet<Operation *> &regionsWithChannels,
                          Value &bufferIdx, Value &phase, ReuseConfig *config,
                          int reuseGroupIdx, Channel *ch);

Value getBarrierForPipelineStage(OpBuilderWithAsyncTaskIds &builder,
                                 Value barrierAlloc, Value bufferIdx);

Operation *optimizeTMALoads(OpBuilderWithAsyncTaskIds &builder,
                            SmallVector<tt::DescriptorLoadOp> &tmaLoads,
                            SmallVector<Value> &buffers, Value barrierAlloc,
                            Value bufferIdx, Value bufferIdxExtract,
                            Value phase, Operation *headProducer,
                            Operation *headConsumer,
                            Operation *headConsumerSameLevel,
                            ArrayRef<int> additionalConsumerTaskIds = {},
                            bool isPost = false);
void specializeRegion(triton::FuncOp funcOp, unsigned requestedRegisters);
Value createBufferView(OpBuilderWithAsyncTaskIds &builder, Value alloc,
                       Value idx);
void collectPostChannels(SmallVector<std::unique_ptr<Channel>> &channels,
                         triton::FuncOp &funcOp);

/// Generate a combined DOT graph showing key ops and channels side by side.
/// Left subgraph: Key operations with control flow structure.
/// Right subgraph: Channel connections between partitions.
/// Output can be rendered with Graphviz: dot -Tpng graph.dot -o graph.png
void dumpCombinedGraph(SmallVector<std::unique_ptr<Channel>> &channels,
                       triton::FuncOp funcOp, llvm::raw_ostream &os);

/// Generate a buffer liveness visualization for TMEM allocations using
/// pre-calculated liveness intervals from the memory planner.
/// @param allocs List of TMEM allocation operations
/// @param allocToIntervals Map from alloc operation to liveness interval
/// @param allocToChannel Map from alloc operation to associated channel
/// @param channels List of all channels (for finding all channels per alloc)
/// @param os Output stream for DOT format
void dumpTmemBufferLiveness(
    SmallVector<triton::nvidia_gpu::TMEMAllocOp> &allocs,
    DenseMap<Operation *, Interval<size_t>> &allocToIntervals,
    DenseMap<Operation *, triton::nvidia_gpu::TMemAllocation> &allocToSize,
    DenseMap<Operation *, triton::nvidia_gpu::TmemDataChannelPost *>
        &allocToChannel,
    SmallVector<Channel *> &channels, llvm::raw_ostream &os);

/// Generate a buffer liveness visualization for SMEM allocations using
/// pre-calculated liveness intervals from the memory planner.
/// @param bufferRange Map from buffer to liveness interval
/// @param channels List of all channels (for finding associated channels)
/// @param os Output stream for DOT format
void dumpSmemBufferLiveness(
    llvm::MapVector<Allocation::BufferId, std::pair<Interval<size_t>, size_t>>
        &bufferInfo,
    DenseMap<Allocation::BufferId, Operation *> &bufferOwners,
    SmallVector<Channel *> &channels, llvm::raw_ostream &os);

Operation *getSameLevelOp(Operation *p, Operation *c);
SmallVector<Operation *> getActualConsumers(Operation *consumerOp);
int channelInReuseGroup(Channel *channel, ReuseConfig *config,
                        bool reuseBarrier = true);
void fuseTcgen05CommitBarriers(triton::FuncOp &funcOp);
void doTMAStoreLowering(triton::FuncOp &funcOp);
bool appearsBefore(Operation *A, Operation *B);

// Verify that a 2-buffer reuse group is well-formed:
// - Exactly 2 channels, each with a single copy (getNumBuffers() == 1).
// - A dependency chain exists from one channel's consumer to the other's
//   producer.
// Returns true if valid; asserts on violations.
bool verifyReuseGroup2(ReuseGroup *group);

// For a verified 2-buffer reuse group, determine which channel is early (A)
// and which is late (B). Channel A is early if there is a data dependency
// chain from A's consumer to B's producer (A.consumer -> ... -> B.producer).
// Returns {earlyChannel, lateChannel}.
std::pair<Channel *, Channel *> orderReuseGroup2(ReuseGroup *group);

// Verify that a reuse group with N channels (N >= 2) is well-formed:
// - At least 2 channels, each with a single copy (getNumBuffers() == 1).
// - All producers are in the same block (so program order gives a total order).
bool verifyReuseGroupN(ReuseGroup *group);

// For a verified N-channel reuse group, order channels by program order of
// their producer ops (getSrcOp()). Returns a sorted vector where channels[0]
// is earliest and channels[N-1] is latest in program order.
SmallVector<Channel *> orderReuseGroupN(ReuseGroup *group);

// Given ordered channels {early, late} in a reuse group, determine
// whether we need to explicitly move late's producer_acquire to before early's
// producer.
// Returns false when late's consumer and early's producer are in the same
// partition AND early's producer appears before late's consumer in program
// order (partition-internal ordering guarantees correctness).
// Returns true otherwise (explicit synchronization needed).
bool needExplicitReuseWait(Channel *earlyChannel, Channel *lateChannel);

} // namespace mlir

#endif // NV_DIALECT_HOPPER_TRANSFORMS_CODEPARTITIONUTILITY_H_
