<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::TargetRegisterInfo Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::TargetRegisterInfo" --><!-- doxytag: inherits="llvm::MCRegisterInfo" -->
<p><a class="el" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...">TargetRegisterInfo</a> base class - We assume that the target defines a static array of TargetRegisterDesc objects that represent all of the machine registers that the target has.  
 <a href="classllvm_1_1TargetRegisterInfo.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::TargetRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1TargetRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1TargetRegisterInfo_inherit__map" id="llvm_1_1TargetRegisterInfo_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="15,5,164,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::TargetRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1TargetRegisterInfo__coll__graph.png" border="0" usemap="#llvm_1_1TargetRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1TargetRegisterInfo_coll__map" id="llvm_1_1TargetRegisterInfo_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="15,5,164,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1TargetRegisterInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <br class="typebreak"/>
<a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">regclass_iterator</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af7211f3bc08f7c206fb456527d83b1ed">getMinimalPhysRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT=<a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getMinimalPhysRegClass - Returns the Register Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg.  <a href="#af7211f3bc08f7c206fb456527d83b1ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">getAllocatableClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getAllocatableClass - Return the maximal subclass of the given register class that is alloctable, or NULL.  <a href="#aa573a1c4e113a51ce990eac6b25913a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a44736daa0bd6e64134c104ecebeec861">getAllocatableSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getAllocatableSet - Returns a bitset indexed by register number indicating if a register is allocatable or not.  <a href="#a44736daa0bd6e64134c104ecebeec861"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6638eb106558e0fc04b8cfdea71b59a3">getCostPerUse</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getCostPerUse - Return the additional cost of using this register instead of other registers in its class.  <a href="#a6638eb106558e0fc04b8cfdea71b59a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">isInAllocatableClass</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isInAllocatableClass - Return true if the register is in the allocation of any register class.  <a href="#aa3adf149b595b297d3acb46f7e3aa8ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">getSubRegIndexName</a> (<a class="el" href="classunsigned.html">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSubRegIndexName - Return the human-readable symbolic target-specific name for the specified SubRegIndex.  <a href="#a66f921176e810b56f96c25373f191f8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">getSubRegIndexLaneMask</a> (<a class="el" href="classunsigned.html">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSubRegIndexLaneMask - Return a bitmask representing the parts of a register that are covered by SubIdx.  <a href="#a42b2a131c499e5deb4b2ddc5582fb297"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">getCoveringLanes</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The lane masks returned by <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297" title="getSubRegIndexLaneMask - Return a bitmask representing the parts of a register that are covered by Su...">getSubRegIndexLaneMask()</a> above can only be used to determine if sub-registers overlap - they can't be used to determine if a set of sub-registers completely cover another sub-register.  <a href="#abfabab6dab1bb6dbf7330908c5f1c7e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">regsOverlap</a> (<a class="el" href="classunsigned.html">unsigned</a> regA, <a class="el" href="classunsigned.html">unsigned</a> regB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">regsOverlap - Returns true if the two registers are equal or alias each other.  <a href="#a4fac7ec2f43b802397b65018bda0040e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7d2b26ed3cdd4cee469fa067d4f17447">hasRegUnit</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasRegUnit - Returns true if Reg contains RegUnit.  <a href="#a7d2b26ed3cdd4cee469fa067d4f17447"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">getCalleeSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getCalleeSavedRegs - Return a null-terminated list of all of the callee saved registers on this target.  <a href="#a6801a273e861350b84268644b09a4783"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#af80b699a1e4d0769ba93da0273c2531c">getCallPreservedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getCallPreservedMask - Return a mask of call-preserved registers for the given calling convention on the current function.  <a href="#af80b699a1e4d0769ba93da0273c2531c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getReservedRegs - Returns a bitset indexed by physical register number indicating if a register is a special register that has particular uses and should be considered unavailable at all times, e.g.  <a href="#a82390447c4d818e9ba87147186f2bc9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#abf75c6e5ac95cf3236bc8e161961a960">adjustStackMapLiveOutMask</a> (uint32_t *Mask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Prior to adding the live-out mask to a stackmap or patchpoint instruction, provide the target the opportunity to adjust it (mainly to remove pseudo-registers that should be ignored).  <a href="#abf75c6e5ac95cf3236bc8e161961a960"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">getMatchingSuperReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getMatchingSuperReg - Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <a href="#ac2112296600ed4c01c2554d6dfb79f4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">getMatchingSuperRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *B, <a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getMatchingSuperRegClass - Return a subclass of the specified register class A so that each register in it has a sub-register of the specified sub-register index which is in the specified register class B.  <a href="#a9e02f92695e5d3efbcaae998f26449ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">getSubClassWithSubReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSubClassWithSubReg - Returns the largest legal sub-class of RC that supports the sub-register index Idx.  <a href="#a4031f241d28a0a91266e6d83de2758c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">composeSubRegIndices</a> (<a class="el" href="classunsigned.html">unsigned</a> a, <a class="el" href="classunsigned.html">unsigned</a> b) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">composeSubRegIndices - Return the subregister index you get from composing two subregister indices.  <a href="#a0ebdc56bddb36fb1a2e088f1ddd9eac2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aeb94d1d07ba0329ed522a4b833ef0ee3">composeSubRegIndexLaneMask</a> (<a class="el" href="classunsigned.html">unsigned</a> IdxA, <a class="el" href="classunsigned.html">unsigned</a> LaneMask) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when composing the subsubregisters with IdxA first.  <a href="#aeb94d1d07ba0329ed522a4b833ef0ee3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac0794c3a256229574adc89d3aff09c08">getCommonSuperRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCA, <a class="el" href="classunsigned.html">unsigned</a> SubA, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCB, <a class="el" href="classunsigned.html">unsigned</a> SubB, <a class="el" href="classunsigned.html">unsigned</a> &amp;PreA, <a class="el" href="classunsigned.html">unsigned</a> &amp;PreB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getCommonSuperRegClass - Find a common super-register class if it exists.  <a href="#ac0794c3a256229574adc89d3aff09c08"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">regclass_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register class iterators.  <a href="#a1e727502aaf54bbd6564e06f6c38f132"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">regclass_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">getNumRegClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> i) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegClass - Returns the register class associated with the enumeration value.  <a href="#a6e765860317332f714b0f7b447663632"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a13e59bbad63497b972f1a73e15e536de">getRegClassName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="namespacellvm.html#adf4d2174260d642aa0872cce5d084eecaea7081f1e62625ee2229a385645c9e3a">Class</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegClassName - Returns the name of the register class.  <a href="#a13e59bbad63497b972f1a73e15e536de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">getCommonSubClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *B) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getCommonSubClass - find the largest common subclass of A and B.  <a href="#a97605349dfd657633ef8afb8c1afa9a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0b3a814040f5e721a08d8b9b277b3fec">getPointerRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ARMAsmParser_8cpp.html#ad46e457485b0e36d5c628c68083f0a71">Kind</a>=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getPointerRegClass - Returns a <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> used for pointer values.  <a href="#a0b3a814040f5e721a08d8b9b277b3fec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9b32c0e7e180ae70b1e24695ad280b00">getCrossCopyRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getCrossCopyRegClass - Returns a legal register class to copy a register in the specified class to or from.  <a href="#a9b32c0e7e180ae70b1e24695ad280b00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae53bd82b842a33932dfbba0b44c7ce9a">getLargestLegalSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getLargestLegalSuperClass - Returns the largest super class of RC that is legal to use in the current sub-target and has the same spill size.  <a href="#ae53bd82b842a33932dfbba0b44c7ce9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#afe970f60219cf069303ba0a1bf66919f">getRegPressureLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegPressureLimit - Return the register pressure "high water mark" for the specific register class.  <a href="#afe970f60219cf069303ba0a1bf66919f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">getRegClassWeight</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the weight in units of pressure for this register class.  <a href="#a55dc7cf067f4fdc07a902ca0f3e3a87d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">getRegUnitWeight</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the weight in units of pressure for this register unit.  <a href="#ab1d52ba3366d25ff35ad6687bc5c0afd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">getNumRegPressureSets</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of dimensions of register pressure.  <a href="#a0f68bd50142729a84434a02436bb7b46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">getRegPressureSetName</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the name of this register unit pressure set.  <a href="#a3c2bb9e82e28af11ea7a7deaef40aea4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">getRegPressureSetLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register unit pressure limit for this dimension.  <a href="#a8ba26aeb1ab043b5907d811f14f9ccce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classint.html">int</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">getRegClassPressureSets</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the dimensions of register pressure impacted by this register class.  <a href="#a8705cbdb90fa57e99be882bf39c2983f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classint.html">int</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">getRegUnitPressureSets</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the dimensions of register pressure impacted by this register unit.  <a href="#a890f0083e12db63b68eb74781d16230e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7ae38a1eead06a8ca793c506c9c1a4c4">getRegAllocationHints</a> (<a class="el" href="classunsigned.html">unsigned</a> VirtReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt; Order, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt; &amp;Hints, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a list of 'hint' registers that the register allocator should try first when allocating a physical register for the virtual register VirtReg.  <a href="#a7ae38a1eead06a8ca793c506c9c1a4c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a70487e33df14ee5b71af53cef3d39669">updateRegAllocHint</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> NewReg, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">updateRegAllocHint - A callback to allow target a chance to update register allocation hints when a register is "changed" (e.g.  <a href="#a70487e33df14ee5b71af53cef3d39669"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#abb00f84ceb57e642996fcb44493db566">reverseLocalAssignment</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to reverse allocation order of local live ranges.  <a href="#abb00f84ceb57e642996fcb44493db566"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a507befa737231b5b99a8b1b563c36633">getCSRFirstUseCost</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow the target to override the cost of using a callee-saved register for the first time.  <a href="#a507befa737231b5b99a8b1b563c36633"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6dffe4b1c9f6b9f85a9448c1c8b16a9b">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">requiresRegisterScavenging - returns true if the target requires (and can make use of) the register scavenger.  <a href="#a6dffe4b1c9f6b9f85a9448c1c8b16a9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5822faad1476d8c4f7d6da249a0e6a1f">useFPForScavengingIndex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">useFPForScavengingIndex - returns true if the target wants to use frame pointer based accesses to spill to the scavenger emergency spill slot.  <a href="#a5822faad1476d8c4f7d6da249a0e6a1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a27f0c6b9dfbaa9e6a10f15768e772029">requiresFrameIndexScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">requiresFrameIndexScavenging - returns true if the target requires post PEI scavenging of registers for materializing frame index constants.  <a href="#a27f0c6b9dfbaa9e6a10f15768e772029"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1b80d824b4e3c38846e4d7b2b463867">requiresVirtualBaseRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">requiresVirtualBaseRegisters - Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers used for more efficient stack access.  <a href="#ab1b80d824b4e3c38846e4d7b2b463867"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a682bb9e1dd89cc28f032ee568aff0acb">hasReservedSpillSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classint.html">int</a> &amp;FrameIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasReservedSpillSlot - Return true if target has reserved a spill slot in the stack frame of the given function for the specified register.  <a href="#a682bb9e1dd89cc28f032ee568aff0acb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac6dee4ffc5865c1a7c0e64d1347f190a">trackLivenessAfterRegAlloc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">trackLivenessAfterRegAlloc - returns true if the live-ins should be tracked after register allocation.  <a href="#ac6dee4ffc5865c1a7c0e64d1347f190a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adf8e30b3e759b1283c5fbda668190ee6">needsStackRealignment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">needsStackRealignment - true if storage within the function requires the stack pointer to be aligned more than the normal calling convention calls for.  <a href="#adf8e30b3e759b1283c5fbda668190ee6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a62c3a08055fda404d8d0ce0f0daf5658">getFrameIndexInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getFrameIndexInstrOffset - Get the offset from the referenced frame index in the instruction, if there is one.  <a href="#a62c3a08055fda404d8d0ce0f0daf5658"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#adb2ad0d16e2091a054427ae1c399ad8f">needsFrameBaseReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">needsFrameBaseReg - Returns true if the instruction's frame index reference would be better served by a base register other than FP or SP.  <a href="#adb2ad0d16e2091a054427ae1c399ad8f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6ff3defd0102c3138e58d4e28e8e943f">materializeFrameBaseRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="classunsigned.html">unsigned</a> BaseReg, <a class="el" href="classint.html">int</a> FrameIdx, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx before insertion point I.  <a href="#a6ff3defd0102c3138e58d4e28e8e943f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5a18e21a6cec7e3eb39c67985dbcf194">resolveFrameIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> BaseReg, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">resolveFrameIndex - Resolve a frame index operand of an instruction to reference the indicated base register plus offset instead.  <a href="#a5a18e21a6cec7e3eb39c67985dbcf194"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aad213a9b56b9a7895843a4df38e588e0">isFrameOffsetLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> BaseReg, int64_t Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isFrameOffsetLegal - Determine whether a given base register plus offset immediate is encodable to resolve a frame index.  <a href="#aad213a9b56b9a7895843a4df38e588e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a496babb541bb625fbea5a69ad79e1bff">saveScavengerRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;UseMI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">saveScavengerRegister - Spill the register so it can be used by the register scavenger.  <a href="#a496babb541bb625fbea5a69ad79e1bff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a721dd019c7b707883aff3e01134a7134">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classint.html">int</a> SPAdj, <a class="el" href="classunsigned.html">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">eliminateFrameIndex - This method must be overriden to eliminate abstract frame indices from instructions which may use them.  <a href="#a721dd019c7b707883aff3e01134a7134"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a26ea140f64ae986e9d4a1e003b82a621">shouldCoalesce</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC, <a class="el" href="classunsigned.html">unsigned</a> SubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC, <a class="el" href="classunsigned.html">unsigned</a> DstSubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Subtarget Hooks.  <a href="#a26ea140f64ae986e9d4a1e003b82a621"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a2a4c228322f39803f16b2f49d18b0efe">getFrameRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug information queries.  <a href="#a2a4c228322f39803f16b2f49d18b0efe"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">isStackSlot</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register.  <a href="#acd7ff2004156240432b82c305aab07db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">stackSlot2Index</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">stackSlot2Index - Compute the frame index from a register value representing a stack slot.  <a href="#a419e521c9378d4d7b86fa6f2d8e440f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">index2StackSlot</a> (<a class="el" href="classint.html">int</a> FI)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">index2StackSlot - Convert a non-negative frame index to a stack slot register value.  <a href="#a420c6d2de82c6ca3240913a039f4f23b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isPhysicalRegister - Return true if the specified register number is in the physical register namespace.  <a href="#a055858b14215864ed367a8db6c19d6f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">isVirtualRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isVirtualRegister - Return true if the specified register number is in the virtual register namespace.  <a href="#ae62c5ea35b71f9020caa94340bc78f37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">virtReg2Index</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">virtReg2Index - Convert a virtual register number to a 0-based index.  <a href="#aa0f7275b32d79810c71102ca390273f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">index2VirtReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Index)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">index2VirtReg - Convert a 0-based index to a virtual register number.  <a href="#a70cd177cd3198c912817a21f373b5651"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3ce8914e912e98323a452ea37597d210">isImpreciseLaneMask</a> (<a class="el" href="classunsigned.html">unsigned</a> LaneMask)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the given lane mask is imprecise.  <a href="#a3ce8914e912e98323a452ea37597d210"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad02179673bd91b9556874410daa7145e">dumpReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> SubRegIndex=0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI=nullptr)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debugging helper: dump register in human readable form to <a class="el" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391" title="dbgs() - This returns a reference to a raw_ostream for debugging messages.">dbgs()</a> stream.  <a href="#ad02179673bd91b9556874410daa7145e"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6cb19789f969abd75e9d5601220a6b10">TargetRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *ID, <a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> RegClassBegin, <a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> RegClassEnd, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *SRINames, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *SRILaneMasks, <a class="el" href="classunsigned.html">unsigned</a> CoveringLanes)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">~TargetRegisterInfo</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">composeSubRegIndicesImpl</a> (<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overridden by TableGen in targets that have sub-registers.  <a href="#ab80aa87a64e6b7bc8bf5f62c9993d67b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a517ff54ab0407b863e2fd0bdfca16c73">composeSubRegIndexLaneMaskImpl</a> (<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overridden by TableGen in targets that have sub-registers.  <a href="#a517ff54ab0407b863e2fd0bdfca16c73"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...">TargetRegisterInfo</a> base class - We assume that the target defines a static array of TargetRegisterDesc objects that represent all of the machine registers that the target has. </p>
<p>As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00228">228</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>
</div><hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a5f3578b3db9bb49d5d3ac5d282b35034"></a><!-- doxytag: member="llvm::TargetRegisterInfo::regclass_iterator" ref="a5f3578b3db9bb49d5d3ac5d282b35034" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a>* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">llvm::TargetRegisterInfo::regclass_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">llvm::MCRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00230">230</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6cb19789f969abd75e9d5601220a6b10"></a><!-- doxytag: member="llvm::TargetRegisterInfo::TargetRegisterInfo" ref="a6cb19789f969abd75e9d5601220a6b10" args="(const TargetRegisterInfoDesc *ID, regclass_iterator RegClassBegin, regclass_iterator RegClassEnd, const char *const *SRINames, const unsigned *SRILaneMasks, unsigned CoveringLanes)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6cb19789f969abd75e9d5601220a6b10">TargetRegisterInfo::TargetRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *&#160;</td>
          <td class="paramname"><em>ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td>
          <td class="paramname"><em>RegClassBegin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td>
          <td class="paramname"><em>RegClassEnd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *&#160;</td>
          <td class="paramname"><em>SRINames</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>SRILaneMasks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>CoveringLanes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00024">24</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a5c5caef09edefc28aefe75a57b51e9e3"></a><!-- doxytag: member="llvm::TargetRegisterInfo::~TargetRegisterInfo" ref="a5c5caef09edefc28aefe75a57b51e9e3" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">TargetRegisterInfo::~TargetRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00035">35</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="abf75c6e5ac95cf3236bc8e161961a960"></a><!-- doxytag: member="llvm::TargetRegisterInfo::adjustStackMapLiveOutMask" ref="abf75c6e5ac95cf3236bc8e161961a960" args="(uint32_t *Mask) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetRegisterInfo.html#abf75c6e5ac95cf3236bc8e161961a960">llvm::TargetRegisterInfo::adjustStackMapLiveOutMask</a> </td>
          <td>(</td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prior to adding the live-out mask to a stackmap or patchpoint instruction, provide the target the opportunity to adjust it (mainly to remove pseudo-registers that should be ignored). </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00481">481</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb94d1d07ba0329ed522a4b833ef0ee3"></a><!-- doxytag: member="llvm::TargetRegisterInfo::composeSubRegIndexLaneMask" ref="aeb94d1d07ba0329ed522a4b833ef0ee3" args="(unsigned IdxA, unsigned LaneMask) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#aeb94d1d07ba0329ed522a4b833ef0ee3">llvm::TargetRegisterInfo::composeSubRegIndexLaneMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when composing the subsubregisters with IdxA first. </p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2" title="composeSubRegIndices - Return the subregister index you get from composing two subregister indices...">composeSubRegIndices()</a> </dd></dl>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00540">540</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00558">composeSubRegIndexLaneMaskImpl()</a>.</p>

</div>
</div>
<a class="anchor" id="a517ff54ab0407b863e2fd0bdfca16c73"></a><!-- doxytag: member="llvm::TargetRegisterInfo::composeSubRegIndexLaneMaskImpl" ref="a517ff54ab0407b863e2fd0bdfca16c73" args="(unsigned, unsigned) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a517ff54ab0407b863e2fd0bdfca16c73">llvm::TargetRegisterInfo::composeSubRegIndexLaneMaskImpl</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overridden by TableGen in targets that have sub-registers. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00558">558</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00540">composeSubRegIndexLaneMask()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ebdc56bddb36fb1a2e088f1ddd9eac2"></a><!-- doxytag: member="llvm::TargetRegisterInfo::composeSubRegIndices" ref="a0ebdc56bddb36fb1a2e088f1ddd9eac2" args="(unsigned a, unsigned b) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2">llvm::TargetRegisterInfo::composeSubRegIndices</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>composeSubRegIndices - Return the subregister index you get from composing two subregister indices. </p>
<p>The special null sub-register index composes as the identity.</p>
<p>If R:a:b is the same register as R:c, then composeSubRegIndices(a, b) returns c. Note that composeSubRegIndices does not tell you about illegal compositions. If R does not have a subreg a, or R:a does not have a subreg b, composeSubRegIndices doesn't tell you.</p>
<p>The <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> register Q0 has two D subregs dsub_0:D0 and dsub_1:D1. It also has ssub_0:S0 - ssub_3:S3 subregs. If you compose subreg indices dsub_1, ssub_0 you get ssub_2. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00531">531</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00552">composeSubRegIndicesImpl()</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00202">getCommonSuperRegClass()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00416">llvm::CoalescerPair::isCoalescable()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00069">llvm::MachineOperand::substVirtReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab80aa87a64e6b7bc8bf5f62c9993d67b"></a><!-- doxytag: member="llvm::TargetRegisterInfo::composeSubRegIndicesImpl" ref="ab80aa87a64e6b7bc8bf5f62c9993d67b" args="(unsigned, unsigned) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab80aa87a64e6b7bc8bf5f62c9993d67b">llvm::TargetRegisterInfo::composeSubRegIndicesImpl</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overridden by TableGen in targets that have sub-registers. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00552">552</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00531">composeSubRegIndices()</a>.</p>

</div>
</div>
<a class="anchor" id="ad02179673bd91b9556874410daa7145e"></a><!-- doxytag: member="llvm::TargetRegisterInfo::dumpReg" ref="ad02179673bd91b9556874410daa7145e" args="(unsigned Reg, unsigned SubRegIndex=0, const TargetRegisterInfo *TRI=nullptr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ad02179673bd91b9556874410daa7145e">TargetRegisterInfo::dumpReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubRegIndex</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Debugging helper: dump register in human readable form to <a class="el" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391" title="dbgs() - This returns a reference to a raw_ostream for debugging messages.">dbgs()</a> stream. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00300">300</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>.</p>

</div>
</div>
<a class="anchor" id="a721dd019c7b707883aff3e01134a7134"></a><!-- doxytag: member="llvm::TargetRegisterInfo::eliminateFrameIndex" ref="a721dd019c7b707883aff3e01134a7134" args="(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a721dd019c7b707883aff3e01134a7134">llvm::TargetRegisterInfo::eliminateFrameIndex</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>eliminateFrameIndex - This method must be overriden to eliminate abstract frame indices from instructions which may use them. </p>
<p>The instruction referenced by the iterator contains an MO_FrameIndex operand which must be eliminated by this method. This method may modify or replace the specified instruction, as long as it keeps the iterator pointing at the finished product. SPAdj is the SP adjustment due to call frame setup instruction. FIOperandNum is the FI operand number. </p>

<p>Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00364">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="aa573a1c4e113a51ce990eac6b25913a0"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getAllocatableClass" ref="aa573a1c4e113a51ce990eac6b25913a0" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa573a1c4e113a51ce990eac6b25913a0">TargetRegisterInfo::getAllocatableClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getAllocatableClass - Return the maximal subclass of the given register class that is alloctable, or NULL. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00088">88</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MathExtras_8h_source.html#l00109">llvm::countTrailingZeros()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">getNumRegClasses()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00606">getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00153">llvm::TargetRegisterClass::getSubClassMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00102">llvm::TargetRegisterClass::isAllocatable()</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00139">getAllocatableSet()</a>.</p>

</div>
</div>
<a class="anchor" id="a44736daa0bd6e64134c104ecebeec861"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getAllocatableSet" ref="a44736daa0bd6e64134c104ecebeec861" args="(const MachineFunction &amp;MF, const TargetRegisterClass *RC=nullptr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a44736daa0bd6e64134c104ecebeec861">TargetRegisterInfo::getAllocatableSet</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getAllocatableSet - Returns a bitset indexed by register number indicating if a register is allocatable or not. </p>
<p>If a register class is specified, returns the subset for the class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00139">139</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00298">llvm::BitVector::flip()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00088">getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00131">getAllocatableSetForRC()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00368">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00597">regclass_begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00598">regclass_end()</a>, and <a class="el" href="PDBTypes_8h_source.html#l00228">llvm::Reserved</a>.</p>

<p>Referenced by <a class="el" href="MipsDelaySlotFiller_8cpp_source.html#l00275">addLiveInRegs()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00113">llvm::AggressiveAntiDepBreaker::AggressiveAntiDepBreaker()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00364">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a6801a273e861350b84268644b09a4783"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getCalleeSavedRegs" ref="a6801a273e861350b84268644b09a4783" args="(const MachineFunction *MF) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">llvm::TargetRegisterInfo::getCalleeSavedRegs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getCalleeSavedRegs - Return a null-terminated list of all of the callee saved registers on this target. </p>
<p>The register should be in the order of desired callee-save stack frame offset. The first register is closest to the incoming stack pointer if stack grows down, and vice versa. </p>

<p>Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00388">DoesModifyCalleeSavedReg()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00112">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00575">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00544">isACalleeSavedRegister()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00065">llvm::SystemZFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00041">llvm::CriticalAntiDepBreaker::StartBlock()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00141">llvm::AggressiveAntiDepBreaker::StartBlock()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01992">llvm::tryFoldSPUpdateIntoPushPop()</a>.</p>

</div>
</div>
<a class="anchor" id="af80b699a1e4d0769ba93da0273c2531c"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getCallPreservedMask" ref="af80b699a1e4d0769ba93da0273c2531c" args="(const MachineFunction &amp;MF, CallingConv::ID) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#af80b699a1e4d0769ba93da0273c2531c">llvm::TargetRegisterInfo::getCallPreservedMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getCallPreservedMask - Return a mask of call-preserved registers for the given calling convention on the current function. </p>
<p>The mask should include all call-preserved aliases. This is used by the register allocator to determine which registers can be live across a call.</p>
<p>The mask is an array containing (TRI::getNumRegs()+31)/32 entries. A set bit indicates that all bits of the corresponding register are preserved across the function call. The bit mask is expected to be sub-register complete, i.e. if A is preserved, so are all its sub-registers.</p>
<p>Bits are numbered from the LSB, so the bit for physical register Reg can be found as (Mask[Reg / 32] &gt;&gt; Reg % 32) &amp; 1.</p>
<p>A NULL pointer means that no register mask will be used, and call instructions should use implicit-def operands to indicate call clobbered registers. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00466">466</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MipsISelLowering_8cpp_source.html#l02496">llvm::MipsTargetLowering::getOpndList()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01009">llvm::SystemZTargetLowering::LowerCall()</a>, and <a class="el" href="FastISel_8cpp_source.html#l00714">llvm::FastISel::selectPatchpoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a97605349dfd657633ef8afb8c1afa9a6"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getCommonSubClass" ref="a97605349dfd657633ef8afb8c1afa9a6" args="(const TargetRegisterClass *A, const TargetRegisterClass *B) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a97605349dfd657633ef8afb8c1afa9a6">TargetRegisterInfo::getCommonSubClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getCommonSubClass - find the largest common subclass of A and B. </p>
<p>Return NULL if there is no common subclass. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00172">172</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00162">firstCommonClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00153">llvm::TargetRegisterClass::getSubClassMask()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="LiveStackAnalysis_8cpp_source.html#l00060">llvm::LiveStacks::getOrCreateInterval()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01112">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00319">llvm::CoalescerPair::setRegisters()</a>, and <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00511">shareSameRegisterFile()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0794c3a256229574adc89d3aff09c08"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getCommonSuperRegClass" ref="ac0794c3a256229574adc89d3aff09c08" args="(const TargetRegisterClass *RCA, unsigned SubA, const TargetRegisterClass *RCB, unsigned SubB, unsigned &amp;PreA, unsigned &amp;PreB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac0794c3a256229574adc89d3aff09c08">TargetRegisterInfo::getCommonSuperRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RCA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RCB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PreA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PreB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getCommonSuperRegClass - Find a common super-register class if it exists. </p>
<p>Find a register class, SuperRC and two sub-register indices, PreA and PreB, such that:</p>
<p>1. PreA + SubA == PreB + SubB (using <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0ebdc56bddb36fb1a2e088f1ddd9eac2" title="composeSubRegIndices - Return the subregister index you get from composing two subregister indices...">composeSubRegIndices()</a>), and</p>
<p>2. For all Reg in SuperRC: Reg:PreA in RCA and Reg:PreB in RCB, and</p>
<p>3. SuperRC-&gt;getSize() &gt;= max(RCA-&gt;getSize(), RCB-&gt;getSize()).</p>
<p>SuperRC will be chosen such that no super-class of SuperRC satisfies the requirements, and there is no register class with a smaller spill size that satisfies the requirements.</p>
<p>SubA and SubB must not be 0. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab" title="getMatchingSuperRegClass - Return a subclass of the specified register class A so that each register ...">getMatchingSuperRegClass()</a> instead.</p>
<p>Either of the PreA and PreB sub-register indices may be returned as 0. In that case, the returned register class will be a sub-class of the corresponding argument register class.</p>
<p>The function returns NULL if no register class can be found. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00202">202</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00531">composeSubRegIndices()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00162">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00908">llvm::SuperRegClassIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00576">std::swap()</a>.</p>

<p>Referenced by <a class="el" href="RegisterCoalescer_8cpp_source.html#l00319">llvm::CoalescerPair::setRegisters()</a>, and <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00511">shareSameRegisterFile()</a>.</p>

</div>
</div>
<a class="anchor" id="a6638eb106558e0fc04b8cfdea71b59a3"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getCostPerUse" ref="a6638eb106558e0fc04b8cfdea71b59a3" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6638eb106558e0fc04b8cfdea71b59a3">llvm::TargetRegisterInfo::getCostPerUse</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getCostPerUse - Return the additional cost of using this register instead of other registers in its class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00333">333</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00211">llvm::TargetRegisterInfoDesc::CostPerUse</a>.</p>

</div>
</div>
<a class="anchor" id="abfabab6dab1bb6dbf7330908c5f1c7e3"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getCoveringLanes" ref="abfabab6dab1bb6dbf7330908c5f1c7e3" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3">llvm::TargetRegisterInfo::getCoveringLanes</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The lane masks returned by <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297" title="getSubRegIndexLaneMask - Return a bitmask representing the parts of a register that are covered by Su...">getSubRegIndexLaneMask()</a> above can only be used to determine if sub-registers overlap - they can't be used to determine if a set of sub-registers completely cover another sub-register. </p>
<p>The <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> general purpose registers have two lanes corresponding to the sub_8bit and sub_8bit_hi sub-registers. Both sub_32bit and sub_16bit have lane masks '3', but the sub_16bit sub-register doesn't fully cover the sub_32bit sub-register.</p>
<p>On the other hand, the <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> NEON lanes fully cover their registers: The dsub_0 sub-register is completely covered by the ssub_0 and ssub_1 lanes. This is related to the CoveredBySubRegs property on register definitions.</p>
<p>This function returns a bit mask of lanes that completely cover their sub-registers. More precisely, given:</p>
<p>Covering = <a class="el" href="classllvm_1_1TargetRegisterInfo.html#abfabab6dab1bb6dbf7330908c5f1c7e3" title="The lane masks returned by getSubRegIndexLaneMask() above can only be used to determine if sub-regist...">getCoveringLanes()</a>; MaskA = getSubRegIndexLaneMask(SubA); MaskB = getSubRegIndexLaneMask(SubB);</p>
<p>If (MaskA &amp; ~(MaskB &amp; Covering)) == 0, then SubA is completely covered by SubB. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00412">412</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b32c0e7e180ae70b1e24695ad280b00"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getCrossCopyRegClass" ref="a9b32c0e7e180ae70b1e24695ad280b00" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9b32c0e7e180ae70b1e24695ad280b00">llvm::TargetRegisterInfo::getCrossCopyRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getCrossCopyRegClass - Returns a legal register class to copy a register in the specified class to or from. </p>
<p>If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between a two registers of the specified class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00636">636</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a507befa737231b5b99a8b1b563c36633"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getCSRFirstUseCost" ref="a507befa737231b5b99a8b1b563c36633" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a507befa737231b5b99a8b1b563c36633">llvm::TargetRegisterInfo::getCSRFirstUseCost</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Allow the target to override the cost of using a callee-saved register for the first time. </p>
<p>Default value of 0 means we will use a callee-saved register if it is available. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00735">735</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a62c3a08055fda404d8d0ce0f0daf5658"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getFrameIndexInstrOffset" ref="a62c3a08055fda404d8d0ce0f0daf5658" args="(const MachineInstr *MI, int Idx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual int64_t <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a62c3a08055fda404d8d0ce0f0daf5658">llvm::TargetRegisterInfo::getFrameIndexInstrOffset</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getFrameIndexInstrOffset - Get the offset from the referenced frame index in the instruction, if there is one. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00789">789</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a4c228322f39803f16b2f49d18b0efe"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getFrameRegister" ref="a2a4c228322f39803f16b2f49d18b0efe" args="(const MachineFunction &amp;MF) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a2a4c228322f39803f16b2f49d18b0efe">llvm::TargetRegisterInfo::getFrameRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Debug information queries. </p>
<p>getFrameRegister - This method should return the register used as a base for values allocated in the current stack frame. </p>

<p>Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l01280">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00300">llvm::MipsAsmPrinter::emitFrameDirective()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00042">llvm::TargetFrameLowering::getFrameIndexReference()</a>, <a class="el" href="DwarfUnit_8cpp_source.html#l00062">llvm::DIEDwarfExpression::isFrameRegister()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00278">llvm::DwarfCompileUnit::updateSubprogramScopeDIE()</a>.</p>

</div>
</div>
<a class="anchor" id="ae53bd82b842a33932dfbba0b44c7ce9a"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getLargestLegalSuperClass" ref="ae53bd82b842a33932dfbba0b44c7ce9a" args="(const TargetRegisterClass *RC, const MachineFunction &amp;) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae53bd82b842a33932dfbba0b44c7ce9a">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getLargestLegalSuperClass - Returns the largest super class of RC that is legal to use in the current sub-target and has the same spill size. </p>
<p>The returned register class can be used to create virtual registers which means that all its registers can be copied and spilled. </p>
<p>The default implementation is very conservative and doesn't allow the register allocator to inflate register classes. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00645">645</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">llvm::MachineRegisterInfo::recomputeRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2112296600ed4c01c2554d6dfb79f4c"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getMatchingSuperReg" ref="ac2112296600ed4c01c2554d6dfb79f4c" args="(unsigned Reg, unsigned SubIdx, const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac2112296600ed4c01c2554d6dfb79f4c">llvm::TargetRegisterInfo::getMatchingSuperReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getMatchingSuperReg - Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00485">485</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">llvm::TargetRegisterClass::MC</a>.</p>

<p>Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00044">copyHint()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01534">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00726">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01265">emitAlignedDPRCS2Restores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01105">emitAlignedDPRCS2Spills()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01232">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04143">getCorrespondingDRegAndLane()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04411">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10679">llvm::PPCTargetLowering::getRegForInlineAsmConstraint()</a>, and <a class="el" href="RegisterCoalescer_8cpp_source.html#l00319">llvm::CoalescerPair::setRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e02f92695e5d3efbcaae998f26449ab"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getMatchingSuperRegClass" ref="a9e02f92695e5d3efbcaae998f26449ab" args="(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a9e02f92695e5d3efbcaae998f26449ab">TargetRegisterInfo::getMatchingSuperRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getMatchingSuperRegClass - Return a subclass of the specified register class A so that each register in it has a sub-register of the specified sub-register index which is in the specified register class B. </p>
<p>TableGen will synthesize missing A sub-classes. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00186">186</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00162">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00153">llvm::TargetRegisterClass::getSubClassMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00908">llvm::SuperRegClassIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01112">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00319">llvm::CoalescerPair::setRegisters()</a>, and <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00511">shareSameRegisterFile()</a>.</p>

</div>
</div>
<a class="anchor" id="af7211f3bc08f7c206fb456527d83b1ed"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getMinimalPhysRegClass" ref="af7211f3bc08f7c206fb456527d83b1ed" args="(unsigned Reg, MVT VT=MVT::Other) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1TargetRegisterInfo.html#af7211f3bc08f7c206fb456527d83b1ed">TargetRegisterInfo::getMinimalPhysRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em> = <code><a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getMinimalPhysRegClass - Returns the Register Class of a physical register of the given type, picking the most sub register class of the right type that contains this physreg. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">112</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00078">llvm::TargetRegisterClass::contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00127">llvm::TargetRegisterClass::hasSubClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00106">llvm::TargetRegisterClass::hasType()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">isPhysicalRegister()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00597">regclass_begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00598">regclass_end()</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00084">llvm::DwarfExpression::AddMachineRegPiece()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01007">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01280">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00112">llvm::MipsFrameLowering::estimateStackSize()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00445">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01627">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01382">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00582">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00409">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01484">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l01342">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a31a901f12fea3fdd4fb7cdffbe494842"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getNumRegClasses" ref="a31a901f12fea3fdd4fb7cdffbe494842" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">llvm::TargetRegisterInfo::getNumRegClasses</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1MCRegisterInfo.html#a3682921f3ab9d40220d90e8b1e2f8422">llvm::MCRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">600</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00597">regclass_begin()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00598">regclass_end()</a>.</p>

<p>Referenced by <a class="el" href="TargetLoweringBase_8cpp_source.html#l01172">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00162">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00088">getAllocatableClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00606">getRegClass()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00044">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f68bd50142729a84434a02436bb7b46"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getNumRegPressureSets" ref="a0f68bd50142729a84434a02436bb7b46" args="() const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">llvm::TargetRegisterInfo::getNumRegPressureSets</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the number of dimensions of register pressure. </p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00177">llvm::RegPressureTracker::init()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00289">llvm::RegPressureTracker::initLiveThru()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b3a814040f5e721a08d8b9b277b3fec"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getPointerRegClass" ref="a0b3a814040f5e721a08d8b9b277b3fec" args="(const MachineFunction &amp;MF, unsigned Kind=0) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0b3a814040f5e721a08d8b9b277b3fec">llvm::TargetRegisterInfo::getPointerRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Kind</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getPointerRegClass - Returns a <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> used for pointer values. </p>
<p>If a target supports multiple different pointer register classes, kind specifies which one is indicated. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00626">626</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="TargetInstrInfo_8cpp_source.html#l00044">llvm::TargetInstrInfo::getRegClass()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01047">llvm::MachineInstr::getRegClassConstraint()</a>.</p>

</div>
</div>
<a class="anchor" id="a7ae38a1eead06a8ca793c506c9c1a4c4"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegAllocationHints" ref="a7ae38a1eead06a8ca793c506c9c1a4c4" args="(unsigned VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=nullptr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7ae38a1eead06a8ca793c506c9c1a4c4">TargetRegisterInfo::getRegAllocationHints</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VirtReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>Order</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Hints</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a list of 'hint' registers that the register allocator should try first when allocating a physical register for the virtual register VirtReg. </p>
<p>These registers are effectively moved to the front of the allocation order.</p>
<p>The Order argument is the allocation order for VirtReg's register class as returned from <a class="el" href="classllvm_1_1RegisterClassInfo.html#a3812bd10f638bd6a46451e9e82bf1ca8" title="getOrder - Returns the preferred allocation order for RC.">RegisterClassInfo::getOrder()</a>. The hint registers must come from Order, and they must not be reserved.</p>
<p>The default implementation of this function can resolve target-independent hints provided to MRI::setRegAllocationHint with HintType == 0. Targets that override this function should defer to the default implementation if they have no reason to change the allocation order for VirtReg. There may be target-independent hints. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00265">265</a> of file <a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="ArrayRef_8h_source.html#l00120">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00121">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00098">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00632">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">isPhysicalRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00745">llvm::MachineRegisterInfo::isReserved()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">isVirtualRegister()</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="AllocationOrder_8cpp_source.html#l00030">llvm::AllocationOrder::AllocationOrder()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e765860317332f714b0f7b447663632"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegClass" ref="a6e765860317332f714b0f7b447663632" args="(unsigned i) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">llvm::TargetRegisterInfo::getRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRegClass - Returns the register class associated with the enumeration value. </p>
<p>See class <a class="el" href="classllvm_1_1MCOperandInfo.html" title="This holds information about one operand of a machine instruction, indicating the register class for ...">MCOperandInfo</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MCRegisterInfo.html#ac07ebfa86b4d5bf5386e1ac07d62b2bd">llvm::MCRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00606">606</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">getNumRegClasses()</a>.</p>

<p>Referenced by <a class="el" href="TargetLoweringBase_8cpp_source.html#l01172">llvm::TargetLoweringBase::findRepresentativeClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00162">firstCommonClass()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00088">getAllocatableClass()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00275">GetCostForDef()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00044">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01047">llvm::MachineInstr::getRegClassConstraint()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a13e59bbad63497b972f1a73e15e536de"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegClassName" ref="a13e59bbad63497b972f1a73e15e536de" args="(const TargetRegisterClass *Class) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a13e59bbad63497b972f1a73e15e536de">llvm::TargetRegisterInfo::getRegClassName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>Class</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRegClassName - Returns the name of the register class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00612">612</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00044">llvm::TargetRegisterClass::MC</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00411">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="LiveStackAnalysis_8cpp_source.html#l00078">llvm::LiveStacks::print()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00120">llvm::VirtRegMap::print()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a8705cbdb90fa57e99be882bf39c2983f"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegClassPressureSets" ref="a8705cbdb90fa57e99be882bf39c2983f" args="(const TargetRegisterClass *RC) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classint.html">int</a>* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">llvm::TargetRegisterInfo::getRegClassPressureSets</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the dimensions of register pressure impacted by this register class. </p>
<p>Returns a -1 terminated array of pressure set IDs. </p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00156">llvm::RegisterClassInfo::computePSetLimit()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l01006">llvm::PSetIterator::PSetIterator()</a>.</p>

</div>
</div>
<a class="anchor" id="a55dc7cf067f4fdc07a902ca0f3e3a87d"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegClassWeight" ref="a55dc7cf067f4fdc07a902ca0f3e3a87d" args="(const TargetRegisterClass *RC) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegClassWeight.html">RegClassWeight</a>&amp; <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">llvm::TargetRegisterInfo::getRegClassWeight</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the weight in units of pressure for this register class. </p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00156">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01006">llvm::PSetIterator::PSetIterator()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00766">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>.</p>

</div>
</div>
<a class="anchor" id="afe970f60219cf069303ba0a1bf66919f"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegPressureLimit" ref="afe970f60219cf069303ba0a1bf66919f" args="(const TargetRegisterClass *RC, MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#afe970f60219cf069303ba0a1bf66919f">llvm::TargetRegisterInfo::getRegPressureLimit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRegPressureLimit - Return the register pressure "high water mark" for the specific register class. </p>
<p>The scheduler is in high register pressure mode (for the specific register class) if it goes over the limit.</p>
<p>Note: this is the old register pressure model that relies on a manually specified representative register class per value type. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00658">658</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00044">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a8ba26aeb1ab043b5907d811f14f9ccce"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegPressureSetLimit" ref="a8ba26aeb1ab043b5907d811f14f9ccce" args="(const MachineFunction &amp;MF, unsigned Idx) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">llvm::TargetRegisterInfo::getRegPressureSetLimit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the register unit pressure limit for this dimension. </p>
<p>This limit must be adjusted dynamically for reserved registers. </p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00156">llvm::RegisterClassInfo::computePSetLimit()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c2bb9e82e28af11ea7a7deaef40aea4"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegPressureSetName" ref="a3c2bb9e82e28af11ea7a7deaef40aea4" args="(unsigned Idx) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">llvm::TargetRegisterInfo::getRegPressureSetName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the name of this register unit pressure set. </p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00044">llvm::dumpRegSetPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00759">llvm::RegPressureTracker::getMaxUpwardPressureDelta()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00412">llvm::ConvergingVLIWScheduler::traceCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02245">llvm::GenericSchedulerBase::traceCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02565">llvm::GenericScheduler::tryCandidate()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00927">llvm::ScheduleDAGMILive::updateScheduledPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a890f0083e12db63b68eb74781d16230e"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegUnitPressureSets" ref="a890f0083e12db63b68eb74781d16230e" args="(unsigned RegUnit) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classint.html">int</a>* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a890f0083e12db63b68eb74781d16230e">llvm::TargetRegisterInfo::getRegUnitPressureSets</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the dimensions of register pressure impacted by this register unit. </p>
<p>Returns a -1 terminated array of pressure set IDs. </p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l01006">llvm::PSetIterator::PSetIterator()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1d52ba3366d25ff35ad6687bc5c0afd"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getRegUnitWeight" ref="ab1d52ba3366d25ff35ad6687bc5c0afd" args="(unsigned RegUnit) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1d52ba3366d25ff35ad6687bc5c0afd">llvm::TargetRegisterInfo::getRegUnitWeight</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the weight in units of pressure for this register unit. </p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l01006">llvm::PSetIterator::PSetIterator()</a>.</p>

</div>
</div>
<a class="anchor" id="a82390447c4d818e9ba87147186f2bc9a"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getReservedRegs" ref="a82390447c4d818e9ba87147186f2bc9a" args="(const MachineFunction &amp;MF) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getReservedRegs - Returns a bitset indexed by physical register number indicating if a register is a special register that has particular uses and should be considered unavailable at all times, e.g. </p>
<p>SP, RA. This is used by register scavenger to determine what registers are free. </p>

<p>Referenced by <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01007">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">llvm::MachineRegisterInfo::freezeReservedRegs()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00139">getAllocatableSet()</a>.</p>

</div>
</div>
<a class="anchor" id="a4031f241d28a0a91266e6d83de2758c7"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getSubClassWithSubReg" ref="a4031f241d28a0a91266e6d83de2758c7" args="(const TargetRegisterClass *RC, unsigned Idx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4031f241d28a0a91266e6d83de2758c7">llvm::TargetRegisterInfo::getSubClassWithSubReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSubClassWithSubReg - Returns the largest legal sub-class of RC that supports the sub-register index Idx. </p>
<p>If no such sub-class exists, return NULL. If all registers in RC already have an Idx sub-register, return RC.</p>
<p>TableGen generates a version of this function that is good enough in most cases. Targets can override if they have constraints that TableGen doesn't understand. For example, the x86 sub_8bit sub-register index is supported by the full GR32 register class in 64-bit mode, but only by the GR32_ABCD regiister class in 32-bit mode.</p>
<p>TableGen will synthesize missing RC sub-classes. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00512">512</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="FastISel_8cpp_source.html#l01979">llvm::FastISel::fastEmitInst_extractsubreg()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01112">llvm::MachineInstr::getRegClassConstraintEffect()</a>.</p>

</div>
</div>
<a class="anchor" id="a42b2a131c499e5deb4b2ddc5582fb297"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getSubRegIndexLaneMask" ref="a42b2a131c499e5deb4b2ddc5582fb297" args="(unsigned SubIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297">llvm::TargetRegisterInfo::getSubRegIndexLaneMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSubRegIndexLaneMask - Return a bitmask representing the parts of a register that are covered by SubIdx. </p>
<p>Lane masks for sub-register indices are similar to register units for physical registers. The individual bits in a lane mask can't be assigned any specific meaning. They can be used to check if two sub-register indices overlap.</p>
<p>If the target has a register such that:</p>
<p>getSubReg(Reg, A) overlaps getSubReg(Reg, B)</p>
<p>then:</p>
<p>(getSubRegIndexLaneMask(A) &amp; getSubRegIndexLaneMask(B)) != 0</p>
<p>The converse is not necessarily true. If two lane masks have a common bit, the corresponding sub-registers may not overlap, but it can be assumed that they usually will. SubIdx == 0 is allowed, it has the lane mask ~0u. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00371">371</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00375">llvm::MCRegisterInfo::getNumSubRegIndices()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00639">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00053">llvm::LiveRangeCalc::calculate()</a>, and <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00498">llvm::LiveIntervals::shrinkToUses()</a>.</p>

</div>
</div>
<a class="anchor" id="a66f921176e810b56f96c25373f191f8b"></a><!-- doxytag: member="llvm::TargetRegisterInfo::getSubRegIndexName" ref="a66f921176e810b56f96c25373f191f8b" args="(unsigned SubIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a66f921176e810b56f96c25373f191f8b">llvm::TargetRegisterInfo::getSubRegIndexName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSubRegIndexName - Return the human-readable symbolic target-specific name for the specified SubRegIndex. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00345">345</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00375">llvm::MCRegisterInfo::getNumSubRegIndices()</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00037">llvm::PrintReg::print()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d2b26ed3cdd4cee469fa067d4f17447"></a><!-- doxytag: member="llvm::TargetRegisterInfo::hasRegUnit" ref="a7d2b26ed3cdd4cee469fa067d4f17447" args="(unsigned Reg, unsigned RegUnit) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a7d2b26ed3cdd4cee469fa067d4f17447">llvm::TargetRegisterInfo::hasRegUnit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasRegUnit - Returns true if Reg contains RegUnit. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00433">433</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

</div>
</div>
<a class="anchor" id="a682bb9e1dd89cc28f032ee568aff0acb"></a><!-- doxytag: member="llvm::TargetRegisterInfo::hasReservedSpillSlot" ref="a682bb9e1dd89cc28f032ee568aff0acb" args="(const MachineFunction &amp;MF, unsigned Reg, int &amp;FrameIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a682bb9e1dd89cc28f032ee568aff0acb">llvm::TargetRegisterInfo::hasReservedSpillSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasReservedSpillSlot - Return true if target has reserved a spill slot in the stack frame of the given function for the specified register. </p>
<p>e.g. On x86, if the frame register is required, the first fixed stack object is reserved as its spill slot. This tells PEI not to create a new stack frame object for the given register. It should be called only after processFunctionBeforeCalleeSavedScan(). </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00769">769</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a420c6d2de82c6ca3240913a039f4f23b"></a><!-- doxytag: member="llvm::TargetRegisterInfo::index2StackSlot" ref="a420c6d2de82c6ca3240913a039f4f23b" args="(int FI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a420c6d2de82c6ca3240913a039f4f23b">llvm::TargetRegisterInfo::index2StackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FI</em></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>index2StackSlot - Convert a non-negative frame index to a stack slot register value. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00282">282</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveStackAnalysis_8cpp_source.html#l00060">llvm::LiveStacks::getOrCreateInterval()</a>.</p>

</div>
</div>
<a class="anchor" id="a70cd177cd3198c912817a21f373b5651"></a><!-- doxytag: member="llvm::TargetRegisterInfo::index2VirtReg" ref="a70cd177cd3198c912817a21f373b5651" args="(unsigned Index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a70cd177cd3198c912817a21f373b5651">llvm::TargetRegisterInfo::index2VirtReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>index2VirtReg - Convert a 0-based index to a virtual register number. </p>
<p>This is the inverse operation of <a class="el" href="structllvm_1_1VirtReg2IndexFunctor.html">VirtReg2IndexFunctor</a> below. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00310">310</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00639">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00763">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00025">llvm::calculateSpillWeightsAndHints()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00108">llvm::MachineRegisterInfo::clearVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00120">llvm::VirtRegMap::print()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00155">llvm::LiveIntervals::print()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00103">llvm::LiveIntervals::releaseMemory()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00620">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00651">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">llvm::MachineRegisterInfo::verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="aad213a9b56b9a7895843a4df38e588e0"></a><!-- doxytag: member="llvm::TargetRegisterInfo::isFrameOffsetLegal" ref="aad213a9b56b9a7895843a4df38e588e0" args="(const MachineInstr *MI, unsigned BaseReg, int64_t Offset) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#aad213a9b56b9a7895843a4df38e588e0">llvm::TargetRegisterInfo::isFrameOffsetLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isFrameOffsetLegal - Determine whether a given base register plus offset immediate is encodable to resolve a frame index. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00820">820</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="LocalStackSlotAllocation_8cpp_source.html#l00255">lookupCandidateBaseReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ce8914e912e98323a452ea37597d210"></a><!-- doxytag: member="llvm::TargetRegisterInfo::isImpreciseLaneMask" ref="a3ce8914e912e98323a452ea37597d210" args="(unsigned LaneMask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3ce8914e912e98323a452ea37597d210">llvm::TargetRegisterInfo::isImpreciseLaneMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneMask</em></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the given lane mask is imprecise. </p>
<p>LaneMasks as given by <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a42b2a131c499e5deb4b2ddc5582fb297" title="getSubRegIndexLaneMask - Return a bitmask representing the parts of a register that are covered by Su...">getSubRegIndexLaneMask()</a> have a limited number of bits, so for targets with more than 31 disjunct subregister indices there may be cases where: getSubReg(Reg,A) does not overlap getSubReg(Reg,B) but we still have (getSubRegIndexLaneMask(A) &amp; getSubRegIndexLaneMask(B)) != 0. This function returns true in those cases. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00385">385</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3adf149b595b297d3acb46f7e3aa8ed"></a><!-- doxytag: member="llvm::TargetRegisterInfo::isInAllocatableClass" ref="aa3adf149b595b297d3acb46f7e3aa8ed" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa3adf149b595b297d3acb46f7e3aa8ed">llvm::TargetRegisterInfo::isInAllocatableClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isInAllocatableClass - Return true if the register is in the allocation of any register class. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00339">339</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00212">llvm::TargetRegisterInfoDesc::inAllocatableClass</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00755">llvm::MachineRegisterInfo::isAllocatable()</a>.</p>

</div>
</div>
<a class="anchor" id="a055858b14215864ed367a8db6c19d6f6"></a><!-- doxytag: member="llvm::TargetRegisterInfo::isPhysicalRegister" ref="a055858b14215864ed367a8db6c19d6f6" args="(unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isPhysicalRegister - Return true if the specified register number is in the physical register namespace. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">289</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00269">isStackSlot()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00838">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00326">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00084">llvm::DwarfExpression::AddMachineRegPiece()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01825">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01893">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01753">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00217">llvm::ScheduleDAGInstrs::addSchedBarrierDeps()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01489">AddSubReg()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00293">llvm::MachineOperandIteratorBase::analyzePhysReg()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00105">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02533">biasPhysRegCopy()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04473">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00212">canCompareBeNewValueJump()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00351">canFoldCopy()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01778">canFoldIntoMOVCC()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01812">llvm::MachineInstr::clearRegisterKills()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l06994">llvm::SelectionDAGBuilder::CopyValueToVirtualRegister()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00060">countOperands()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00866">definesFullReg()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00112">llvm::finalizeBundle()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00494">findOnlyInterestingUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01196">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01143">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00407">llvm::CoalescerPair::flip()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00626">getDataDeps()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00418">getDef()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00109">llvm::RegisterClassInfo::getLastCalleeSavedAlias()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00522">getMappedReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">getMinimalPhysRegClass()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00224">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00265">getRegAllocationHints()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00093">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00052">INITIALIZE_PASS()</a>, <a class="el" href="ShrinkWrap_8cpp_source.html#l00180">INITIALIZE_PASS_BEGIN()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00416">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00381">isCopyToReg()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00188">isEvenReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00849">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00444">isKilled()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l02728">isLocalCopy()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00099">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00168">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01041">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l01333">MIIsInTerminatorSequence()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00146">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">llvm::MachineRegisterInfo::replaceRegWith()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02830">llvm::GenericScheduler::reschedulePhysRegCopies()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01911">llvm::MachineInstr::setPhysRegsDeadExcept()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00319">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00651">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00071">llvm::Thumb1InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01344">llvm::MachineInstr::substituteRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00079">llvm::MachineOperand::substPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00703">UpdateOperandRegClass()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00688">updatePhysDepsDownwards()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00865">updatePhysDepsUpwards()</a>, and <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00278">llvm::DwarfCompileUnit::updateSubprogramScopeDIE()</a>.</p>

</div>
</div>
<a class="anchor" id="acd7ff2004156240432b82c305aab07db"></a><!-- doxytag: member="llvm::TargetRegisterInfo::isStackSlot" ref="acd7ff2004156240432b82c305aab07db" args="(unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db">llvm::TargetRegisterInfo::isStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable that normally holds a register. </p>
<p><a class="el" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db" title="isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...">isStackSlot()</a> returns true if Reg is in the range used for stack slots.</p>
<p>Note that <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37" title="isVirtualRegister - Return true if the specified register number is in the virtual register namespace...">isVirtualRegister()</a> and <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6" title="isPhysicalRegister - Return true if the specified register number is in the physical register namespa...">isPhysicalRegister()</a> cannot handle stack slots, so if a variable may contains a stack slot, always check <a class="el" href="classllvm_1_1TargetRegisterInfo.html#acd7ff2004156240432b82c305aab07db" title="isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...">isStackSlot()</a> first. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00269">269</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">isPhysicalRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">isVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00037">llvm::PrintReg::print()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00275">stackSlot2Index()</a>.</p>

</div>
</div>
<a class="anchor" id="ae62c5ea35b71f9020caa94340bc78f37"></a><!-- doxytag: member="llvm::TargetRegisterInfo::isVirtualRegister" ref="ae62c5ea35b71f9020caa94340bc78f37" args="(unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isVirtualRegister - Return true if the specified register number is in the virtual register namespace. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">296</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00269">isStackSlot()</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00762">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00763">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00555">llvm::RegPressureTracker::advance()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00105">llvm::VirtRegMap::assignVirt2Phys()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00102">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00906">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02436">canCombineWithMUL()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00351">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00307">canFoldIntoCSel()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01778">canFoldIntoMOVCC()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00110">CheckForPhysRegDependency()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00116">llvm::VirtRegMap::clearVirt()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01126">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00627">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00410">llvm::FunctionLoweringInfo::ComputePHILiveOutRegInfo()</a>, <a class="el" href="FastISel_8cpp_source.html#l01721">llvm::FastISel::constrainOperandRegClass()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00200">llvm::LiveRegSet::contains()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00128">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00679">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00044">copyHint()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00212">llvm::LiveRegSet::erase()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00927">llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval()</a>, <a class="el" href="FastISel_8cpp_source.html#l01979">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02069">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00166">llvm::RegScavenger::forward()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02586">genMadd()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02637">genMaddR()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00104">getCallTargetRegOpnd()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00609">llvm::RegsForValue::getCopyFromRegs()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01937">llvm::MachineInstrExpressionTrait::getHashValue()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00269">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00150">llvm::RegPressureTracker::getLiveRange()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00522">getMappedReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00396">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00107">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01453">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04411">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00098">llvm::VirtRegMap::getPhys()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00338">llvm::SIRegisterInfo::getPhysRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00632">llvm::MachineRegisterInfo::getRegAllocationHint()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00265">getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00639">llvm::MachineRegisterInfo::getSimpleHint()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00168">llvm::VirtRegMap::getStackSlot()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00085">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00093">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02224">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02247">hasOnlyLiveOutUses()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00084">llvm::VirtRegMap::hasPreferredPhys()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00118">hasVGPROperands()</a>, <a class="el" href="HexagonPeephole_8cpp_source.html#l00111">INITIALIZE_PASS()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00289">llvm::RegPressureTracker::initLiveThru()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00206">llvm::LiveRegSet::insert()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00110">isFPR64()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00101">isGPR64()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00082">llvm::R600InstrInfo::isLegalToSplitMBBAt()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00185">isPhysicalRegCopy()</a>, <a class="el" href="R600RegisterInfo_8cpp_source.html#l00080">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00402">isPlainlyKilled()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00075">isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01650">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00307">llvm::Mips16InstrInfo::loadImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01914">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01941">MatchingStackOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02881">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00037">llvm::PrintReg::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00077">llvm::PrintVRegOrUnit::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01401">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01006">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00242">llvm::R600InstrInfo::readsLDSSrcReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00458">llvm::RegPressureTracker::recede()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00416">regsOverlap()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00294">removeCopies()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00689">llvm::LiveVariables::removeVirtualRegistersKilled()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l01343">llvm::LiveIntervals::repairIntervalsInRange()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00445">llvm::ThumbRegisterInfo::saveScavengerRegister()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00364">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00623">llvm::MachineRegisterInfo::setRegAllocationHint()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00319">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00190">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00402">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00651">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01816">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00069">llvm::MachineOperand::substVirtReg()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00927">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00106">updateOperand()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00955">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00278">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01241">llvm::SIInstrInfo::usesConstantBus()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01273">llvm::SIInstrInfo::verifyInstruction()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00303">virtReg2Index()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ff3defd0102c3138e58d4e28e8e943f"></a><!-- doxytag: member="llvm::TargetRegisterInfo::materializeFrameBaseRegister" ref="a6ff3defd0102c3138e58d4e28e8e943f" args="(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6ff3defd0102c3138e58d4e28e8e943f">llvm::TargetRegisterInfo::materializeFrameBaseRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx before insertion point I. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00804">804</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="adb2ad0d16e2091a054427ae1c399ad8f"></a><!-- doxytag: member="llvm::TargetRegisterInfo::needsFrameBaseReg" ref="adb2ad0d16e2091a054427ae1c399ad8f" args="(MachineInstr *MI, int64_t Offset) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#adb2ad0d16e2091a054427ae1c399ad8f">llvm::TargetRegisterInfo::needsFrameBaseReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>needsFrameBaseReg - Returns true if the instruction's frame index reference would be better served by a base register other than FP or SP. </p>
<p>Used by LocalStackFrameAllocation to determine which frame index references it should create new base registers for. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00798">798</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf8e30b3e759b1283c5fbda668190ee6"></a><!-- doxytag: member="llvm::TargetRegisterInfo::needsStackRealignment" ref="adf8e30b3e759b1283c5fbda668190ee6" args="(const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#adf8e30b3e759b1283c5fbda668190ee6">llvm::TargetRegisterInfo::needsStackRealignment</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>needsStackRealignment - true if storage within the function requires the stack pointer to be aligned more than the normal calling convention calls for. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00783">783</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00596">llvm::MachineFrameInfo::estimateStackSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04150">getMemcpyLoadsAndStores()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00105">llvm::MipsFrameLowering::hasBP()</a>, <a class="el" href="MipsFrameLowering_8cpp_source.html#l00096">llvm::MipsFrameLowering::hasFP()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00057">llvm::ARMFrameLowering::hasFP()</a>, and <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00140">llvm::AArch64FrameLowering::hasFP()</a>.</p>

</div>
</div>
<a class="anchor" id="a1e727502aaf54bbd6564e06f6c38f132"></a><!-- doxytag: member="llvm::TargetRegisterInfo::regclass_begin" ref="a1e727502aaf54bbd6564e06f6c38f132" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">llvm::TargetRegisterInfo::regclass_begin</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Register class iterators. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MCRegisterInfo.html#a4940379d80a13e48a038f081facc0606">llvm::MCRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00597">597</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00156">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00139">getAllocatableSet()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">getMinimalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">getNumRegClasses()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02214">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00360">llvm::ResourcePriorityQueue::regPressureDelta()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00044">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a773f00b289b2eef69a1b26c350d32332"></a><!-- doxytag: member="llvm::TargetRegisterInfo::regclass_end" ref="a773f00b289b2eef69a1b26c350d32332" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">llvm::TargetRegisterInfo::regclass_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1MCRegisterInfo.html#a0018abfc135da1eb34b93823fef60262">llvm::MCRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00598">598</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00156">llvm::RegisterClassInfo::computePSetLimit()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00139">getAllocatableSet()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00112">getMinimalPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">getNumRegClasses()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02214">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00360">llvm::ResourcePriorityQueue::regPressureDelta()</a>, and <a class="el" href="ResourcePriorityQueue_8cpp_source.html#l00044">llvm::ResourcePriorityQueue::ResourcePriorityQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a4fac7ec2f43b802397b65018bda0040e"></a><!-- doxytag: member="llvm::TargetRegisterInfo::regsOverlap" ref="a4fac7ec2f43b802397b65018bda0040e" args="(unsigned regA, unsigned regB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">llvm::TargetRegisterInfo::regsOverlap</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>regA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>regB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>regsOverlap - Returns true if the two registers are equal or alias each other. </p>
<p>The registers may be virtual register. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00416">416</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="MachineInstrBundle_8cpp_source.html#l00293">llvm::MachineOperandIteratorBase::analyzePhysReg()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01280">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02747">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02710">canClobberReachingPhysRegUse()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00706">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01196">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00544">isACalleeSavedRegister()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l01880">IsSafeAndProfitableToMove()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00537">regsAreCompatible()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01911">llvm::MachineInstr::setPhysRegsDeadExcept()</a>.</p>

</div>
</div>
<a class="anchor" id="a27f0c6b9dfbaa9e6a10f15768e772029"></a><!-- doxytag: member="llvm::TargetRegisterInfo::requiresFrameIndexScavenging" ref="a27f0c6b9dfbaa9e6a10f15768e772029" args="(const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a27f0c6b9dfbaa9e6a10f15768e772029">llvm::TargetRegisterInfo::requiresFrameIndexScavenging</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>requiresFrameIndexScavenging - returns true if the target requires post PEI scavenging of registers for materializing frame index constants. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00752">752</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6dffe4b1c9f6b9f85a9448c1c8b16a9b"></a><!-- doxytag: member="llvm::TargetRegisterInfo::requiresRegisterScavenging" ref="a6dffe4b1c9f6b9f85a9448c1c8b16a9b" args="(const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6dffe4b1c9f6b9f85a9448c1c8b16a9b">llvm::TargetRegisterInfo::requiresRegisterScavenging</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>requiresRegisterScavenging - returns true if the target requires (and can make use of) the register scavenger. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00739">739</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab1b80d824b4e3c38846e4d7b2b463867"></a><!-- doxytag: member="llvm::TargetRegisterInfo::requiresVirtualBaseRegisters" ref="ab1b80d824b4e3c38846e4d7b2b463867" args="(const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ab1b80d824b4e3c38846e4d7b2b463867">llvm::TargetRegisterInfo::requiresVirtualBaseRegisters</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>requiresVirtualBaseRegisters - Returns true if the target wants the LocalStackAllocation pass to be run and virtual base registers used for more efficient stack access. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00759">759</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a18e21a6cec7e3eb39c67985dbcf194"></a><!-- doxytag: member="llvm::TargetRegisterInfo::resolveFrameIndex" ref="a5a18e21a6cec7e3eb39c67985dbcf194" args="(MachineInstr &amp;MI, unsigned BaseReg, int64_t Offset) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5a18e21a6cec7e3eb39c67985dbcf194">llvm::TargetRegisterInfo::resolveFrameIndex</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>resolveFrameIndex - Resolve a frame index operand of an instruction to reference the indicated base register plus offset instead. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00813">813</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="abb00f84ceb57e642996fcb44493db566"></a><!-- doxytag: member="llvm::TargetRegisterInfo::reverseLocalAssignment" ref="abb00f84ceb57e642996fcb44493db566" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#abb00f84ceb57e642996fcb44493db566">llvm::TargetRegisterInfo::reverseLocalAssignment</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Allow the target to reverse allocation order of local live ranges. </p>
<p>This will generally allocate shorter local live ranges first. For targets with many registers, this could reduce regalloc compile time by a large factor. It is disabled by default for three reasons: (1) Top-down allocation is simpler and easier to debug for targets that don't benefit from reversing the order. (2) Bottom-up allocation could result in poor evicition decisions on some targets affecting the performance of compiled code. (3) Bottom-up allocation is no longer guaranteed to optimally color. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00730">730</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a496babb541bb625fbea5a69ad79e1bff"></a><!-- doxytag: member="llvm::TargetRegisterInfo::saveScavengerRegister" ref="a496babb541bb625fbea5a69ad79e1bff" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, MachineBasicBlock::iterator &amp;UseMI, const TargetRegisterClass *RC, unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a496babb541bb625fbea5a69ad79e1bff">llvm::TargetRegisterInfo::saveScavengerRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>saveScavengerRegister - Spill the register so it can be used by the register scavenger. </p>
<p>Return true if the register was spilled, false otherwise. If this function does not spill the register, the scavenger will instead spill it to the emergency spill slot. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00831">831</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00364">llvm::RegScavenger::scavengeRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a26ea140f64ae986e9d4a1e003b82a621"></a><!-- doxytag: member="llvm::TargetRegisterInfo::shouldCoalesce" ref="a26ea140f64ae986e9d4a1e003b82a621" args="(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a26ea140f64ae986e9d4a1e003b82a621">llvm::TargetRegisterInfo::shouldCoalesce</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SrcRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DstRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>NewRC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Subtarget Hooks. </p>
<p>SrcRC and DstRC will be morphed into NewRC if this returns true. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00854">854</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a419e521c9378d4d7b86fa6f2d8e440f8"></a><!-- doxytag: member="llvm::TargetRegisterInfo::stackSlot2Index" ref="a419e521c9378d4d7b86fa6f2d8e440f8" args="(unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a419e521c9378d4d7b86fa6f2d8e440f8">llvm::TargetRegisterInfo::stackSlot2Index</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>stackSlot2Index - Compute the frame index from a register value representing a stack slot. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00275">275</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00269">isStackSlot()</a>.</p>

<p>Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00037">llvm::PrintReg::print()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6dee4ffc5865c1a7c0e64d1347f190a"></a><!-- doxytag: member="llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc" ref="ac6dee4ffc5865c1a7c0e64d1347f190a" args="(const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#ac6dee4ffc5865c1a7c0e64d1347f190a">llvm::TargetRegisterInfo::trackLivenessAfterRegAlloc</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>trackLivenessAfterRegAlloc - returns true if the live-ins should be tracked after register allocation. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00776">776</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00189">llvm::BranchFolder::OptimizeFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a70487e33df14ee5b71af53cef3d39669"></a><!-- doxytag: member="llvm::TargetRegisterInfo::updateRegAllocHint" ref="a70487e33df14ee5b71af53cef3d39669" args="(unsigned Reg, unsigned NewReg, MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a70487e33df14ee5b71af53cef3d39669">llvm::TargetRegisterInfo::updateRegAllocHint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NewReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>updateRegAllocHint - A callback to allow target a chance to update register allocation hints when a register is "changed" (e.g. </p>
<p>coalesced) to another register. e.g. On <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a>, some virtual registers should target register pairs, if one of pair is coalesced to another register, the allocation hint of the other half of the pair should be changed to point to the new register. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00716">716</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5822faad1476d8c4f7d6da249a0e6a1f"></a><!-- doxytag: member="llvm::TargetRegisterInfo::useFPForScavengingIndex" ref="a5822faad1476d8c4f7d6da249a0e6a1f" args="(const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5822faad1476d8c4f7d6da249a0e6a1f">llvm::TargetRegisterInfo::useFPForScavengingIndex</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>useFPForScavengingIndex - returns true if the target wants to use frame pointer based accesses to spill to the scavenger emergency spill slot. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00746">746</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0f7275b32d79810c71102ca390273f3"></a><!-- doxytag: member="llvm::TargetRegisterInfo::virtReg2Index" ref="aa0f7275b32d79810c71102ca390273f3" args="(unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">llvm::TargetRegisterInfo::virtReg2Index</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>virtReg2Index - Convert a virtual register number to a 0-based index. </p>
<p>The first virtual register in a function will get the index 0. </p>

<p>Definition at line <a class="el" href="TargetRegisterInfo_8h_source.html#l00303">303</a> of file <a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00040">llvm::VReg2SUnit::getSparseSetIndex()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00929">llvm::VirtReg2IndexFunctor::operator()()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00037">llvm::PrintReg::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00077">llvm::PrintVRegOrUnit::print()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="TargetRegisterInfo_8h_source.html">TargetRegisterInfo.h</a></li>
<li><a class="el" href="TargetRegisterInfo_8cpp_source.html">TargetRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:40:33 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
