<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/">
  <channel>
    <title>Posts on /dev/null</title>
    <link>https://sachin0x18.github.io/posts/</link>
    <description>Recent content in Posts on /dev/null</description>
    <generator>Hugo -- gohugo.io</generator>
    <copyright>&amp;copy 2020-2022 sachin0x18</copyright>
    <lastBuildDate>Tue, 05 May 2020 00:00:01 +0000</lastBuildDate><atom:link href="https://sachin0x18.github.io/posts/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Demystifying Xtensa ISA</title>
      <link>https://sachin0x18.github.io/posts/demystifying-xtensa-isa/</link>
      <pubDate>Tue, 05 May 2020 00:00:01 +0000</pubDate>
      
      <guid>https://sachin0x18.github.io/posts/demystifying-xtensa-isa/</guid>
      <description>Espressif employs Xtensa processor in its chips and although these chips are ubiquitous in the IoT domain, there aren&amp;rsquo;t many blogs/articles talking about the Xtensa ISA. So I decided to write and explain few aspects of the architecture.</description>
    </item>
    
  </channel>
</rss>
