// Seed: 4175598956
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  output id_1;
  assign id_1 = id_2 || 1'b0;
endmodule
