PPA Report for polarity_config_reset_detector_axi4lite.v (Module: polarity_config_reset_detector_axi4lite)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 24
FF Count: 48
IO Count: 61
Cell Count: 180

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 515.20 MHz
Reg-to-Reg Critical Path Delay: 1.709 ns

POWER METRICS:
-------------
Total Power Consumption: 0.464 W
