// Seed: 758772030
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_1 = 0;
  input wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  buf primCall (id_3, id_4);
  module_2 modCall_1 ();
endmodule
module module_1 ();
  wire id_1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 #(
    parameter id_1 = 32'd25
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  module_2 modCall_1 ();
  logic [id_1 : -1] id_4;
  ;
endmodule
