Simulator report for lab3
Thu Oct 01 19:06:17 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ALTSYNCRAM
  6. |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 280 nodes    ;
; Simulation Coverage         ;      69.49 % ;
; Total Number of Transitions ; 1907         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------+
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+------------------------------------------------------------------------------------------------------------------+
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      69.49 % ;
; Total nodes checked                                 ; 280          ;
; Total output ports checked                          ; 295          ;
; Total output ports with complete 1/0-value coverage ; 205          ;
; Total output ports with no 1/0-value coverage       ; 86           ;
; Total output ports with no 1-value coverage         ; 87           ;
; Total output ports with no 0-value coverage         ; 89           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                              ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|buffer_out[3]                                                                                                          ; |main|buffer_out[3]                                                                                                           ; pin_out          ;
; |main|buffer_out[2]                                                                                                          ; |main|buffer_out[2]                                                                                                           ; pin_out          ;
; |main|buffer_out[1]                                                                                                          ; |main|buffer_out[1]                                                                                                           ; pin_out          ;
; |main|buffer_out[0]                                                                                                          ; |main|buffer_out[0]                                                                                                           ; pin_out          ;
; |main|CLK                                                                                                                    ; |main|CLK                                                                                                                     ; out              ;
; |main|read                                                                                                                   ; |main|read                                                                                                                    ; out              ;
; |main|inst8                                                                                                                  ; |main|inst8                                                                                                                   ; out0             ;
; |main|inst6                                                                                                                  ; |main|inst6                                                                                                                   ; out0             ;
; |main|ram_out[3]                                                                                                             ; |main|ram_out[3]                                                                                                              ; pin_out          ;
; |main|ram_out[2]                                                                                                             ; |main|ram_out[2]                                                                                                              ; pin_out          ;
; |main|ram_out[1]                                                                                                             ; |main|ram_out[1]                                                                                                              ; pin_out          ;
; |main|ram_out[0]                                                                                                             ; |main|ram_out[0]                                                                                                              ; pin_out          ;
; |main|rom_out[3]                                                                                                             ; |main|rom_out[3]                                                                                                              ; pin_out          ;
; |main|rom_out[2]                                                                                                             ; |main|rom_out[2]                                                                                                              ; pin_out          ;
; |main|rom_out[1]                                                                                                             ; |main|rom_out[1]                                                                                                              ; pin_out          ;
; |main|rom_out[0]                                                                                                             ; |main|rom_out[0]                                                                                                              ; pin_out          ;
; |main|rom_block:inst|inst10                                                                                                  ; |main|rom_block:inst|inst10                                                                                                   ; out0             ;
; |main|rom_block:inst|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0      ; |main|rom_block:inst|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0       ; out0             ;
; |main|rom_block:inst|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]        ; |main|rom_block:inst|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]         ; out0             ;
; |main|rom_block:inst|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]               ; |main|rom_block:inst|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]                ; out0             ;
; |main|rom_block:inst|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]               ; |main|rom_block:inst|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]                ; out0             ;
; |main|rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                          ; |main|rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; regout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0         ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0          ; sumout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0         ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0~COUT     ; cout             ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1         ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1          ; sumout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1         ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1~COUT     ; cout             ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2         ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2          ; sumout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2         ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3         ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3          ; sumout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[2]       ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                   ; regout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[1]       ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                   ; regout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[0]       ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                   ; regout           ;
; |main|rom_block:inst|lpm_compare5:inst1|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0      ; |main|rom_block:inst|lpm_compare5:inst1|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0       ; out0             ;
; |main|rom_block:inst|lpm_compare5:inst1|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]        ; |main|rom_block:inst|lpm_compare5:inst1|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]         ; out0             ;
; |main|rom_block:inst|lpm_compare5:inst1|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]               ; |main|rom_block:inst|lpm_compare5:inst1|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]                ; out0             ;
; |main|rom_block:inst|lpm_compare5:inst1|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]               ; |main|rom_block:inst|lpm_compare5:inst1|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]                ; out0             ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0               ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                      ; portadataout0    ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a1               ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                      ; portadataout0    ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a2               ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                      ; portadataout0    ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a3               ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                      ; portadataout0    ;
; |main|ram_block:inst3|inst11                                                                                                 ; |main|ram_block:inst3|inst11                                                                                                  ; out0             ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0        ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0         ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0        ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0~COUT    ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1        ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1         ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1        ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1~COUT    ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2        ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2         ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[1]      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                  ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[0]      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                  ; regout           ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w0_n0_mux_dataout~0                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w0_n0_mux_dataout~0                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w0_n0_mux_dataout~1                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w0_n0_mux_dataout~1                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w0_n0_mux_dataout                  ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w0_n0_mux_dataout                   ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w1_n0_mux_dataout~0                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w1_n0_mux_dataout~0                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w1_n0_mux_dataout~1                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w1_n0_mux_dataout~1                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w1_n0_mux_dataout                  ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w1_n0_mux_dataout                   ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w2_n0_mux_dataout~0                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w2_n0_mux_dataout~0                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w2_n0_mux_dataout~1                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w2_n0_mux_dataout~1                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w2_n0_mux_dataout                  ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w2_n0_mux_dataout                   ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w3_n0_mux_dataout~0                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w3_n0_mux_dataout~0                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w3_n0_mux_dataout~1                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w3_n0_mux_dataout~1                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w3_n0_mux_dataout                  ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w3_n0_mux_dataout                   ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~1                ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~1                 ; out0             ;
; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout                  ; |main|ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout                   ; out0             ;
; |main|ram_block:inst3|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0    ; |main|ram_block:inst3|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0     ; out0             ;
; |main|ram_block:inst3|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]      ; |main|ram_block:inst3|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]       ; out0             ;
; |main|ram_block:inst3|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]             ; |main|ram_block:inst3|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]              ; out0             ;
; |main|ram_block:inst3|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]             ; |main|ram_block:inst3|lpm_compare0:inst14|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]              ; out0             ;
; |main|ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                         ; |main|ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0        ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0         ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0        ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0~COUT    ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1        ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1         ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1        ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1~COUT    ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2        ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2         ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2        ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2~COUT    ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3        ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3         ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[2]      ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                  ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[1]      ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                  ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[0]      ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                  ; regout           ;
; |main|ram_block:inst3|lpm_compare5:inst13|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0    ; |main|ram_block:inst3|lpm_compare5:inst13|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0     ; out0             ;
; |main|ram_block:inst3|lpm_compare5:inst13|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]      ; |main|ram_block:inst3|lpm_compare5:inst13|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]       ; out0             ;
; |main|ram_block:inst3|lpm_compare5:inst13|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]             ; |main|ram_block:inst3|lpm_compare5:inst13|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]              ; out0             ;
; |main|ram_block:inst3|lpm_compare5:inst13|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]             ; |main|ram_block:inst3|lpm_compare5:inst13|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]              ; out0             ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0           ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                  ; portadataout0    ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a1           ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                  ; portadataout0    ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a2           ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                  ; portadataout0    ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a3           ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                  ; portadataout0    ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                  ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                                  ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                                   ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                                    ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                  ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                                  ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                                   ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                                    ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                                  ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                  ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                                   ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                                    ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                                  ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                                  ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                                   ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                                    ; out0             ;
; |main|buffer_block:inst1|inst22                                                                                              ; |main|buffer_block:inst1|inst22                                                                                               ; out0             ;
; |main|buffer_block:inst1|inst12                                                                                              ; |main|buffer_block:inst1|inst12                                                                                               ; out0             ;
; |main|buffer_block:inst1|inst21                                                                                              ; |main|buffer_block:inst1|inst21                                                                                               ; out0             ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|aeb_int~0              ; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|aeb_int~0               ; out0             ;
; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|agb                    ; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|agb                     ; out0             ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |main|buffer_block:inst1|lpm_compare4:inst10|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0 ; |main|buffer_block:inst1|lpm_compare4:inst10|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]~0  ; out0             ;
; |main|buffer_block:inst1|lpm_compare4:inst10|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]   ; |main|buffer_block:inst1|lpm_compare4:inst10|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0]    ; out0             ;
; |main|buffer_block:inst1|lpm_compare4:inst10|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]          ; |main|buffer_block:inst1|lpm_compare4:inst10|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[1]           ; out0             ;
; |main|buffer_block:inst1|lpm_compare4:inst10|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]          ; |main|buffer_block:inst1|lpm_compare4:inst10|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|data_wire[0]           ; out0             ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0     ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0     ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1     ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1     ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2     ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2     ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3     ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3     ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4     ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3]   ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]               ; regout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[2]   ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]               ; regout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[1]   ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]               ; regout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[0]   ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]               ; regout           ;
; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|aeb_int~0              ; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|aeb_int~0               ; out0             ;
; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|agb                    ; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|agb                     ; out0             ;
; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~0                 ; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~0                  ; out0             ;
; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~1                 ; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~1                  ; out0             ;
; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~2                 ; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~2                  ; out0             ;
; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~3                 ; |main|buffer_block:inst1|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~3                  ; out0             ;
; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~0                 ; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~0                  ; out0             ;
; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~1                 ; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~1                  ; out0             ;
; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~2                 ; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~2                  ; out0             ;
; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~3                 ; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~3                  ; out0             ;
; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~4                 ; |main|buffer_block:inst1|lpm_compare2:inst7|lpm_compare:lpm_compare_component|cmpr_4jj:auto_generated|op_1~4                  ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~0                  ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~0                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~1                  ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~1                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2                  ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~3                  ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~3                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6                  ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~7                  ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~7                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~8                  ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~8                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~11                 ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~11                  ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~12                 ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~12                  ; out0             ;
; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0                  ; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1                  ; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2                  ; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3                  ; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4                  ; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5                  ; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5                   ; out0             ;
; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6                  ; |main|rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6                   ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~0                 ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~0                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~1                 ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~1                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2                 ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~3                 ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~3                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4                 ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5                 ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6                 ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~7                 ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~7                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~8                 ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~8                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~11                ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~11                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~12                ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~12                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13                ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16                ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17                ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~7                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~7                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~8                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~8                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~9                 ; |main|ram_block:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~9                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~0                 ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~0                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~1                 ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~1                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2                 ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~2                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~3                 ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~3                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6                 ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~6                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~7                 ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~7                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~8                 ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~8                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9                 ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9                  ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10                ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~11                ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~11                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~12                ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~12                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0                ; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1                ; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2                ; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3                ; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4                ; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5                ; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5                 ; out0             ;
; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6                ; |main|ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6                 ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|buffer_out[7]                                                                                                        ; |main|buffer_out[7]                                                                                                        ; pin_out          ;
; |main|buffer_out[6]                                                                                                        ; |main|buffer_out[6]                                                                                                        ; pin_out          ;
; |main|buffer_out[5]                                                                                                        ; |main|buffer_out[5]                                                                                                        ; pin_out          ;
; |main|buffer_out[4]                                                                                                        ; |main|buffer_out[4]                                                                                                        ; pin_out          ;
; |main|rom_ram                                                                                                              ; |main|rom_ram                                                                                                              ; out              ;
; |main|address[4]                                                                                                           ; |main|address[4]                                                                                                           ; out              ;
; |main|address[0]                                                                                                           ; |main|address[0]                                                                                                           ; out              ;
; |main|ram_out[7]                                                                                                           ; |main|ram_out[7]                                                                                                           ; pin_out          ;
; |main|ram_out[6]                                                                                                           ; |main|ram_out[6]                                                                                                           ; pin_out          ;
; |main|ram_out[5]                                                                                                           ; |main|ram_out[5]                                                                                                           ; pin_out          ;
; |main|ram_out[4]                                                                                                           ; |main|ram_out[4]                                                                                                           ; pin_out          ;
; |main|rom_out[7]                                                                                                           ; |main|rom_out[7]                                                                                                           ; pin_out          ;
; |main|rom_out[6]                                                                                                           ; |main|rom_out[6]                                                                                                           ; pin_out          ;
; |main|rom_out[5]                                                                                                           ; |main|rom_out[5]                                                                                                           ; pin_out          ;
; |main|rom_out[4]                                                                                                           ; |main|rom_out[4]                                                                                                           ; pin_out          ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3       ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4       ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4       ; sumout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4]     ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                ; regout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3]     ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                ; regout           ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a4             ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                   ; portadataout0    ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a5             ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                   ; portadataout0    ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a6             ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                   ; portadataout0    ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a7             ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                   ; portadataout0    ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4]    ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]               ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3]    ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]               ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[2]    ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]               ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4]    ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]               ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3]    ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]               ; regout           ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a4         ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]               ; portadataout0    ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a5         ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]               ; portadataout0    ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a6         ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]               ; portadataout0    ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a7         ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]               ; portadataout0    ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                 ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                 ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                 ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                 ; out0             ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4] ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]            ; regout           ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4                ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4                ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5                ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5                ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9                ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9                ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17               ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9               ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9               ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10              ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14              ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15              ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4               ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4               ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5               ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5               ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17              ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                           ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|buffer_out[7]                                                                                                        ; |main|buffer_out[7]                                                                                                        ; pin_out          ;
; |main|buffer_out[6]                                                                                                        ; |main|buffer_out[6]                                                                                                        ; pin_out          ;
; |main|buffer_out[5]                                                                                                        ; |main|buffer_out[5]                                                                                                        ; pin_out          ;
; |main|buffer_out[4]                                                                                                        ; |main|buffer_out[4]                                                                                                        ; pin_out          ;
; |main|address[4]                                                                                                           ; |main|address[4]                                                                                                           ; out              ;
; |main|address[3]                                                                                                           ; |main|address[3]                                                                                                           ; out              ;
; |main|address[2]                                                                                                           ; |main|address[2]                                                                                                           ; out              ;
; |main|address[1]                                                                                                           ; |main|address[1]                                                                                                           ; out              ;
; |main|address[0]                                                                                                           ; |main|address[0]                                                                                                           ; out              ;
; |main|ram_out[7]                                                                                                           ; |main|ram_out[7]                                                                                                           ; pin_out          ;
; |main|ram_out[6]                                                                                                           ; |main|ram_out[6]                                                                                                           ; pin_out          ;
; |main|ram_out[5]                                                                                                           ; |main|ram_out[5]                                                                                                           ; pin_out          ;
; |main|ram_out[4]                                                                                                           ; |main|ram_out[4]                                                                                                           ; pin_out          ;
; |main|rom_out[7]                                                                                                           ; |main|rom_out[7]                                                                                                           ; pin_out          ;
; |main|rom_out[6]                                                                                                           ; |main|rom_out[6]                                                                                                           ; pin_out          ;
; |main|rom_out[5]                                                                                                           ; |main|rom_out[5]                                                                                                           ; pin_out          ;
; |main|rom_out[4]                                                                                                           ; |main|rom_out[4]                                                                                                           ; pin_out          ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3       ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4       ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4       ; sumout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4]     ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                ; regout           ;
; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3]     ; |main|rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                ; regout           ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a4             ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                   ; portadataout0    ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a5             ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                   ; portadataout0    ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a6             ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                   ; portadataout0    ;
; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a7             ; |main|rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                   ; portadataout0    ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4]    ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]               ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3]    ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]               ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[2]    ; |main|ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]               ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3      ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_comb_bita4      ; sumout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4]    ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]               ; regout           ;
; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[3]    ; |main|ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]               ; regout           ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a4         ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]               ; portadataout0    ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a5         ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]               ; portadataout0    ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a6         ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]               ; portadataout0    ;
; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a7         ; |main|ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]               ; portadataout0    ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                 ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                 ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                 ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                               ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                               ; out0             ;
; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                 ; |main|lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                 ; out0             ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                   ; |main|buffer_block:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                   ; regout           ;
; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|counter_reg_bit1a[4] ; |main|buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]            ; regout           ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4                ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4                ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5                ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5                ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9                ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9                ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16               ; out0             ;
; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17               ; |main|rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17               ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9               ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9               ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10              ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~10              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14              ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15              ; |main|ram_block:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4               ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~4               ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5               ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5               ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~13              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~14              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~15              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~16              ; out0             ;
; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17              ; |main|ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17              ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 01 19:06:17 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab3 -c lab3
Info: Using vector source file "D:/5 sem/SiFO/Laba3(2.0)/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called lab3.sim_ori.vwf has been created in the db folder
Warning: Ignored node in vector source file. Can't find corresponding node name "pin_name" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      69.49 %
Info: Number of transitions in simulation is 1907
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Thu Oct 01 19:06:17 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


