{"vcs1":{"timestamp_begin":1746807482.051110756, "rt":5.83, "ut":5.50, "st":0.26}}
{"vcselab":{"timestamp_begin":1746807487.964952491, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746807488.316954457, "rt":0.29, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746807481.733545206}
{"VCS_COMP_START_TIME": 1746807481.733545206}
{"VCS_COMP_END_TIME": 1746807488.677730680}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380264}}
{"vcselab": {"peak_mem": 174920}}
