# IEEE Mentorship programme-2024, Hyderabad section.
This repository is to cater the required files for IEEE mentorship programme-2024, Hyderabad.

#### Roadmap to the Internship
[Click me to know the Internship-Roadmap for learning activities](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/internshipRoadmap/readme.md)


#### FPGA tools to download from
1. AMD's Vivado [Click me here](https://www.xilinx.com/support/download.html)
2. Intel's Quartus [Click me here](https://www.intel.com/content/www/us/en/software-kit/825278/intel-quartus-prime-lite-edition-design-software-version-23-1-1-for-windows.html)

#### All ASIC tools or RTL-to-GDSII EDA tool required to have the following [Ensure at least 100GB free space and 8GB RAM on host]
1. Install Oracle VM virtualbox in windows host system from here [click me](https://www.virtualbox.org/wiki/Downloads)
2. Configure virtualbox with : 100GB disk space, 4GB RAM
3. Download Ubuntu 22.04.4 from here [click me](https://releases.ubuntu.com/22.04/ubuntu-22.04.4-desktop-amd64.iso)
4. Install Ubuntu 22.04.4 using Oracle VM virtualbox

#### ASIC EDA Tools Installation related script file. [Tested on Ubuntu 22.04 LTS (Jammy Jellyfish)]
List of tools:<br>
1. magic - Layout tool<br>
2. yosys - Synthesis tool<br>
3. OpenSTA - Static Timing Analysis tool<br>
4. iverilog - Verilog simulator<br>

[Run this script in terminal for all ASIC EDA tools](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/asicTools/asic_tools_set.sh)

5. [klayout](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/asicTools/klayout.md) - Layout editor

#### Yosys - synthesis tool
[yosys - synthesis tool](https://github.com/dicdesign/ieeeMentorshipHyd/tree/main/collaterals%20of%20synthesis%20tool%20yosys)

#### RTL-to-GDSII complete set of EDA tools - OpenLane
[Click me to install](https://github.com/dicdesign/ieeeMentorshipHyd/blob/main/asicTools/openlaneInstall.sh)

#### The OpenLane Documentation

https://openlane.readthedocs.io/en/latest/index.html
