/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_1_ExtVref */
#define ADC_SAR_1_ExtVref__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_SAR_1_ExtVref__0__MASK 0x04u
#define ADC_SAR_1_ExtVref__0__PC CYREG_PRT0_PC2
#define ADC_SAR_1_ExtVref__0__PORT 0u
#define ADC_SAR_1_ExtVref__0__SHIFT 2u
#define ADC_SAR_1_ExtVref__AG CYREG_PRT0_AG
#define ADC_SAR_1_ExtVref__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_ExtVref__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_ExtVref__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_ExtVref__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_ExtVref__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_ExtVref__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_ExtVref__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_ExtVref__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_ExtVref__DR CYREG_PRT0_DR
#define ADC_SAR_1_ExtVref__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_ExtVref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_1_ExtVref__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_ExtVref__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_ExtVref__MASK 0x04u
#define ADC_SAR_1_ExtVref__PORT 0u
#define ADC_SAR_1_ExtVref__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_ExtVref__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_ExtVref__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_ExtVref__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_ExtVref__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_ExtVref__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_ExtVref__PS CYREG_PRT0_PS
#define ADC_SAR_1_ExtVref__SHIFT 2u
#define ADC_SAR_1_ExtVref__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x02u
#define ADC_SAR_1_IRQ__INTC_NUMBER 1u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* Clock_PWM */
#define Clock_PWM__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_PWM__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_PWM__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_PWM__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM__INDEX 0x05u
#define Clock_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM__PM_ACT_MSK 0x20u
#define Clock_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM__PM_STBY_MSK 0x20u
#define Clock_PWM_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_PWM_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_PWM_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_PWM_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM_1__INDEX 0x04u
#define Clock_PWM_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM_1__PM_ACT_MSK 0x10u
#define Clock_PWM_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM_1__PM_STBY_MSK 0x10u
#define Clock_PWM_2__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_PWM_2__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_PWM_2__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_PWM_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM_2__INDEX 0x06u
#define Clock_PWM_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM_2__PM_ACT_MSK 0x40u
#define Clock_PWM_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM_2__PM_STBY_MSK 0x40u
#define Clock_PWM_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_PWM_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_PWM_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_PWM_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM_3__INDEX 0x03u
#define Clock_PWM_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM_3__PM_ACT_MSK 0x08u
#define Clock_PWM_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM_3__PM_STBY_MSK 0x08u

/* ISR_SPI */
#define ISR_SPI__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_SPI__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_SPI__INTC_MASK 0x01u
#define ISR_SPI__INTC_NUMBER 0u
#define ISR_SPI__INTC_PRIOR_NUM 7u
#define ISR_SPI__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_SPI__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_SPI__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU1_INTTYPE5
#define MISO__0__MASK 0x20u
#define MISO__0__PC CYREG_PRT1_PC5
#define MISO__0__PORT 1u
#define MISO__0__SHIFT 5u
#define MISO__AG CYREG_PRT1_AG
#define MISO__AMUX CYREG_PRT1_AMUX
#define MISO__BIE CYREG_PRT1_BIE
#define MISO__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO__BYP CYREG_PRT1_BYP
#define MISO__CTL CYREG_PRT1_CTL
#define MISO__DM0 CYREG_PRT1_DM0
#define MISO__DM1 CYREG_PRT1_DM1
#define MISO__DM2 CYREG_PRT1_DM2
#define MISO__DR CYREG_PRT1_DR
#define MISO__INP_DIS CYREG_PRT1_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MISO__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT1_LCD_EN
#define MISO__MASK 0x20u
#define MISO__PORT 1u
#define MISO__PRT CYREG_PRT1_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO__PS CYREG_PRT1_PS
#define MISO__SHIFT 5u
#define MISO__SLW CYREG_PRT1_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU1_INTTYPE6
#define MOSI__0__MASK 0x40u
#define MOSI__0__PC CYREG_PRT1_PC6
#define MOSI__0__PORT 1u
#define MOSI__0__SHIFT 6u
#define MOSI__AG CYREG_PRT1_AG
#define MOSI__AMUX CYREG_PRT1_AMUX
#define MOSI__BIE CYREG_PRT1_BIE
#define MOSI__BIT_MASK CYREG_PRT1_BIT_MASK
#define MOSI__BYP CYREG_PRT1_BYP
#define MOSI__CTL CYREG_PRT1_CTL
#define MOSI__DM0 CYREG_PRT1_DM0
#define MOSI__DM1 CYREG_PRT1_DM1
#define MOSI__DM2 CYREG_PRT1_DM2
#define MOSI__DR CYREG_PRT1_DR
#define MOSI__INP_DIS CYREG_PRT1_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT1_LCD_EN
#define MOSI__MASK 0x40u
#define MOSI__PORT 1u
#define MOSI__PRT CYREG_PRT1_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MOSI__PS CYREG_PRT1_PS
#define MOSI__SHIFT 6u
#define MOSI__SLW CYREG_PRT1_SLW

/* PWM_M1 */
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define PWM_M1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_M1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_M1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_M1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define PWM_M1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_M1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define PWM_M1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_M1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_M1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_M1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_M1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_M1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define PWM_M1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define PWM_M1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB13_A0
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB13_A1
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB13_D0
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB13_D1
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB13_F0
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB13_F1
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_M1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* PWM_M2 */
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_M2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_M2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_M2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_M2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define PWM_M2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_M2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define PWM_M2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_M2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_M2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_M2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_M2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_M2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define PWM_M2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define PWM_M2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_M2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL

/* PWM_M3 */
#define PWM_M3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_M3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_M3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_M3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define PWM_M3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_M3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define PWM_M3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_M3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_M3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_M3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_M3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define PWM_M3_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_M3_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_M3_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_M3_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_M3_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_M3_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_M3_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_M3_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define PWM_M3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_M3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_M3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_M3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define PWM_M3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define PWM_M3_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB15_A0
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB15_A1
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB15_D0
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB15_D1
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB15_F0
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB15_F1
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_M3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* PWM_M4 */
#define PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_M4_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_M4_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_M4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_M4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_M4_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define PWM_M4_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_M4_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_M4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_M4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define PWM_M4_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_M4_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_M4_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_M4_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_M4_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_M4_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define PWM_M4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_M4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_M4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_M4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define PWM_M4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define PWM_M4_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_M4_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_1__0__MASK 0x01u
#define Pin_1__0__PC CYREG_PRT0_PC0
#define Pin_1__0__PORT 0u
#define Pin_1__0__SHIFT 0u
#define Pin_1__1__INTTYPE CYREG_PICU0_INTTYPE1
#define Pin_1__1__MASK 0x02u
#define Pin_1__1__PC CYREG_PRT0_PC1
#define Pin_1__1__PORT 0u
#define Pin_1__1__SHIFT 1u
#define Pin_1__AG CYREG_PRT0_AG
#define Pin_1__AMUX CYREG_PRT0_AMUX
#define Pin_1__BIE CYREG_PRT0_BIE
#define Pin_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__BYP CYREG_PRT0_BYP
#define Pin_1__CTL CYREG_PRT0_CTL
#define Pin_1__DM0 CYREG_PRT0_DM0
#define Pin_1__DM1 CYREG_PRT0_DM1
#define Pin_1__DM2 CYREG_PRT0_DM2
#define Pin_1__DR CYREG_PRT0_DR
#define Pin_1__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__INTSTAT CYREG_PICU0_INTSTAT
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__MASK 0x03u
#define Pin_1__PORT 0u
#define Pin_1__PRT CYREG_PRT0_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__PS CYREG_PRT0_PS
#define Pin_1__SHIFT 0u
#define Pin_1__SLW CYREG_PRT0_SLW
#define Pin_1__SNAP CYREG_PICU0_SNAP

/* Pin_ADC_in */
#define Pin_ADC_in__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_ADC_in__0__MASK 0x80u
#define Pin_ADC_in__0__PC CYREG_PRT3_PC7
#define Pin_ADC_in__0__PORT 3u
#define Pin_ADC_in__0__SHIFT 7u
#define Pin_ADC_in__AG CYREG_PRT3_AG
#define Pin_ADC_in__AMUX CYREG_PRT3_AMUX
#define Pin_ADC_in__BIE CYREG_PRT3_BIE
#define Pin_ADC_in__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_ADC_in__BYP CYREG_PRT3_BYP
#define Pin_ADC_in__CTL CYREG_PRT3_CTL
#define Pin_ADC_in__DM0 CYREG_PRT3_DM0
#define Pin_ADC_in__DM1 CYREG_PRT3_DM1
#define Pin_ADC_in__DM2 CYREG_PRT3_DM2
#define Pin_ADC_in__DR CYREG_PRT3_DR
#define Pin_ADC_in__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_ADC_in__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_ADC_in__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_ADC_in__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_ADC_in__MASK 0x80u
#define Pin_ADC_in__PORT 3u
#define Pin_ADC_in__PRT CYREG_PRT3_PRT
#define Pin_ADC_in__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_ADC_in__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_ADC_in__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_ADC_in__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_ADC_in__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_ADC_in__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_ADC_in__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_ADC_in__PS CYREG_PRT3_PS
#define Pin_ADC_in__SHIFT 7u
#define Pin_ADC_in__SLW CYREG_PRT3_SLW

/* Pin_PWM1 */
#define Pin_PWM1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_PWM1__0__MASK 0x01u
#define Pin_PWM1__0__PC CYREG_PRT2_PC0
#define Pin_PWM1__0__PORT 2u
#define Pin_PWM1__0__SHIFT 0u
#define Pin_PWM1__AG CYREG_PRT2_AG
#define Pin_PWM1__AMUX CYREG_PRT2_AMUX
#define Pin_PWM1__BIE CYREG_PRT2_BIE
#define Pin_PWM1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_PWM1__BYP CYREG_PRT2_BYP
#define Pin_PWM1__CTL CYREG_PRT2_CTL
#define Pin_PWM1__DM0 CYREG_PRT2_DM0
#define Pin_PWM1__DM1 CYREG_PRT2_DM1
#define Pin_PWM1__DM2 CYREG_PRT2_DM2
#define Pin_PWM1__DR CYREG_PRT2_DR
#define Pin_PWM1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_PWM1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_PWM1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_PWM1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_PWM1__MASK 0x01u
#define Pin_PWM1__PORT 2u
#define Pin_PWM1__PRT CYREG_PRT2_PRT
#define Pin_PWM1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_PWM1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_PWM1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_PWM1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_PWM1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_PWM1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_PWM1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_PWM1__PS CYREG_PRT2_PS
#define Pin_PWM1__SHIFT 0u
#define Pin_PWM1__SLW CYREG_PRT2_SLW

/* Pin_PWM2 */
#define Pin_PWM2__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_PWM2__0__MASK 0x02u
#define Pin_PWM2__0__PC CYREG_PRT2_PC1
#define Pin_PWM2__0__PORT 2u
#define Pin_PWM2__0__SHIFT 1u
#define Pin_PWM2__AG CYREG_PRT2_AG
#define Pin_PWM2__AMUX CYREG_PRT2_AMUX
#define Pin_PWM2__BIE CYREG_PRT2_BIE
#define Pin_PWM2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_PWM2__BYP CYREG_PRT2_BYP
#define Pin_PWM2__CTL CYREG_PRT2_CTL
#define Pin_PWM2__DM0 CYREG_PRT2_DM0
#define Pin_PWM2__DM1 CYREG_PRT2_DM1
#define Pin_PWM2__DM2 CYREG_PRT2_DM2
#define Pin_PWM2__DR CYREG_PRT2_DR
#define Pin_PWM2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_PWM2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_PWM2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_PWM2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_PWM2__MASK 0x02u
#define Pin_PWM2__PORT 2u
#define Pin_PWM2__PRT CYREG_PRT2_PRT
#define Pin_PWM2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_PWM2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_PWM2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_PWM2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_PWM2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_PWM2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_PWM2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_PWM2__PS CYREG_PRT2_PS
#define Pin_PWM2__SHIFT 1u
#define Pin_PWM2__SLW CYREG_PRT2_SLW

/* Pin_PWM3 */
#define Pin_PWM3__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_PWM3__0__MASK 0x04u
#define Pin_PWM3__0__PC CYREG_PRT2_PC2
#define Pin_PWM3__0__PORT 2u
#define Pin_PWM3__0__SHIFT 2u
#define Pin_PWM3__AG CYREG_PRT2_AG
#define Pin_PWM3__AMUX CYREG_PRT2_AMUX
#define Pin_PWM3__BIE CYREG_PRT2_BIE
#define Pin_PWM3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_PWM3__BYP CYREG_PRT2_BYP
#define Pin_PWM3__CTL CYREG_PRT2_CTL
#define Pin_PWM3__DM0 CYREG_PRT2_DM0
#define Pin_PWM3__DM1 CYREG_PRT2_DM1
#define Pin_PWM3__DM2 CYREG_PRT2_DM2
#define Pin_PWM3__DR CYREG_PRT2_DR
#define Pin_PWM3__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_PWM3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_PWM3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_PWM3__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_PWM3__MASK 0x04u
#define Pin_PWM3__PORT 2u
#define Pin_PWM3__PRT CYREG_PRT2_PRT
#define Pin_PWM3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_PWM3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_PWM3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_PWM3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_PWM3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_PWM3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_PWM3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_PWM3__PS CYREG_PRT2_PS
#define Pin_PWM3__SHIFT 2u
#define Pin_PWM3__SLW CYREG_PRT2_SLW

/* Pin_PWM4 */
#define Pin_PWM4__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_PWM4__0__MASK 0x08u
#define Pin_PWM4__0__PC CYREG_PRT2_PC3
#define Pin_PWM4__0__PORT 2u
#define Pin_PWM4__0__SHIFT 3u
#define Pin_PWM4__AG CYREG_PRT2_AG
#define Pin_PWM4__AMUX CYREG_PRT2_AMUX
#define Pin_PWM4__BIE CYREG_PRT2_BIE
#define Pin_PWM4__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_PWM4__BYP CYREG_PRT2_BYP
#define Pin_PWM4__CTL CYREG_PRT2_CTL
#define Pin_PWM4__DM0 CYREG_PRT2_DM0
#define Pin_PWM4__DM1 CYREG_PRT2_DM1
#define Pin_PWM4__DM2 CYREG_PRT2_DM2
#define Pin_PWM4__DR CYREG_PRT2_DR
#define Pin_PWM4__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_PWM4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_PWM4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_PWM4__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_PWM4__MASK 0x08u
#define Pin_PWM4__PORT 2u
#define Pin_PWM4__PRT CYREG_PRT2_PRT
#define Pin_PWM4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_PWM4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_PWM4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_PWM4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_PWM4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_PWM4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_PWM4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_PWM4__PS CYREG_PRT2_PS
#define Pin_PWM4__SHIFT 3u
#define Pin_PWM4__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU1_INTTYPE4
#define SCLK__0__MASK 0x10u
#define SCLK__0__PC CYREG_PRT1_PC4
#define SCLK__0__PORT 1u
#define SCLK__0__SHIFT 4u
#define SCLK__AG CYREG_PRT1_AG
#define SCLK__AMUX CYREG_PRT1_AMUX
#define SCLK__BIE CYREG_PRT1_BIE
#define SCLK__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCLK__BYP CYREG_PRT1_BYP
#define SCLK__CTL CYREG_PRT1_CTL
#define SCLK__DM0 CYREG_PRT1_DM0
#define SCLK__DM1 CYREG_PRT1_DM1
#define SCLK__DM2 CYREG_PRT1_DM2
#define SCLK__DR CYREG_PRT1_DR
#define SCLK__INP_DIS CYREG_PRT1_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT1_LCD_EN
#define SCLK__MASK 0x10u
#define SCLK__PORT 1u
#define SCLK__PRT CYREG_PRT1_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCLK__PS CYREG_PRT1_PS
#define SCLK__SHIFT 4u
#define SCLK__SLW CYREG_PRT1_SLW

/* SPI_Slave_BSPIS */
#define SPI_Slave_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPI_Slave_BSPIS_BitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define SPI_Slave_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPI_Slave_BSPIS_BitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define SPI_Slave_BSPIS_BitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPI_Slave_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_Slave_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_Slave_BSPIS_BitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define SPI_Slave_BSPIS_BitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define SPI_Slave_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_Slave_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPI_Slave_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPI_Slave_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define SPI_Slave_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define SPI_Slave_BSPIS_BitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define SPI_Slave_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPI_Slave_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPI_Slave_BSPIS_RxStsReg__3__MASK 0x08u
#define SPI_Slave_BSPIS_RxStsReg__3__POS 3
#define SPI_Slave_BSPIS_RxStsReg__4__MASK 0x10u
#define SPI_Slave_BSPIS_RxStsReg__4__POS 4
#define SPI_Slave_BSPIS_RxStsReg__5__MASK 0x20u
#define SPI_Slave_BSPIS_RxStsReg__5__POS 5
#define SPI_Slave_BSPIS_RxStsReg__6__MASK 0x40u
#define SPI_Slave_BSPIS_RxStsReg__6__POS 6
#define SPI_Slave_BSPIS_RxStsReg__MASK 0x78u
#define SPI_Slave_BSPIS_RxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SPI_Slave_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPI_Slave_BSPIS_RxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define SPI_Slave_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define SPI_Slave_BSPIS_sR8_Dp_u0__A0_REG CYREG_B1_UDB08_A0
#define SPI_Slave_BSPIS_sR8_Dp_u0__A1_REG CYREG_B1_UDB08_A1
#define SPI_Slave_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define SPI_Slave_BSPIS_sR8_Dp_u0__D0_REG CYREG_B1_UDB08_D0
#define SPI_Slave_BSPIS_sR8_Dp_u0__D1_REG CYREG_B1_UDB08_D1
#define SPI_Slave_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPI_Slave_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define SPI_Slave_BSPIS_sR8_Dp_u0__F0_REG CYREG_B1_UDB08_F0
#define SPI_Slave_BSPIS_sR8_Dp_u0__F1_REG CYREG_B1_UDB08_F1
#define SPI_Slave_BSPIS_TxStsReg__0__MASK 0x01u
#define SPI_Slave_BSPIS_TxStsReg__0__POS 0
#define SPI_Slave_BSPIS_TxStsReg__1__MASK 0x02u
#define SPI_Slave_BSPIS_TxStsReg__1__POS 1
#define SPI_Slave_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPI_Slave_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPI_Slave_BSPIS_TxStsReg__2__MASK 0x04u
#define SPI_Slave_BSPIS_TxStsReg__2__POS 2
#define SPI_Slave_BSPIS_TxStsReg__6__MASK 0x40u
#define SPI_Slave_BSPIS_TxStsReg__6__POS 6
#define SPI_Slave_BSPIS_TxStsReg__MASK 0x47u
#define SPI_Slave_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define SPI_Slave_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPI_Slave_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB08_ST

/* SPI_Slave_IntClock */
#define SPI_Slave_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPI_Slave_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPI_Slave_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPI_Slave_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_Slave_IntClock__INDEX 0x02u
#define SPI_Slave_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_Slave_IntClock__PM_ACT_MSK 0x04u
#define SPI_Slave_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_Slave_IntClock__PM_STBY_MSK 0x04u

/* SPI_Slave_RxInternalInterrupt */
#define SPI_Slave_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPI_Slave_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPI_Slave_RxInternalInterrupt__INTC_MASK 0x04u
#define SPI_Slave_RxInternalInterrupt__INTC_NUMBER 2u
#define SPI_Slave_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPI_Slave_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define SPI_Slave_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPI_Slave_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SS */
#define SS__0__INTTYPE CYREG_PICU1_INTTYPE7
#define SS__0__MASK 0x80u
#define SS__0__PC CYREG_PRT1_PC7
#define SS__0__PORT 1u
#define SS__0__SHIFT 7u
#define SS__AG CYREG_PRT1_AG
#define SS__AMUX CYREG_PRT1_AMUX
#define SS__BIE CYREG_PRT1_BIE
#define SS__BIT_MASK CYREG_PRT1_BIT_MASK
#define SS__BYP CYREG_PRT1_BYP
#define SS__CTL CYREG_PRT1_CTL
#define SS__DM0 CYREG_PRT1_DM0
#define SS__DM1 CYREG_PRT1_DM1
#define SS__DM2 CYREG_PRT1_DM2
#define SS__DR CYREG_PRT1_DR
#define SS__INP_DIS CYREG_PRT1_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT1_LCD_EN
#define SS__MASK 0x80u
#define SS__PORT 1u
#define SS__PRT CYREG_PRT1_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SS__PS CYREG_PRT1_PS
#define SS__SHIFT 7u
#define SS__SLW CYREG_PRT1_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x10u
#define isr_1__INTC_NUMBER 4u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_uart_rx */
#define isr_uart_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_uart_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_uart_rx__INTC_MASK 0x08u
#define isr_uart_rx__INTC_NUMBER 3u
#define isr_uart_rx__INTC_PRIOR_NUM 7u
#define isr_uart_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_uart_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_uart_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "DC-Motor-PWM"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
