TimeQuest Timing Analyzer report for UART
Fri Jan 11 08:52:37 2019
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst3|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'inst3|altpll_component|pll|clk[0]'
 13. Slow Model Minimum Pulse Width: 'CK'
 14. Slow Model Minimum Pulse Width: 'inst3|altpll_component|pll|clk[0]'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'inst3|altpll_component|pll|clk[0]'
 27. Fast Model Hold: 'inst3|altpll_component|pll|clk[0]'
 28. Fast Model Minimum Pulse Width: 'CK'
 29. Fast Model Minimum Pulse Width: 'inst3|altpll_component|pll|clk[0]'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Progagation Delay
 42. Minimum Progagation Delay
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; UART                                             ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; CK                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { CK }                                ;
; inst3|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CK     ; inst3|altpll_component|pll|inclk[0] ; { inst3|altpll_component|pll|clk[0] } ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+-----------+-----------------+-----------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                        ; Note ;
+-----------+-----------------+-----------------------------------+------+
; 297.8 MHz ; 297.8 MHz       ; inst3|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst3|altpll_component|pll|clk[0] ; 36.642 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; inst3|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CK                                ; 10.000 ; 0.000         ;
; inst3|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst3|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 36.642 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.394      ;
; 36.754 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.282      ;
; 36.833 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.204      ;
; 36.833 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.204      ;
; 36.833 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.204      ;
; 36.833 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.204      ;
; 36.833 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.204      ;
; 36.847 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.190      ;
; 36.847 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.190      ;
; 36.847 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.190      ;
; 36.847 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.190      ;
; 36.847 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.190      ;
; 36.872 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.164      ;
; 36.872 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.164      ;
; 36.872 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.164      ;
; 36.872 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.164      ;
; 36.872 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.164      ;
; 36.936 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.100      ;
; 37.030 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 3.007      ;
; 37.061 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.975      ;
; 37.084 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 2.953      ;
; 37.097 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.939      ;
; 37.097 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.939      ;
; 37.097 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.939      ;
; 37.097 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.939      ;
; 37.097 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.939      ;
; 37.099 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.936      ;
; 37.153 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.882      ;
; 37.164 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 2.873      ;
; 37.215 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.821      ;
; 37.215 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.821      ;
; 37.215 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.821      ;
; 37.215 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.821      ;
; 37.215 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.821      ;
; 37.246 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.790      ;
; 37.246 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.790      ;
; 37.246 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.790      ;
; 37.246 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.790      ;
; 37.246 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.790      ;
; 37.246 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.790      ;
; 37.246 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.790      ;
; 37.246 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.790      ;
; 37.289 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.746      ;
; 37.290 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.746      ;
; 37.290 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.746      ;
; 37.290 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.746      ;
; 37.290 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.746      ;
; 37.294 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.741      ;
; 37.307 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 2.730      ;
; 37.324 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.711      ;
; 37.329 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.706      ;
; 37.334 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.701      ;
; 37.359 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.677      ;
; 37.359 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.677      ;
; 37.359 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.677      ;
; 37.359 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.677      ;
; 37.359 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.677      ;
; 37.378 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.657      ;
; 37.384 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.652      ;
; 37.402 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.634      ;
; 37.402 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.634      ;
; 37.402 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.634      ;
; 37.402 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.634      ;
; 37.442 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.593      ;
; 37.449 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.587      ;
; 37.449 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.587      ;
; 37.449 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.587      ;
; 37.449 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.587      ;
; 37.449 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.587      ;
; 37.449 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.587      ;
; 37.449 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.587      ;
; 37.449 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.587      ;
; 37.458 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.578      ;
; 37.458 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.578      ;
; 37.458 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.578      ;
; 37.458 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.578      ;
; 37.476 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.560      ;
; 37.476 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.560      ;
; 37.476 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.560      ;
; 37.476 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.560      ;
; 37.496 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.539      ;
; 37.512 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.524      ;
; 37.512 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.524      ;
; 37.512 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.524      ;
; 37.512 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.524      ;
; 37.550 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.486      ;
; 37.550 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.486      ;
; 37.550 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.486      ;
; 37.550 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.486      ;
; 37.550 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.486      ;
; 37.550 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.486      ;
; 37.550 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.486      ;
; 37.550 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.486      ;
; 37.563 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.472      ;
; 37.568 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 2.467      ;
; 37.583 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.453      ;
; 37.583 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.453      ;
; 37.583 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.453      ;
; 37.583 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.453      ;
; 37.583 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.453      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst3|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.391 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[1]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.523 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[4]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.534 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                         ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.538 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.575 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.841      ;
; 0.629 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.632 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.648 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[0]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.651 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[3]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.653 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[5]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.657 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.666 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.704 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                         ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.970      ;
; 0.715 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.981      ;
; 0.715 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.981      ;
; 0.747 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.WAIT_WR                                                                          ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.013      ;
; 0.795 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[2]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.802 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.814 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.830 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[6]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.833 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.835 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.837 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.102      ;
; 0.841 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.844 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.848 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.085      ;
; 0.852 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.119      ;
; 0.852 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.119      ;
; 0.858 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.095      ;
; 0.861 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.WAIT_WR                                                                          ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.865 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.131      ;
; 0.922 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.189      ;
; 0.923 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.192      ;
; 0.923 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.189      ;
; 0.945 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.210      ;
; 0.971 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore                                                                         ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.235      ;
; 0.973 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore2                                                                        ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.240      ;
; 0.976 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.240      ;
; 0.978 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.242      ;
; 0.990 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.257      ;
; 1.011 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore                                                                         ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.276      ;
; 1.045 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.314      ;
; 1.064 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.330      ;
; 1.075 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.312      ;
; 1.084 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore                                                                         ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore2                                                                        ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.349      ;
; 1.101 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.338      ;
; 1.107 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.344      ;
; 1.118 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.355      ;
; 1.125 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.362      ;
; 1.129 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.366      ;
; 1.131 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.368      ;
; 1.156 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]      ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.WAIT_WR                                                                          ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.422      ;
; 1.157 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]      ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.423      ;
; 1.178 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.181 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.447      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CK'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK|combout                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK|combout                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CK    ; Rise       ; inst3|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; inst3|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CK    ; Rise       ; inst3|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; inst3|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CK    ; Rise       ; CK                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst3|altpll_component|pll|clk[0]'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore2                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore2                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.RESET                                                                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.RESET                                                                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.WAIT_WR                                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.WAIT_WR                                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; DIN[*]    ; CK         ; -0.381 ; -0.381 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[0]   ; CK         ; -0.381 ; -0.381 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[1]   ; CK         ; -0.476 ; -0.476 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[2]   ; CK         ; -0.490 ; -0.490 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[3]   ; CK         ; -1.445 ; -1.445 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[4]   ; CK         ; -1.438 ; -1.438 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[5]   ; CK         ; -1.318 ; -1.318 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[6]   ; CK         ; -1.412 ; -1.412 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[7]   ; CK         ; -0.708 ; -0.708 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RD        ; CK         ; 4.120  ; 4.120  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RX_UART   ; CK         ; 3.683  ; 3.683  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; WR        ; CK         ; 4.173  ; 4.173  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; DIN[*]    ; CK         ; 1.675  ; 1.675  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[0]   ; CK         ; 0.611  ; 0.611  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[1]   ; CK         ; 0.706  ; 0.706  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[2]   ; CK         ; 0.720  ; 0.720  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[3]   ; CK         ; 1.675  ; 1.675  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[4]   ; CK         ; 1.668  ; 1.668  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[5]   ; CK         ; 1.548  ; 1.548  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[6]   ; CK         ; 1.642  ; 1.642  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[7]   ; CK         ; 0.938  ; 0.938  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RD        ; CK         ; -3.777 ; -3.777 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RX_UART   ; CK         ; -3.226 ; -3.226 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; WR        ; CK         ; -2.920 ; -2.920 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; DAV             ; CK         ; 7.622  ; 7.622  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; DOUT[*]         ; CK         ; 7.648  ; 7.648  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[0]        ; CK         ; 7.622  ; 7.622  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[1]        ; CK         ; 7.632  ; 7.632  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[2]        ; CK         ; 7.604  ; 7.604  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[3]        ; CK         ; 7.600  ; 7.600  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[4]        ; CK         ; 7.648  ; 7.648  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[5]        ; CK         ; 7.420  ; 7.420  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[6]        ; CK         ; 7.401  ; 7.401  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[7]        ; CK         ; 7.399  ; 7.399  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TXRDY           ; CK         ; 8.805  ; 8.805  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TX_UART         ; CK         ; 12.557 ; 12.557 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; campionamento   ; CK         ; 8.209  ; 8.209  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; stop_bit_output ; CK         ; 7.620  ; 7.620  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; DAV             ; CK         ; 7.622  ; 7.622  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; DOUT[*]         ; CK         ; 7.399  ; 7.399  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[0]        ; CK         ; 7.622  ; 7.622  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[1]        ; CK         ; 7.632  ; 7.632  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[2]        ; CK         ; 7.604  ; 7.604  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[3]        ; CK         ; 7.600  ; 7.600  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[4]        ; CK         ; 7.648  ; 7.648  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[5]        ; CK         ; 7.420  ; 7.420  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[6]        ; CK         ; 7.401  ; 7.401  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[7]        ; CK         ; 7.399  ; 7.399  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TXRDY           ; CK         ; 8.679  ; 8.679  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TX_UART         ; CK         ; 12.193 ; 12.193 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; campionamento   ; CK         ; 8.209  ; 8.209  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; stop_bit_output ; CK         ; 7.620  ; 7.620  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; RX_UART    ; Rx_sonda    ; 9.171 ;    ;    ; 9.171 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; RX_UART    ; Rx_sonda    ; 9.171 ;    ;    ; 9.171 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst3|altpll_component|pll|clk[0] ; 38.487 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; inst3|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CK                                ; 10.000 ; 0.000         ;
; inst3|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst3|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 38.487 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.545      ;
; 38.501 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.531      ;
; 38.501 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.531      ;
; 38.501 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.531      ;
; 38.501 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.531      ;
; 38.501 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.531      ;
; 38.510 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.522      ;
; 38.510 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.522      ;
; 38.510 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.522      ;
; 38.510 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.522      ;
; 38.510 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.522      ;
; 38.522 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.510      ;
; 38.522 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.510      ;
; 38.522 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.510      ;
; 38.522 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.510      ;
; 38.522 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.510      ;
; 38.558 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.474      ;
; 38.617 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.415      ;
; 38.617 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.415      ;
; 38.617 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.415      ;
; 38.617 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.415      ;
; 38.617 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.415      ;
; 38.645 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.387      ;
; 38.649 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.383      ;
; 38.649 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.383      ;
; 38.649 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.383      ;
; 38.649 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.383      ;
; 38.649 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.383      ;
; 38.672 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.361      ;
; 38.687 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.345      ;
; 38.687 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.345      ;
; 38.687 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.345      ;
; 38.687 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.345      ;
; 38.687 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.345      ;
; 38.692 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.341      ;
; 38.693 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.339      ;
; 38.702 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.330      ;
; 38.702 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.330      ;
; 38.702 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.330      ;
; 38.702 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.330      ;
; 38.702 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.330      ;
; 38.702 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.330      ;
; 38.702 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.330      ;
; 38.702 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.330      ;
; 38.712 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.320      ;
; 38.724 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.309      ;
; 38.735 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.297      ;
; 38.735 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.297      ;
; 38.735 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.297      ;
; 38.735 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.297      ;
; 38.735 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.297      ;
; 38.758 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.274      ;
; 38.758 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.274      ;
; 38.758 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.274      ;
; 38.758 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.274      ;
; 38.758 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.273      ;
; 38.763 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.268      ;
; 38.765 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.267      ;
; 38.765 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.267      ;
; 38.765 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.267      ;
; 38.765 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.267      ;
; 38.769 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.262      ;
; 38.774 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 1.257      ;
; 38.777 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.255      ;
; 38.777 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.255      ;
; 38.777 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.255      ;
; 38.777 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.255      ;
; 38.785 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.247      ;
; 38.785 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.247      ;
; 38.785 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.247      ;
; 38.785 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.247      ;
; 38.788 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.244      ;
; 38.788 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.244      ;
; 38.788 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.244      ;
; 38.788 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.244      ;
; 38.788 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.244      ;
; 38.788 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.244      ;
; 38.788 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.244      ;
; 38.788 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.244      ;
; 38.803 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.229      ;
; 38.808 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.001      ; 1.225      ;
; 38.817 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.215      ;
; 38.817 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.215      ;
; 38.817 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.215      ;
; 38.817 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.215      ;
; 38.821 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.211      ;
; 38.821 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.211      ;
; 38.821 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.211      ;
; 38.821 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.211      ;
; 38.821 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.211      ;
; 38.821 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.211      ;
; 38.821 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.211      ;
; 38.821 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.211      ;
; 38.826 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.206      ;
; 38.828 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.204      ;
; 38.835 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.197      ;
; 38.838 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.194      ;
; 38.838 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.194      ;
; 38.838 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.194      ;
; 38.838 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.194      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst3|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[1]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[4]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                         ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.288 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[0]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[3]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[5]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.316 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
; 0.319 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                         ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.472      ;
; 0.319 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.328 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.343 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.WAIT_WR                                                                          ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.496      ;
; 0.356 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[2]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; TX:TX_BLOCK|lpm_ff:DATA_FF|dffs[6]                                                                                       ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.533      ;
; 0.383 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.536      ;
; 0.392 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.543      ;
; 0.392 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.WAIT_WR                                                                          ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.543      ;
; 0.399 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.550      ;
; 0.405 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.557      ;
; 0.414 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.569      ;
; 0.416 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.543      ;
; 0.428 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.579      ;
; 0.430 ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ; TX:TX_BLOCK|lpm_shiftreg0:TX_SHIFT_REG|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                       ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.025     ; 0.557      ;
; 0.432 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.584      ;
; 0.434 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.587      ;
; 0.439 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore2                                                                        ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.592      ;
; 0.442 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore                                                                         ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.593      ;
; 0.448 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.598      ;
; 0.448 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.599      ;
; 0.450 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.603      ;
; 0.461 ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.613      ;
; 0.461 ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore                                                                         ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.612      ;
; 0.462 ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.617      ;
; 0.494 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4]            ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5]            ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.656      ;
; 0.509 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]      ; TX:TX_BLOCK|lpm_counter_TX_MOD_10:CNT_TX_MOD_10|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]      ; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CK'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CK    ; Rise       ; CK|combout                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; CK|combout                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CK    ; Rise       ; inst3|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; inst3|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CK    ; Rise       ; inst3|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CK    ; Rise       ; inst3|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CK    ; Rise       ; CK                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst3|altpll_component|pll|clk[0]'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_Output2                                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Accumulo_output                                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_ED                                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Clk_divider_decisore                                                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore2                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Decisore2                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Edge_detection                                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Reset                                                                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Ricezione_terminata                                                              ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Uscita_letta                                                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|FSM_RX:FSM_RX|present_state.Wait_read                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_BIT|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_16:CNT_RX_MOD_16_EDGE|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[0]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[2]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_counter_RX_MOD_32:CNT_RX_MOD_32|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[4]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_LEFT_EDGE:LEFT_SHIFT_RX_EDGE|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_8_BIT:RIGHT_SHIFT_RX_BIT|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; RX:RX_BLOCK|lpm_shiftreg_RX_RIGHT_9:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.CONTROL_END_BIT                                                                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.LOAD_DATA                                                                        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.NEXT_BIT                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.RESET                                                                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.RESET                                                                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.TX_BIT                                                                           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.WAIT_WR                                                                          ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|FSM_TX:FSM_TX|present_state.WAIT_WR                                                                          ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst3|altpll_component|pll|clk[0] ; Rise       ; TX:TX_BLOCK|lpm_counter_TX:CNT_TX_MOD_217|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0]            ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; DIN[*]    ; CK         ; -0.584 ; -0.584 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[0]   ; CK         ; -0.584 ; -0.584 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[1]   ; CK         ; -0.636 ; -0.636 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[2]   ; CK         ; -0.652 ; -0.652 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[3]   ; CK         ; -1.171 ; -1.171 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[4]   ; CK         ; -1.172 ; -1.172 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[5]   ; CK         ; -1.088 ; -1.088 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[6]   ; CK         ; -1.153 ; -1.153 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[7]   ; CK         ; -0.705 ; -0.705 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RD        ; CK         ; 2.087  ; 2.087  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RX_UART   ; CK         ; 1.902  ; 1.902  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; WR        ; CK         ; 2.047  ; 2.047  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; DIN[*]    ; CK         ; 1.292  ; 1.292  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[0]   ; CK         ; 0.704  ; 0.704  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[1]   ; CK         ; 0.756  ; 0.756  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[2]   ; CK         ; 0.772  ; 0.772  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[3]   ; CK         ; 1.291  ; 1.291  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[4]   ; CK         ; 1.292  ; 1.292  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[5]   ; CK         ; 1.208  ; 1.208  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[6]   ; CK         ; 1.273  ; 1.273  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[7]   ; CK         ; 0.825  ; 0.825  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RD        ; CK         ; -1.926 ; -1.926 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RX_UART   ; CK         ; -1.680 ; -1.680 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; WR        ; CK         ; -1.500 ; -1.500 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; DAV             ; CK         ; 4.440 ; 4.440 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; DOUT[*]         ; CK         ; 4.453 ; 4.453 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[0]        ; CK         ; 4.447 ; 4.447 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[1]        ; CK         ; 4.451 ; 4.451 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[2]        ; CK         ; 4.423 ; 4.423 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[3]        ; CK         ; 4.420 ; 4.420 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[4]        ; CK         ; 4.453 ; 4.453 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[5]        ; CK         ; 4.354 ; 4.354 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[6]        ; CK         ; 4.338 ; 4.338 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[7]        ; CK         ; 4.337 ; 4.337 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TXRDY           ; CK         ; 4.949 ; 4.949 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TX_UART         ; CK         ; 6.757 ; 6.757 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; campionamento   ; CK         ; 4.690 ; 4.690 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; stop_bit_output ; CK         ; 4.418 ; 4.418 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; DAV             ; CK         ; 4.440 ; 4.440 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; DOUT[*]         ; CK         ; 4.337 ; 4.337 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[0]        ; CK         ; 4.447 ; 4.447 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[1]        ; CK         ; 4.451 ; 4.451 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[2]        ; CK         ; 4.423 ; 4.423 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[3]        ; CK         ; 4.420 ; 4.420 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[4]        ; CK         ; 4.453 ; 4.453 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[5]        ; CK         ; 4.354 ; 4.354 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[6]        ; CK         ; 4.338 ; 4.338 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[7]        ; CK         ; 4.337 ; 4.337 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TXRDY           ; CK         ; 4.901 ; 4.901 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TX_UART         ; CK         ; 6.590 ; 6.590 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; campionamento   ; CK         ; 4.690 ; 4.690 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; stop_bit_output ; CK         ; 4.418 ; 4.418 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; RX_UART    ; Rx_sonda    ; 5.257 ;    ;    ; 5.257 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; RX_UART    ; Rx_sonda    ; 5.257 ;    ;    ; 5.257 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; 36.642 ; 0.215 ; N/A      ; N/A     ; 10.000              ;
;  CK                                ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  inst3|altpll_component|pll|clk[0] ; 36.642 ; 0.215 ; N/A      ; N/A     ; 19.000              ;
; Design-wide TNS                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CK                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst3|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; DIN[*]    ; CK         ; -0.381 ; -0.381 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[0]   ; CK         ; -0.381 ; -0.381 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[1]   ; CK         ; -0.476 ; -0.476 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[2]   ; CK         ; -0.490 ; -0.490 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[3]   ; CK         ; -1.171 ; -1.171 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[4]   ; CK         ; -1.172 ; -1.172 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[5]   ; CK         ; -1.088 ; -1.088 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[6]   ; CK         ; -1.153 ; -1.153 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[7]   ; CK         ; -0.705 ; -0.705 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RD        ; CK         ; 4.120  ; 4.120  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RX_UART   ; CK         ; 3.683  ; 3.683  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; WR        ; CK         ; 4.173  ; 4.173  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; DIN[*]    ; CK         ; 1.675  ; 1.675  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[0]   ; CK         ; 0.704  ; 0.704  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[1]   ; CK         ; 0.756  ; 0.756  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[2]   ; CK         ; 0.772  ; 0.772  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[3]   ; CK         ; 1.675  ; 1.675  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[4]   ; CK         ; 1.668  ; 1.668  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[5]   ; CK         ; 1.548  ; 1.548  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[6]   ; CK         ; 1.642  ; 1.642  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DIN[7]   ; CK         ; 0.938  ; 0.938  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RD        ; CK         ; -1.926 ; -1.926 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; RX_UART   ; CK         ; -1.680 ; -1.680 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; WR        ; CK         ; -1.500 ; -1.500 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+--------+--------+------------+-----------------------------------+
; DAV             ; CK         ; 7.622  ; 7.622  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; DOUT[*]         ; CK         ; 7.648  ; 7.648  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[0]        ; CK         ; 7.622  ; 7.622  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[1]        ; CK         ; 7.632  ; 7.632  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[2]        ; CK         ; 7.604  ; 7.604  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[3]        ; CK         ; 7.600  ; 7.600  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[4]        ; CK         ; 7.648  ; 7.648  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[5]        ; CK         ; 7.420  ; 7.420  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[6]        ; CK         ; 7.401  ; 7.401  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[7]        ; CK         ; 7.399  ; 7.399  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TXRDY           ; CK         ; 8.805  ; 8.805  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TX_UART         ; CK         ; 12.557 ; 12.557 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; campionamento   ; CK         ; 8.209  ; 8.209  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; stop_bit_output ; CK         ; 7.620  ; 7.620  ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------------+------------+-------+-------+------------+-----------------------------------+
; DAV             ; CK         ; 4.440 ; 4.440 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; DOUT[*]         ; CK         ; 4.337 ; 4.337 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[0]        ; CK         ; 4.447 ; 4.447 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[1]        ; CK         ; 4.451 ; 4.451 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[2]        ; CK         ; 4.423 ; 4.423 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[3]        ; CK         ; 4.420 ; 4.420 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[4]        ; CK         ; 4.453 ; 4.453 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[5]        ; CK         ; 4.354 ; 4.354 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[6]        ; CK         ; 4.338 ; 4.338 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
;  DOUT[7]        ; CK         ; 4.337 ; 4.337 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TXRDY           ; CK         ; 4.901 ; 4.901 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; TX_UART         ; CK         ; 6.590 ; 6.590 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; campionamento   ; CK         ; 4.690 ; 4.690 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
; stop_bit_output ; CK         ; 4.418 ; 4.418 ; Rise       ; inst3|altpll_component|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; RX_UART    ; Rx_sonda    ; 9.171 ;    ;    ; 9.171 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; RX_UART    ; Rx_sonda    ; 5.257 ;    ;    ; 5.257 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 631      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst3|altpll_component|pll|clk[0] ; inst3|altpll_component|pll|clk[0] ; 631      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File lpm_shiftreg2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_shiftreg2.qip
Warning (125092): Tcl Script File lpm_shiftreg3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_shiftreg3.qip
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Fri Jan 11 08:52:35 2019
Info: Command: quartus_sta UART -c UART
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CK CK
    Info (332110): create_generated_clock -source {inst3|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst3|altpll_component|pll|clk[0]} {inst3|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 36.642
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.642         0.000 inst3|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 inst3|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CK 
    Info (332119):    19.000         0.000 inst3|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 14 output pins without output pin load capacitance assignment
    Info (306007): Pin "TXRDY" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DAV" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "TX_UART" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Rx_sonda" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "campionamento" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "stop_bit_output" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DOUT[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 38.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.487         0.000 inst3|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 inst3|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CK 
    Info (332119):    19.000         0.000 inst3|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 333 megabytes
    Info: Processing ended: Fri Jan 11 08:52:37 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


