
EdisonsCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da6c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  0800dbfc  0800dbfc  0000ebfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd90  0800dd90  0000f0b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800dd90  0800dd90  0000ed90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd98  0800dd98  0000f0b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd98  0800dd98  0000ed98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dd9c  0800dd9c  0000ed9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  0800dda0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f0b4  2**0
                  CONTENTS
 10 .bss          0000590c  200000b8  200000b8  0000f0b8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200059c4  200059c4  0000f0b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f0b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026211  00000000  00000000  0000f0e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005515  00000000  00000000  000352f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f58  00000000  00000000  0003a810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000186f  00000000  00000000  0003c768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026144  00000000  00000000  0003dfd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025c30  00000000  00000000  0006411b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e20ec  00000000  00000000  00089d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016be37  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008858  00000000  00000000  0016be7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  001746d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b8 	.word	0x200000b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dbe4 	.word	0x0800dbe4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	0800dbe4 	.word	0x0800dbe4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <BMI088_delay_ms>:


}

void BMI088_delay_ms(uint16_t ms)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 800057a:	e003      	b.n	8000584 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 800057c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000580:	f000 f80a 	bl	8000598 <BMI088_delay_us>
    while(ms--)
 8000584:	88fb      	ldrh	r3, [r7, #6]
 8000586:	1e5a      	subs	r2, r3, #1
 8000588:	80fa      	strh	r2, [r7, #6]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d1f6      	bne.n	800057c <BMI088_delay_ms+0xc>
    }
}
 800058e:	bf00      	nop
 8000590:	bf00      	nop
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <BMI088_delay_us>:

void BMI088_delay_us(uint16_t us)
{
 8000598:	b480      	push	{r7}
 800059a:	b089      	sub	sp, #36	@ 0x24
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	80fb      	strh	r3, [r7, #6]

    uint32_t ticks = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 80005aa:	2300      	movs	r3, #0
 80005ac:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 80005ae:	2300      	movs	r3, #0
 80005b0:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 80005b2:	2300      	movs	r3, #0
 80005b4:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 80005b6:	4b19      	ldr	r3, [pc, #100]	@ (800061c <BMI088_delay_us+0x84>)
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	60fb      	str	r3, [r7, #12]
    ticks = us * 168;
 80005bc:	88fb      	ldrh	r3, [r7, #6]
 80005be:	22a8      	movs	r2, #168	@ 0xa8
 80005c0:	fb02 f303 	mul.w	r3, r2, r3
 80005c4:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 80005c6:	4b15      	ldr	r3, [pc, #84]	@ (800061c <BMI088_delay_us+0x84>)
 80005c8:	689b      	ldr	r3, [r3, #8]
 80005ca:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 80005cc:	4b13      	ldr	r3, [pc, #76]	@ (800061c <BMI088_delay_us+0x84>)
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 80005d2:	693a      	ldr	r2, [r7, #16]
 80005d4:	69fb      	ldr	r3, [r7, #28]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d0f8      	beq.n	80005cc <BMI088_delay_us+0x34>
        {
            if (tnow < told)
 80005da:	693a      	ldr	r2, [r7, #16]
 80005dc:	69fb      	ldr	r3, [r7, #28]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d206      	bcs.n	80005f0 <BMI088_delay_us+0x58>
            {
                tcnt += told - tnow;
 80005e2:	69fa      	ldr	r2, [r7, #28]
 80005e4:	693b      	ldr	r3, [r7, #16]
 80005e6:	1ad3      	subs	r3, r2, r3
 80005e8:	69ba      	ldr	r2, [r7, #24]
 80005ea:	4413      	add	r3, r2
 80005ec:	61bb      	str	r3, [r7, #24]
 80005ee:	e007      	b.n	8000600 <BMI088_delay_us+0x68>
            }
            else
            {
                tcnt += reload - tnow + told;
 80005f0:	68fa      	ldr	r2, [r7, #12]
 80005f2:	693b      	ldr	r3, [r7, #16]
 80005f4:	1ad2      	subs	r2, r2, r3
 80005f6:	69fb      	ldr	r3, [r7, #28]
 80005f8:	4413      	add	r3, r2
 80005fa:	69ba      	ldr	r2, [r7, #24]
 80005fc:	4413      	add	r3, r2
 80005fe:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000604:	69ba      	ldr	r2, [r7, #24]
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	429a      	cmp	r2, r3
 800060a:	d200      	bcs.n	800060e <BMI088_delay_us+0x76>
        tnow = SysTick->VAL;
 800060c:	e7de      	b.n	80005cc <BMI088_delay_us+0x34>
            {
                break;
 800060e:	bf00      	nop
            }
        }
    }


}
 8000610:	bf00      	nop
 8000612:	3724      	adds	r7, #36	@ 0x24
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	e000e010 	.word	0xe000e010

08000620 <BMI088_ACCEL_NS_L>:




void BMI088_ACCEL_NS_L(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_RESET);
 8000624:	4b04      	ldr	r3, [pc, #16]	@ (8000638 <BMI088_ACCEL_NS_L+0x18>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a04      	ldr	r2, [pc, #16]	@ (800063c <BMI088_ACCEL_NS_L+0x1c>)
 800062a:	8811      	ldrh	r1, [r2, #0]
 800062c:	2200      	movs	r2, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f005 fdd0 	bl	80061d4 <HAL_GPIO_WritePin>
}
 8000634:	bf00      	nop
 8000636:	bd80      	pop	{r7, pc}
 8000638:	20000000 	.word	0x20000000
 800063c:	20000004 	.word	0x20000004

08000640 <BMI088_ACCEL_NS_H>:
void BMI088_ACCEL_NS_H(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 8000644:	4b04      	ldr	r3, [pc, #16]	@ (8000658 <BMI088_ACCEL_NS_H+0x18>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a04      	ldr	r2, [pc, #16]	@ (800065c <BMI088_ACCEL_NS_H+0x1c>)
 800064a:	8811      	ldrh	r1, [r2, #0]
 800064c:	2201      	movs	r2, #1
 800064e:	4618      	mov	r0, r3
 8000650:	f005 fdc0 	bl	80061d4 <HAL_GPIO_WritePin>
}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000000 	.word	0x20000000
 800065c:	20000004 	.word	0x20000004

08000660 <BMI088_GYRO_NS_L>:

void BMI088_GYRO_NS_L(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_RESET);
 8000664:	4b04      	ldr	r3, [pc, #16]	@ (8000678 <BMI088_GYRO_NS_L+0x18>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a04      	ldr	r2, [pc, #16]	@ (800067c <BMI088_GYRO_NS_L+0x1c>)
 800066a:	8811      	ldrh	r1, [r2, #0]
 800066c:	2200      	movs	r2, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f005 fdb0 	bl	80061d4 <HAL_GPIO_WritePin>
}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}
 8000678:	20000008 	.word	0x20000008
 800067c:	2000000c 	.word	0x2000000c

08000680 <BMI088_GYRO_NS_H>:
void BMI088_GYRO_NS_H(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 8000684:	4b04      	ldr	r3, [pc, #16]	@ (8000698 <BMI088_GYRO_NS_H+0x18>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a04      	ldr	r2, [pc, #16]	@ (800069c <BMI088_GYRO_NS_H+0x1c>)
 800068a:	8811      	ldrh	r1, [r2, #0]
 800068c:	2201      	movs	r2, #1
 800068e:	4618      	mov	r0, r3
 8000690:	f005 fda0 	bl	80061d4 <HAL_GPIO_WritePin>
}
 8000694:	bf00      	nop
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000008 	.word	0x20000008
 800069c:	2000000c 	.word	0x2000000c

080006a0 <BMI088_read_write_byte>:

uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b086      	sub	sp, #24
 80006a4:	af02      	add	r7, sp, #8
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &txdata, &rx_data, 1, 1000);
 80006aa:	f107 020f 	add.w	r2, r7, #15
 80006ae:	1df9      	adds	r1, r7, #7
 80006b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	2301      	movs	r3, #1
 80006b8:	4803      	ldr	r0, [pc, #12]	@ (80006c8 <BMI088_read_write_byte+0x28>)
 80006ba:	f007 fae9 	bl	8007c90 <HAL_SPI_TransmitReceive>
    return rx_data;
 80006be:	7bfb      	ldrb	r3, [r7, #15]
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3710      	adds	r7, #16
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	20000734 	.word	0x20000734

080006cc <BMI088_accel_init>:

    return error;
}

uint8_t BMI088_accel_init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	71fb      	strb	r3, [r7, #7]

    //check communication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80006da:	f7ff ffa1 	bl	8000620 <BMI088_ACCEL_NS_L>
 80006de:	2080      	movs	r0, #128	@ 0x80
 80006e0:	f7ff ffde 	bl	80006a0 <BMI088_read_write_byte>
 80006e4:	2055      	movs	r0, #85	@ 0x55
 80006e6:	f7ff ffdb 	bl	80006a0 <BMI088_read_write_byte>
 80006ea:	2055      	movs	r0, #85	@ 0x55
 80006ec:	f7ff ffd8 	bl	80006a0 <BMI088_read_write_byte>
 80006f0:	4603      	mov	r3, r0
 80006f2:	71bb      	strb	r3, [r7, #6]
 80006f4:	f7ff ffa4 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80006f8:	2096      	movs	r0, #150	@ 0x96
 80006fa:	f7ff ff4d 	bl	8000598 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80006fe:	f7ff ff8f 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000702:	2080      	movs	r0, #128	@ 0x80
 8000704:	f7ff ffcc 	bl	80006a0 <BMI088_read_write_byte>
 8000708:	2055      	movs	r0, #85	@ 0x55
 800070a:	f7ff ffc9 	bl	80006a0 <BMI088_read_write_byte>
 800070e:	2055      	movs	r0, #85	@ 0x55
 8000710:	f7ff ffc6 	bl	80006a0 <BMI088_read_write_byte>
 8000714:	4603      	mov	r3, r0
 8000716:	71bb      	strb	r3, [r7, #6]
 8000718:	f7ff ff92 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800071c:	2096      	movs	r0, #150	@ 0x96
 800071e:	f7ff ff3b 	bl	8000598 <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8000722:	f7ff ff7d 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000726:	21b6      	movs	r1, #182	@ 0xb6
 8000728:	207e      	movs	r0, #126	@ 0x7e
 800072a:	f000 fa21 	bl	8000b70 <BMI088_write_single_reg>
 800072e:	f7ff ff87 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8000732:	2050      	movs	r0, #80	@ 0x50
 8000734:	f7ff ff1c 	bl	8000570 <BMI088_delay_ms>

    //check communication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8000738:	f7ff ff72 	bl	8000620 <BMI088_ACCEL_NS_L>
 800073c:	2080      	movs	r0, #128	@ 0x80
 800073e:	f7ff ffaf 	bl	80006a0 <BMI088_read_write_byte>
 8000742:	2055      	movs	r0, #85	@ 0x55
 8000744:	f7ff ffac 	bl	80006a0 <BMI088_read_write_byte>
 8000748:	2055      	movs	r0, #85	@ 0x55
 800074a:	f7ff ffa9 	bl	80006a0 <BMI088_read_write_byte>
 800074e:	4603      	mov	r3, r0
 8000750:	71bb      	strb	r3, [r7, #6]
 8000752:	f7ff ff75 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000756:	2096      	movs	r0, #150	@ 0x96
 8000758:	f7ff ff1e 	bl	8000598 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800075c:	f7ff ff60 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000760:	2080      	movs	r0, #128	@ 0x80
 8000762:	f7ff ff9d 	bl	80006a0 <BMI088_read_write_byte>
 8000766:	2055      	movs	r0, #85	@ 0x55
 8000768:	f7ff ff9a 	bl	80006a0 <BMI088_read_write_byte>
 800076c:	2055      	movs	r0, #85	@ 0x55
 800076e:	f7ff ff97 	bl	80006a0 <BMI088_read_write_byte>
 8000772:	4603      	mov	r3, r0
 8000774:	71bb      	strb	r3, [r7, #6]
 8000776:	f7ff ff63 	bl	8000640 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800077a:	2096      	movs	r0, #150	@ 0x96
 800077c:	f7ff ff0c 	bl	8000598 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8000780:	79bb      	ldrb	r3, [r7, #6]
 8000782:	2b1e      	cmp	r3, #30
 8000784:	d001      	beq.n	800078a <BMI088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 8000786:	23ff      	movs	r3, #255	@ 0xff
 8000788:	e052      	b.n	8000830 <BMI088_accel_init+0x164>
    }

    //set accel sensor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800078a:	2300      	movs	r3, #0
 800078c:	71fb      	strb	r3, [r7, #7]
 800078e:	e04b      	b.n	8000828 <BMI088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 8000790:	f7ff ff46 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000794:	79fa      	ldrb	r2, [r7, #7]
 8000796:	4928      	ldr	r1, [pc, #160]	@ (8000838 <BMI088_accel_init+0x16c>)
 8000798:	4613      	mov	r3, r2
 800079a:	005b      	lsls	r3, r3, #1
 800079c:	4413      	add	r3, r2
 800079e:	440b      	add	r3, r1
 80007a0:	7818      	ldrb	r0, [r3, #0]
 80007a2:	79fa      	ldrb	r2, [r7, #7]
 80007a4:	4924      	ldr	r1, [pc, #144]	@ (8000838 <BMI088_accel_init+0x16c>)
 80007a6:	4613      	mov	r3, r2
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	4413      	add	r3, r2
 80007ac:	440b      	add	r3, r1
 80007ae:	3301      	adds	r3, #1
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	4619      	mov	r1, r3
 80007b4:	f000 f9dc 	bl	8000b70 <BMI088_write_single_reg>
 80007b8:	f7ff ff42 	bl	8000640 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80007bc:	2096      	movs	r0, #150	@ 0x96
 80007be:	f7ff feeb 	bl	8000598 <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 80007c2:	f7ff ff2d 	bl	8000620 <BMI088_ACCEL_NS_L>
 80007c6:	79fa      	ldrb	r2, [r7, #7]
 80007c8:	491b      	ldr	r1, [pc, #108]	@ (8000838 <BMI088_accel_init+0x16c>)
 80007ca:	4613      	mov	r3, r2
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	4413      	add	r3, r2
 80007d0:	440b      	add	r3, r1
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff ff60 	bl	80006a0 <BMI088_read_write_byte>
 80007e0:	2055      	movs	r0, #85	@ 0x55
 80007e2:	f7ff ff5d 	bl	80006a0 <BMI088_read_write_byte>
 80007e6:	2055      	movs	r0, #85	@ 0x55
 80007e8:	f7ff ff5a 	bl	80006a0 <BMI088_read_write_byte>
 80007ec:	4603      	mov	r3, r0
 80007ee:	71bb      	strb	r3, [r7, #6]
 80007f0:	f7ff ff26 	bl	8000640 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80007f4:	2096      	movs	r0, #150	@ 0x96
 80007f6:	f7ff fecf 	bl	8000598 <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 80007fa:	79fa      	ldrb	r2, [r7, #7]
 80007fc:	490e      	ldr	r1, [pc, #56]	@ (8000838 <BMI088_accel_init+0x16c>)
 80007fe:	4613      	mov	r3, r2
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	4413      	add	r3, r2
 8000804:	440b      	add	r3, r1
 8000806:	3301      	adds	r3, #1
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	79ba      	ldrb	r2, [r7, #6]
 800080c:	429a      	cmp	r2, r3
 800080e:	d008      	beq.n	8000822 <BMI088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 8000810:	79fa      	ldrb	r2, [r7, #7]
 8000812:	4909      	ldr	r1, [pc, #36]	@ (8000838 <BMI088_accel_init+0x16c>)
 8000814:	4613      	mov	r3, r2
 8000816:	005b      	lsls	r3, r3, #1
 8000818:	4413      	add	r3, r2
 800081a:	440b      	add	r3, r1
 800081c:	3302      	adds	r3, #2
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	e006      	b.n	8000830 <BMI088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	3301      	adds	r3, #1
 8000826:	71fb      	strb	r3, [r7, #7]
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	2b05      	cmp	r3, #5
 800082c:	d9b0      	bls.n	8000790 <BMI088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 800082e:	2300      	movs	r3, #0
}
 8000830:	4618      	mov	r0, r3
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	20000018 	.word	0x20000018

0800083c <BMI088_gyro_init>:

uint8_t BMI088_gyro_init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	71bb      	strb	r3, [r7, #6]

    //check communication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800084a:	f7ff ff09 	bl	8000660 <BMI088_GYRO_NS_L>
 800084e:	1dbb      	adds	r3, r7, #6
 8000850:	4619      	mov	r1, r3
 8000852:	2000      	movs	r0, #0
 8000854:	f000 f9a0 	bl	8000b98 <BMI088_read_single_reg>
 8000858:	f7ff ff12 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800085c:	2096      	movs	r0, #150	@ 0x96
 800085e:	f7ff fe9b 	bl	8000598 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8000862:	f7ff fefd 	bl	8000660 <BMI088_GYRO_NS_L>
 8000866:	1dbb      	adds	r3, r7, #6
 8000868:	4619      	mov	r1, r3
 800086a:	2000      	movs	r0, #0
 800086c:	f000 f994 	bl	8000b98 <BMI088_read_single_reg>
 8000870:	f7ff ff06 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000874:	2096      	movs	r0, #150	@ 0x96
 8000876:	f7ff fe8f 	bl	8000598 <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 800087a:	f7ff fef1 	bl	8000660 <BMI088_GYRO_NS_L>
 800087e:	21b6      	movs	r1, #182	@ 0xb6
 8000880:	2014      	movs	r0, #20
 8000882:	f000 f975 	bl	8000b70 <BMI088_write_single_reg>
 8000886:	f7ff fefb 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800088a:	2050      	movs	r0, #80	@ 0x50
 800088c:	f7ff fe70 	bl	8000570 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8000890:	f7ff fee6 	bl	8000660 <BMI088_GYRO_NS_L>
 8000894:	1dbb      	adds	r3, r7, #6
 8000896:	4619      	mov	r1, r3
 8000898:	2000      	movs	r0, #0
 800089a:	f000 f97d 	bl	8000b98 <BMI088_read_single_reg>
 800089e:	f7ff feef 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80008a2:	2096      	movs	r0, #150	@ 0x96
 80008a4:	f7ff fe78 	bl	8000598 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 80008a8:	f7ff feda 	bl	8000660 <BMI088_GYRO_NS_L>
 80008ac:	1dbb      	adds	r3, r7, #6
 80008ae:	4619      	mov	r1, r3
 80008b0:	2000      	movs	r0, #0
 80008b2:	f000 f971 	bl	8000b98 <BMI088_read_single_reg>
 80008b6:	f7ff fee3 	bl	8000680 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80008ba:	2096      	movs	r0, #150	@ 0x96
 80008bc:	f7ff fe6c 	bl	8000598 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80008c0:	79bb      	ldrb	r3, [r7, #6]
 80008c2:	2b0f      	cmp	r3, #15
 80008c4:	d001      	beq.n	80008ca <BMI088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80008c6:	23ff      	movs	r3, #255	@ 0xff
 80008c8:	e049      	b.n	800095e <BMI088_gyro_init+0x122>
    }

    //set gyro sensor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	71fb      	strb	r3, [r7, #7]
 80008ce:	e042      	b.n	8000956 <BMI088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 80008d0:	f7ff fec6 	bl	8000660 <BMI088_GYRO_NS_L>
 80008d4:	79fa      	ldrb	r2, [r7, #7]
 80008d6:	4924      	ldr	r1, [pc, #144]	@ (8000968 <BMI088_gyro_init+0x12c>)
 80008d8:	4613      	mov	r3, r2
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	4413      	add	r3, r2
 80008de:	440b      	add	r3, r1
 80008e0:	7818      	ldrb	r0, [r3, #0]
 80008e2:	79fa      	ldrb	r2, [r7, #7]
 80008e4:	4920      	ldr	r1, [pc, #128]	@ (8000968 <BMI088_gyro_init+0x12c>)
 80008e6:	4613      	mov	r3, r2
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	4413      	add	r3, r2
 80008ec:	440b      	add	r3, r1
 80008ee:	3301      	adds	r3, #1
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	4619      	mov	r1, r3
 80008f4:	f000 f93c 	bl	8000b70 <BMI088_write_single_reg>
 80008f8:	f7ff fec2 	bl	8000680 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80008fc:	2096      	movs	r0, #150	@ 0x96
 80008fe:	f7ff fe4b 	bl	8000598 <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 8000902:	f7ff fead 	bl	8000660 <BMI088_GYRO_NS_L>
 8000906:	79fa      	ldrb	r2, [r7, #7]
 8000908:	4917      	ldr	r1, [pc, #92]	@ (8000968 <BMI088_gyro_init+0x12c>)
 800090a:	4613      	mov	r3, r2
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	4413      	add	r3, r2
 8000910:	440b      	add	r3, r1
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	1dba      	adds	r2, r7, #6
 8000916:	4611      	mov	r1, r2
 8000918:	4618      	mov	r0, r3
 800091a:	f000 f93d 	bl	8000b98 <BMI088_read_single_reg>
 800091e:	f7ff feaf 	bl	8000680 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8000922:	2096      	movs	r0, #150	@ 0x96
 8000924:	f7ff fe38 	bl	8000598 <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8000928:	79fa      	ldrb	r2, [r7, #7]
 800092a:	490f      	ldr	r1, [pc, #60]	@ (8000968 <BMI088_gyro_init+0x12c>)
 800092c:	4613      	mov	r3, r2
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	4413      	add	r3, r2
 8000932:	440b      	add	r3, r1
 8000934:	3301      	adds	r3, #1
 8000936:	781a      	ldrb	r2, [r3, #0]
 8000938:	79bb      	ldrb	r3, [r7, #6]
 800093a:	429a      	cmp	r2, r3
 800093c:	d008      	beq.n	8000950 <BMI088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 800093e:	79fa      	ldrb	r2, [r7, #7]
 8000940:	4909      	ldr	r1, [pc, #36]	@ (8000968 <BMI088_gyro_init+0x12c>)
 8000942:	4613      	mov	r3, r2
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	4413      	add	r3, r2
 8000948:	440b      	add	r3, r1
 800094a:	3302      	adds	r3, #2
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	e006      	b.n	800095e <BMI088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8000950:	79fb      	ldrb	r3, [r7, #7]
 8000952:	3301      	adds	r3, #1
 8000954:	71fb      	strb	r3, [r7, #7]
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	2b05      	cmp	r3, #5
 800095a:	d9b9      	bls.n	80008d0 <BMI088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 800095c:	2300      	movs	r3, #0
}
 800095e:	4618      	mov	r0, r3
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	2000002c 	.word	0x2000002c

0800096c <IMU_get_temp>:
		return accel[2];
	} else {
		return 0;
	}
}
float IMU_get_temp(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	BMI088_read(gyro, accel, &temp);
 8000970:	4a05      	ldr	r2, [pc, #20]	@ (8000988 <IMU_get_temp+0x1c>)
 8000972:	4906      	ldr	r1, [pc, #24]	@ (800098c <IMU_get_temp+0x20>)
 8000974:	4806      	ldr	r0, [pc, #24]	@ (8000990 <IMU_get_temp+0x24>)
 8000976:	f000 f80d 	bl	8000994 <BMI088_read>
	return temp;
 800097a:	4b03      	ldr	r3, [pc, #12]	@ (8000988 <IMU_get_temp+0x1c>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	ee07 3a90 	vmov	s15, r3
}
 8000982:	eeb0 0a67 	vmov.f32	s0, s15
 8000986:	bd80      	pop	{r7, pc}
 8000988:	200000ec 	.word	0x200000ec
 800098c:	200000e0 	.word	0x200000e0
 8000990:	200000d4 	.word	0x200000d4

08000994 <BMI088_read>:
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b088      	sub	sp, #32
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 80009a0:	4a70      	ldr	r2, [pc, #448]	@ (8000b64 <BMI088_read+0x1d0>)
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009aa:	6018      	str	r0, [r3, #0]
 80009ac:	3304      	adds	r3, #4
 80009ae:	8019      	strh	r1, [r3, #0]
 80009b0:	3302      	adds	r3, #2
 80009b2:	0c0a      	lsrs	r2, r1, #16
 80009b4:	701a      	strb	r2, [r3, #0]
 80009b6:	2300      	movs	r3, #0
 80009b8:	76fb      	strb	r3, [r7, #27]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 80009ba:	f7ff fe31 	bl	8000620 <BMI088_ACCEL_NS_L>
 80009be:	2092      	movs	r0, #146	@ 0x92
 80009c0:	f7ff fe6e 	bl	80006a0 <BMI088_read_write_byte>
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	2206      	movs	r2, #6
 80009ca:	4619      	mov	r1, r3
 80009cc:	2012      	movs	r0, #18
 80009ce:	f000 f8fb 	bl	8000bc8 <BMI088_read_muli_reg>
 80009d2:	f7ff fe35 	bl	8000640 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 80009d6:	7d7b      	ldrb	r3, [r7, #21]
 80009d8:	021b      	lsls	r3, r3, #8
 80009da:	b21a      	sxth	r2, r3
 80009dc:	7d3b      	ldrb	r3, [r7, #20]
 80009de:	b21b      	sxth	r3, r3
 80009e0:	4313      	orrs	r3, r2
 80009e2:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80009e4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80009e8:	ee07 3a90 	vmov	s15, r3
 80009ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009f0:	4b5d      	ldr	r3, [pc, #372]	@ (8000b68 <BMI088_read+0x1d4>)
 80009f2:	edd3 7a00 	vldr	s15, [r3]
 80009f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8000a00:	7dfb      	ldrb	r3, [r7, #23]
 8000a02:	021b      	lsls	r3, r3, #8
 8000a04:	b21a      	sxth	r2, r3
 8000a06:	7dbb      	ldrb	r3, [r7, #22]
 8000a08:	b21b      	sxth	r3, r3
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8000a0e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a12:	ee07 3a90 	vmov	s15, r3
 8000a16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a1a:	4b53      	ldr	r3, [pc, #332]	@ (8000b68 <BMI088_read+0x1d4>)
 8000a1c:	edd3 7a00 	vldr	s15, [r3]
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	3304      	adds	r3, #4
 8000a24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a28:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8000a2c:	7e7b      	ldrb	r3, [r7, #25]
 8000a2e:	021b      	lsls	r3, r3, #8
 8000a30:	b21a      	sxth	r2, r3
 8000a32:	7e3b      	ldrb	r3, [r7, #24]
 8000a34:	b21b      	sxth	r3, r3
 8000a36:	4313      	orrs	r3, r2
 8000a38:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8000a3a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a3e:	ee07 3a90 	vmov	s15, r3
 8000a42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a46:	4b48      	ldr	r3, [pc, #288]	@ (8000b68 <BMI088_read+0x1d4>)
 8000a48:	edd3 7a00 	vldr	s15, [r3]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	3308      	adds	r3, #8
 8000a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a54:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8000a58:	f7ff fe02 	bl	8000660 <BMI088_GYRO_NS_L>
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	2208      	movs	r2, #8
 8000a62:	4619      	mov	r1, r3
 8000a64:	2000      	movs	r0, #0
 8000a66:	f000 f8af 	bl	8000bc8 <BMI088_read_muli_reg>
 8000a6a:	f7ff fe09 	bl	8000680 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 8000a6e:	7d3b      	ldrb	r3, [r7, #20]
 8000a70:	2b0f      	cmp	r3, #15
 8000a72:	d140      	bne.n	8000af6 <BMI088_read+0x162>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8000a74:	7dfb      	ldrb	r3, [r7, #23]
 8000a76:	021b      	lsls	r3, r3, #8
 8000a78:	b21a      	sxth	r2, r3
 8000a7a:	7dbb      	ldrb	r3, [r7, #22]
 8000a7c:	b21b      	sxth	r3, r3
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8000a82:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a86:	ee07 3a90 	vmov	s15, r3
 8000a8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a8e:	4b37      	ldr	r3, [pc, #220]	@ (8000b6c <BMI088_read+0x1d8>)
 8000a90:	edd3 7a00 	vldr	s15, [r3]
 8000a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8000a9e:	7e7b      	ldrb	r3, [r7, #25]
 8000aa0:	021b      	lsls	r3, r3, #8
 8000aa2:	b21a      	sxth	r2, r3
 8000aa4:	7e3b      	ldrb	r3, [r7, #24]
 8000aa6:	b21b      	sxth	r3, r3
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8000aac:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000ab0:	ee07 3a90 	vmov	s15, r3
 8000ab4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ab8:	4b2c      	ldr	r3, [pc, #176]	@ (8000b6c <BMI088_read+0x1d8>)
 8000aba:	edd3 7a00 	vldr	s15, [r3]
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	3304      	adds	r3, #4
 8000ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac6:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 8000aca:	7efb      	ldrb	r3, [r7, #27]
 8000acc:	021b      	lsls	r3, r3, #8
 8000ace:	b21a      	sxth	r2, r3
 8000ad0:	7ebb      	ldrb	r3, [r7, #26]
 8000ad2:	b21b      	sxth	r3, r3
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8000ad8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000adc:	ee07 3a90 	vmov	s15, r3
 8000ae0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ae4:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <BMI088_read+0x1d8>)
 8000ae6:	edd3 7a00 	vldr	s15, [r3]
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	3308      	adds	r3, #8
 8000aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000af2:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 8000af6:	f7ff fd93 	bl	8000620 <BMI088_ACCEL_NS_L>
 8000afa:	20a2      	movs	r0, #162	@ 0xa2
 8000afc:	f7ff fdd0 	bl	80006a0 <BMI088_read_write_byte>
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	2202      	movs	r2, #2
 8000b06:	4619      	mov	r1, r3
 8000b08:	2022      	movs	r0, #34	@ 0x22
 8000b0a:	f000 f85d 	bl	8000bc8 <BMI088_read_muli_reg>
 8000b0e:	f7ff fd97 	bl	8000640 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 8000b12:	7d3b      	ldrb	r3, [r7, #20]
 8000b14:	00db      	lsls	r3, r3, #3
 8000b16:	b21a      	sxth	r2, r3
 8000b18:	7d7b      	ldrb	r3, [r7, #21]
 8000b1a:	095b      	lsrs	r3, r3, #5
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	b21b      	sxth	r3, r3
 8000b20:	4313      	orrs	r3, r2
 8000b22:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 8000b24:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b2c:	db04      	blt.n	8000b38 <BMI088_read+0x1a4>
    {
        bmi088_raw_temp -= 2048;
 8000b2e:	8bfb      	ldrh	r3, [r7, #30]
 8000b30:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8000b38:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000b3c:	ee07 3a90 	vmov	s15, r3
 8000b40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b44:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8000b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b4c:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8000b50:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	edc3 7a00 	vstr	s15, [r3]
}
 8000b5a:	bf00      	nop
 8000b5c:	3720      	adds	r7, #32
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	0800dbfc 	.word	0x0800dbfc
 8000b68:	20000010 	.word	0x20000010
 8000b6c:	20000014 	.word	0x20000014

08000b70 <BMI088_write_single_reg>:

#if defined(BMI088_USE_SPI)

static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	460a      	mov	r2, r1
 8000b7a:	71fb      	strb	r3, [r7, #7]
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff fd8c 	bl	80006a0 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 8000b88:	79bb      	ldrb	r3, [r7, #6]
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fd88 	bl	80006a0 <BMI088_read_write_byte>
}
 8000b90:	bf00      	nop
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <BMI088_read_single_reg>:

static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	6039      	str	r1, [r7, #0]
 8000ba2:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fd77 	bl	80006a0 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 8000bb2:	2055      	movs	r0, #85	@ 0x55
 8000bb4:	f7ff fd74 	bl	80006a0 <BMI088_read_write_byte>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	461a      	mov	r2, r3
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	701a      	strb	r2, [r3, #0]
}
 8000bc0:	bf00      	nop
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <BMI088_read_muli_reg>:
//    }

//}

static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	6039      	str	r1, [r7, #0]
 8000bd2:	71fb      	strb	r3, [r7, #7]
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fd5d 	bl	80006a0 <BMI088_read_write_byte>

    while (len != 0)
 8000be6:	e00c      	b.n	8000c02 <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 8000be8:	2055      	movs	r0, #85	@ 0x55
 8000bea:	f7ff fd59 	bl	80006a0 <BMI088_read_write_byte>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	701a      	strb	r2, [r3, #0]
        buf++;
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	603b      	str	r3, [r7, #0]
        len--;
 8000bfc:	79bb      	ldrb	r3, [r7, #6]
 8000bfe:	3b01      	subs	r3, #1
 8000c00:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 8000c02:	79bb      	ldrb	r3, [r7, #6]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d1ef      	bne.n	8000be8 <BMI088_read_muli_reg+0x20>
    }
}
 8000c08:	bf00      	nop
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <HAL_CAN_RxFifo0MsgPendingCallback>:
/**
  * @brief          reading motor feedback from CAN FIFO
  * @param[in]      pointer to CAN handle
  * @retval         none
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08c      	sub	sp, #48	@ 0x30
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rx_header;
    uint8_t rx_data[8];
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data);
 8000c1c:	f107 030c 	add.w	r3, r7, #12
 8000c20:	f107 0214 	add.w	r2, r7, #20
 8000c24:	2100      	movs	r1, #0
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f004 f8ac 	bl	8004d84 <HAL_CAN_GetRxMessage>
    switch (rx_header.StdId) {
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 8000c32:	f080 80d9 	bcs.w	8000de8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>
 8000c36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c3a:	d807      	bhi.n	8000c4c <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
 8000c3c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8000c40:	d066      	beq.n	8000d10 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>
 8000c42:	f5b3 7f89 	cmp.w	r3, #274	@ 0x112
 8000c46:	f000 80a4 	beq.w	8000d92 <HAL_CAN_RxFifo0MsgPendingCallback+0x17e>
        		get_b2b_gyro_feedback(&b2bGyro, rx_data);                             // add back numbering code for extra CAN input lines
        	    break;
        	}
        }
        default: {
            break;
 8000c4a:	e0cd      	b.n	8000de8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>
            i = rx_header.StdId - CAN_G1M1_ID;                             // get motor id by taking the difference between the first motor's ID (0 indexing) and the current motor's ID
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	3b01      	subs	r3, #1
 8000c52:	b2da      	uxtb	r2, r3
 8000c54:	4b6a      	ldr	r3, [pc, #424]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000c56:	701a      	strb	r2, [r3, #0]
            get_motor_feedback(&motor_feedback[i], rx_data);
 8000c58:	4b69      	ldr	r3, [pc, #420]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4a69      	ldr	r2, [pc, #420]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000c60:	460b      	mov	r3, r1
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	440b      	add	r3, r1
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	4413      	add	r3, r2
 8000c6a:	881a      	ldrh	r2, [r3, #0]
 8000c6c:	4b64      	ldr	r3, [pc, #400]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	4619      	mov	r1, r3
 8000c72:	b210      	sxth	r0, r2
 8000c74:	4a63      	ldr	r2, [pc, #396]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000c76:	460b      	mov	r3, r1
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	440b      	add	r3, r1
 8000c7c:	005b      	lsls	r3, r3, #1
 8000c7e:	4413      	add	r3, r2
 8000c80:	3308      	adds	r3, #8
 8000c82:	4602      	mov	r2, r0
 8000c84:	801a      	strh	r2, [r3, #0]
 8000c86:	7b3b      	ldrb	r3, [r7, #12]
 8000c88:	021b      	lsls	r3, r3, #8
 8000c8a:	b21a      	sxth	r2, r3
 8000c8c:	7b7b      	ldrb	r3, [r7, #13]
 8000c8e:	b21b      	sxth	r3, r3
 8000c90:	4313      	orrs	r3, r2
 8000c92:	b21a      	sxth	r2, r3
 8000c94:	4b5a      	ldr	r3, [pc, #360]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	4619      	mov	r1, r3
 8000c9a:	b290      	uxth	r0, r2
 8000c9c:	4a59      	ldr	r2, [pc, #356]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	440b      	add	r3, r1
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	4413      	add	r3, r2
 8000ca8:	4602      	mov	r2, r0
 8000caa:	801a      	strh	r2, [r3, #0]
 8000cac:	7bbb      	ldrb	r3, [r7, #14]
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	b21a      	sxth	r2, r3
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	b21b      	sxth	r3, r3
 8000cb6:	4952      	ldr	r1, [pc, #328]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000cb8:	7809      	ldrb	r1, [r1, #0]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	b218      	sxth	r0, r3
 8000cbe:	4a51      	ldr	r2, [pc, #324]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	009b      	lsls	r3, r3, #2
 8000cc4:	440b      	add	r3, r1
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	4413      	add	r3, r2
 8000cca:	3302      	adds	r3, #2
 8000ccc:	4602      	mov	r2, r0
 8000cce:	801a      	strh	r2, [r3, #0]
 8000cd0:	7c3b      	ldrb	r3, [r7, #16]
 8000cd2:	021b      	lsls	r3, r3, #8
 8000cd4:	b21a      	sxth	r2, r3
 8000cd6:	7c7b      	ldrb	r3, [r7, #17]
 8000cd8:	b21b      	sxth	r3, r3
 8000cda:	4949      	ldr	r1, [pc, #292]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000cdc:	7809      	ldrb	r1, [r1, #0]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	b218      	sxth	r0, r3
 8000ce2:	4a48      	ldr	r2, [pc, #288]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	440b      	add	r3, r1
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	4413      	add	r3, r2
 8000cee:	3304      	adds	r3, #4
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	801a      	strh	r2, [r3, #0]
 8000cf4:	4b42      	ldr	r3, [pc, #264]	@ (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	7cb8      	ldrb	r0, [r7, #18]
 8000cfc:	4a41      	ldr	r2, [pc, #260]	@ (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8000cfe:	460b      	mov	r3, r1
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	440b      	add	r3, r1
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	4413      	add	r3, r2
 8000d08:	3306      	adds	r3, #6
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	701a      	strb	r2, [r3, #0]
            break;
 8000d0e:	e072      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        	if(CAN_b2b_A_ID == boardID) {
 8000d10:	4b3d      	ldr	r3, [pc, #244]	@ (8000e08 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	f240 1201 	movw	r2, #257	@ 0x101
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d067      	beq.n	8000dec <HAL_CAN_RxFifo0MsgPendingCallback+0x1d8>
        		get_b2b_motorCtrl_feedback(&b2bMotorCtrl, rx_data);                             // add back numbering code for extra CAN input lines
 8000d1c:	7b3b      	ldrb	r3, [r7, #12]
 8000d1e:	021b      	lsls	r3, r3, #8
 8000d20:	b21a      	sxth	r2, r3
 8000d22:	7b7b      	ldrb	r3, [r7, #13]
 8000d24:	b21b      	sxth	r3, r3
 8000d26:	4313      	orrs	r3, r2
 8000d28:	b21a      	sxth	r2, r3
 8000d2a:	4b38      	ldr	r3, [pc, #224]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d2c:	801a      	strh	r2, [r3, #0]
 8000d2e:	7bbb      	ldrb	r3, [r7, #14]
 8000d30:	021b      	lsls	r3, r3, #8
 8000d32:	b21a      	sxth	r2, r3
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
 8000d36:	b21b      	sxth	r3, r3
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	b21a      	sxth	r2, r3
 8000d3c:	4b33      	ldr	r3, [pc, #204]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d3e:	805a      	strh	r2, [r3, #2]
 8000d40:	7c3b      	ldrb	r3, [r7, #16]
 8000d42:	021b      	lsls	r3, r3, #8
 8000d44:	b21a      	sxth	r2, r3
 8000d46:	7c7b      	ldrb	r3, [r7, #17]
 8000d48:	b21b      	sxth	r3, r3
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	b21a      	sxth	r2, r3
 8000d4e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d50:	809a      	strh	r2, [r3, #4]
 8000d52:	7cbb      	ldrb	r3, [r7, #18]
 8000d54:	021b      	lsls	r3, r3, #8
 8000d56:	b21a      	sxth	r2, r3
 8000d58:	7cfb      	ldrb	r3, [r7, #19]
 8000d5a:	b21b      	sxth	r3, r3
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	b21a      	sxth	r2, r3
 8000d60:	4b2a      	ldr	r3, [pc, #168]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d62:	80da      	strh	r2, [r3, #6]
        		if (b2bMotorCtrl.motor1_Ctrl >= 3376) {
 8000d64:	4b29      	ldr	r3, [pc, #164]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d6a:	f5b3 6f53 	cmp.w	r3, #3376	@ 0xd30
 8000d6e:	db04      	blt.n	8000d7a <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
        			b2bMotorCtrl.motor1_Ctrl = 3376;
 8000d70:	4b26      	ldr	r3, [pc, #152]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d72:	f44f 6253 	mov.w	r2, #3376	@ 0xd30
 8000d76:	801a      	strh	r2, [r3, #0]
        		break;
 8000d78:	e03a      	b.n	8000df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>
        		} else if (b2bMotorCtrl.motor1_Ctrl <= 2132) {
 8000d7a:	4b24      	ldr	r3, [pc, #144]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d80:	f640 0254 	movw	r2, #2132	@ 0x854
 8000d84:	4293      	cmp	r3, r2
 8000d86:	dc33      	bgt.n	8000df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>
        			b2bMotorCtrl.motor1_Ctrl = 2132;
 8000d88:	4b20      	ldr	r3, [pc, #128]	@ (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8000d8a:	f640 0254 	movw	r2, #2132	@ 0x854
 8000d8e:	801a      	strh	r2, [r3, #0]
        		break;
 8000d90:	e02e      	b.n	8000df0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>
        	if(CAN_b2b_B_ID == boardID) {
 8000d92:	4b1d      	ldr	r3, [pc, #116]	@ (8000e08 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 8000d94:	881b      	ldrh	r3, [r3, #0]
 8000d96:	f240 1211 	movw	r2, #273	@ 0x111
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d02a      	beq.n	8000df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>
        		get_b2b_gyro_feedback(&b2bGyro, rx_data);                             // add back numbering code for extra CAN input lines
 8000d9e:	7b3b      	ldrb	r3, [r7, #12]
 8000da0:	021b      	lsls	r3, r3, #8
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	7b7b      	ldrb	r3, [r7, #13]
 8000da6:	b21b      	sxth	r3, r3
 8000da8:	4313      	orrs	r3, r2
 8000daa:	b21a      	sxth	r2, r3
 8000dac:	4b18      	ldr	r3, [pc, #96]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000dae:	801a      	strh	r2, [r3, #0]
 8000db0:	7bbb      	ldrb	r3, [r7, #14]
 8000db2:	021b      	lsls	r3, r3, #8
 8000db4:	b21a      	sxth	r2, r3
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	b21b      	sxth	r3, r3
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	b21a      	sxth	r2, r3
 8000dbe:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000dc0:	805a      	strh	r2, [r3, #2]
 8000dc2:	7c3b      	ldrb	r3, [r7, #16]
 8000dc4:	021b      	lsls	r3, r3, #8
 8000dc6:	b21a      	sxth	r2, r3
 8000dc8:	7c7b      	ldrb	r3, [r7, #17]
 8000dca:	b21b      	sxth	r3, r3
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	b21a      	sxth	r2, r3
 8000dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000dd2:	809a      	strh	r2, [r3, #4]
 8000dd4:	7cbb      	ldrb	r3, [r7, #18]
 8000dd6:	021b      	lsls	r3, r3, #8
 8000dd8:	b21a      	sxth	r2, r3
 8000dda:	7cfb      	ldrb	r3, [r7, #19]
 8000ddc:	b21b      	sxth	r3, r3
 8000dde:	4313      	orrs	r3, r2
 8000de0:	b21a      	sxth	r2, r3
 8000de2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e10 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8000de4:	80da      	strh	r2, [r3, #6]
        	    break;
 8000de6:	e006      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
            break;
 8000de8:	bf00      	nop
 8000dea:	e004      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        		break;
 8000dec:	bf00      	nop
 8000dee:	e002      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        		break;
 8000df0:	bf00      	nop
 8000df2:	e000      	b.n	8000df6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        		break;
 8000df4:	bf00      	nop
        }
    }
}
 8000df6:	bf00      	nop
 8000df8:	3730      	adds	r7, #48	@ 0x30
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000258 	.word	0x20000258
 8000e04:	20000108 	.word	0x20000108
 8000e08:	2000004c 	.word	0x2000004c
 8000e0c:	20000178 	.word	0x20000178
 8000e10:	20000180 	.word	0x20000180

08000e14 <CAN2_cmd_motors>:
/**
  * @brief          send control information through CAN bus 2
  * @param[in]      canID of the target motor's group and the motor current values for all motors in that group
  * @retval         none
  */
void CAN2_cmd_motors(can_msg_id_e canID, int16_t m1, int16_t m2, int16_t m3, int16_t m4) {
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4604      	mov	r4, r0
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	4611      	mov	r1, r2
 8000e20:	461a      	mov	r2, r3
 8000e22:	4623      	mov	r3, r4
 8000e24:	80fb      	strh	r3, [r7, #6]
 8000e26:	4603      	mov	r3, r0
 8000e28:	80bb      	strh	r3, [r7, #4]
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	807b      	strh	r3, [r7, #2]
 8000e2e:	4613      	mov	r3, r2
 8000e30:	803b      	strh	r3, [r7, #0]
    uint32_t send_mail_box;
    motors_tx_message.StdId = canID;
 8000e32:	88fb      	ldrh	r3, [r7, #6]
 8000e34:	4a20      	ldr	r2, [pc, #128]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000e36:	6013      	str	r3, [r2, #0]
    motors_tx_message.IDE = CAN_ID_STD;
 8000e38:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
    motors_tx_message.RTR = CAN_RTR_DATA;
 8000e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	60da      	str	r2, [r3, #12]
    motors_tx_message.DLC = 0x08;
 8000e44:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000e46:	2208      	movs	r2, #8
 8000e48:	611a      	str	r2, [r3, #16]
    motors_can_send_data[0] = m1 >> 8;
 8000e4a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e4e:	121b      	asrs	r3, r3, #8
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e56:	701a      	strb	r2, [r3, #0]
    motors_can_send_data[1] = m1;
 8000e58:	88bb      	ldrh	r3, [r7, #4]
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	4b17      	ldr	r3, [pc, #92]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e5e:	705a      	strb	r2, [r3, #1]
    motors_can_send_data[2] = m2 >> 8;
 8000e60:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e64:	121b      	asrs	r3, r3, #8
 8000e66:	b21b      	sxth	r3, r3
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e6c:	709a      	strb	r2, [r3, #2]
    motors_can_send_data[3] = m2;
 8000e6e:	887b      	ldrh	r3, [r7, #2]
 8000e70:	b2da      	uxtb	r2, r3
 8000e72:	4b12      	ldr	r3, [pc, #72]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e74:	70da      	strb	r2, [r3, #3]
    motors_can_send_data[4] = m3 >> 8;
 8000e76:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000e7a:	121b      	asrs	r3, r3, #8
 8000e7c:	b21b      	sxth	r3, r3
 8000e7e:	b2da      	uxtb	r2, r3
 8000e80:	4b0e      	ldr	r3, [pc, #56]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e82:	711a      	strb	r2, [r3, #4]
    motors_can_send_data[5] = m3;
 8000e84:	883b      	ldrh	r3, [r7, #0]
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	4b0c      	ldr	r3, [pc, #48]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e8a:	715a      	strb	r2, [r3, #5]
    motors_can_send_data[6] = m4 >> 8;
 8000e8c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000e90:	121b      	asrs	r3, r3, #8
 8000e92:	b21b      	sxth	r3, r3
 8000e94:	b2da      	uxtb	r2, r3
 8000e96:	4b09      	ldr	r3, [pc, #36]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000e98:	719a      	strb	r2, [r3, #6]
    motors_can_send_data[7] = m4;
 8000e9a:	8c3b      	ldrh	r3, [r7, #32]
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	4b07      	ldr	r3, [pc, #28]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000ea0:	71da      	strb	r2, [r3, #7]
    HAL_CAN_AddTxMessage(&CAN_2, &motors_tx_message, motors_can_send_data, &send_mail_box);
 8000ea2:	f107 030c 	add.w	r3, r7, #12
 8000ea6:	4a05      	ldr	r2, [pc, #20]	@ (8000ebc <CAN2_cmd_motors+0xa8>)
 8000ea8:	4903      	ldr	r1, [pc, #12]	@ (8000eb8 <CAN2_cmd_motors+0xa4>)
 8000eaa:	4805      	ldr	r0, [pc, #20]	@ (8000ec0 <CAN2_cmd_motors+0xac>)
 8000eac:	f003 fe9a 	bl	8004be4 <HAL_CAN_AddTxMessage>
}
 8000eb0:	bf00      	nop
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd90      	pop	{r4, r7, pc}
 8000eb8:	20000238 	.word	0x20000238
 8000ebc:	20000250 	.word	0x20000250
 8000ec0:	200006b8 	.word	0x200006b8

08000ec4 <set_M3508_current>:
/**
  * @brief          simplification function to make communication with the motor not require the current data for all 4 motors
  * @param[in]      motor ID (1~11) and its target current (-16384 ~ 16384)
  * @retval         none
  */
void set_M3508_current(int8_t motorID, int16_t setCurrent) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af02      	add	r7, sp, #8
 8000eca:	4603      	mov	r3, r0
 8000ecc:	460a      	mov	r2, r1
 8000ece:	71fb      	strb	r3, [r7, #7]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	80bb      	strh	r3, [r7, #4]
	motorCtrlVal[motorID-1] = setCurrent;
 8000ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	491c      	ldr	r1, [pc, #112]	@ (8000f4c <set_M3508_current+0x88>)
 8000edc:	88ba      	ldrh	r2, [r7, #4]
 8000ede:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	switch(motorID) {
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	2b04      	cmp	r3, #4
 8000ee8:	dc02      	bgt.n	8000ef0 <set_M3508_current+0x2c>
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	dc04      	bgt.n	8000ef8 <set_M3508_current+0x34>
		case (7):
		case (8): {             // is group 2?
			CAN2_cmd_motors(CAN_GROUP2_ID, motorCtrlVal[4], motorCtrlVal[5], motorCtrlVal[6], motorCtrlVal[7]);
		}
		default: {
	        break;
 8000eee:	e027      	b.n	8000f40 <set_M3508_current+0x7c>
 8000ef0:	3b05      	subs	r3, #5
	switch(motorID) {
 8000ef2:	2b03      	cmp	r3, #3
 8000ef4:	d824      	bhi.n	8000f40 <set_M3508_current+0x7c>
 8000ef6:	e011      	b.n	8000f1c <set_M3508_current+0x58>
			CAN2_cmd_motors(CAN_GROUP1_ID, motorCtrlVal[0], motorCtrlVal[1], motorCtrlVal[2], motorCtrlVal[3]);
 8000ef8:	4b14      	ldr	r3, [pc, #80]	@ (8000f4c <set_M3508_current+0x88>)
 8000efa:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000efe:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <set_M3508_current+0x88>)
 8000f00:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <set_M3508_current+0x88>)
 8000f06:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 8000f0a:	4b10      	ldr	r3, [pc, #64]	@ (8000f4c <set_M3508_current+0x88>)
 8000f0c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	4603      	mov	r3, r0
 8000f14:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f18:	f7ff ff7c 	bl	8000e14 <CAN2_cmd_motors>
			CAN2_cmd_motors(CAN_GROUP2_ID, motorCtrlVal[4], motorCtrlVal[5], motorCtrlVal[6], motorCtrlVal[7]);
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f4c <set_M3508_current+0x88>)
 8000f1e:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 8000f22:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <set_M3508_current+0x88>)
 8000f24:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8000f28:	4b08      	ldr	r3, [pc, #32]	@ (8000f4c <set_M3508_current+0x88>)
 8000f2a:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 8000f2e:	4b07      	ldr	r3, [pc, #28]	@ (8000f4c <set_M3508_current+0x88>)
 8000f30:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	4603      	mov	r3, r0
 8000f38:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8000f3c:	f7ff ff6a 	bl	8000e14 <CAN2_cmd_motors>
	        break;
 8000f40:	bf00      	nop
	    }
	}
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200000f0 	.word	0x200000f0

08000f50 <calc_current2RPM_PID>:
	        break;
	    }
	}
}

int32_t calc_current2RPM_PID(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8000f50:	b490      	push	{r4, r7}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	460a      	mov	r2, r1
 8000f5a:	eef0 6a40 	vmov.f32	s13, s0
 8000f5e:	eeb0 7a60 	vmov.f32	s14, s1
 8000f62:	eef0 7a41 	vmov.f32	s15, s2
 8000f66:	73fb      	strb	r3, [r7, #15]
 8000f68:	4613      	mov	r3, r2
 8000f6a:	81bb      	strh	r3, [r7, #12]
 8000f6c:	edc7 6a00 	vstr	s13, [r7]
 8000f70:	ed87 7a01 	vstr	s14, [r7, #4]
 8000f74:	edc7 7a02 	vstr	s15, [r7, #8]
	int32_t return_current_val = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	617b      	str	r3, [r7, #20]
	int8_t ID = motorID - 1;                                                                // god forbid 0 indexing
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	74fb      	strb	r3, [r7, #19]
	iRPM[ID] += RPMtarget - motor_feedback[ID].speed_rpm;      // add to integral term
 8000f84:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000f88:	4a4a      	ldr	r2, [pc, #296]	@ (80010b4 <calc_current2RPM_PID+0x164>)
 8000f8a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000f8e:	f9b7 000c 	ldrsh.w	r0, [r7, #12]
 8000f92:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8000f96:	4c48      	ldr	r4, [pc, #288]	@ (80010b8 <calc_current2RPM_PID+0x168>)
 8000f98:	4613      	mov	r3, r2
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	4423      	add	r3, r4
 8000fa2:	3302      	adds	r3, #2
 8000fa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fa8:	1ac2      	subs	r2, r0, r3
 8000faa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000fae:	440a      	add	r2, r1
 8000fb0:	4940      	ldr	r1, [pc, #256]	@ (80010b4 <calc_current2RPM_PID+0x164>)
 8000fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	dRPM[ID] = lastRPM[ID] - motor_feedback[ID].speed_rpm;       // update derivative term
 8000fb6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000fba:	4a40      	ldr	r2, [pc, #256]	@ (80010bc <calc_current2RPM_PID+0x16c>)
 8000fbc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000fc0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8000fc4:	483c      	ldr	r0, [pc, #240]	@ (80010b8 <calc_current2RPM_PID+0x168>)
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	4413      	add	r3, r2
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	4403      	add	r3, r0
 8000fd0:	3302      	adds	r3, #2
 8000fd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000fdc:	1a8a      	subs	r2, r1, r2
 8000fde:	4938      	ldr	r1, [pc, #224]	@ (80010c0 <calc_current2RPM_PID+0x170>)
 8000fe0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	errRPM[ID] = RPMtarget - motor_feedback[ID].speed_rpm;     // update proportional term
 8000fe4:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8000fe8:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8000fec:	4832      	ldr	r0, [pc, #200]	@ (80010b8 <calc_current2RPM_PID+0x168>)
 8000fee:	4613      	mov	r3, r2
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	4413      	add	r3, r2
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	4403      	add	r3, r0
 8000ff8:	3302      	adds	r3, #2
 8000ffa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ffe:	461a      	mov	r2, r3
 8001000:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001004:	1a8a      	subs	r2, r1, r2
 8001006:	492f      	ldr	r1, [pc, #188]	@ (80010c4 <calc_current2RPM_PID+0x174>)
 8001008:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	lastRPM[ID] = motor_feedback[ID].speed_rpm;
 800100c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001010:	4929      	ldr	r1, [pc, #164]	@ (80010b8 <calc_current2RPM_PID+0x168>)
 8001012:	4613      	mov	r3, r2
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	4413      	add	r3, r2
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	440b      	add	r3, r1
 800101c:	3302      	adds	r3, #2
 800101e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001022:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001026:	4611      	mov	r1, r2
 8001028:	4a24      	ldr	r2, [pc, #144]	@ (80010bc <calc_current2RPM_PID+0x16c>)
 800102a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return_current_val = (preset.kP * errRPM[ID]) + (preset.kI * iRPM[ID]) + (preset.kD * dRPM[ID]);
 800102e:	ed97 7a00 	vldr	s14, [r7]
 8001032:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001036:	4a23      	ldr	r2, [pc, #140]	@ (80010c4 <calc_current2RPM_PID+0x174>)
 8001038:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800103c:	ee07 3a90 	vmov	s15, r3
 8001040:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001044:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001048:	edd7 6a01 	vldr	s13, [r7, #4]
 800104c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001050:	4a18      	ldr	r2, [pc, #96]	@ (80010b4 <calc_current2RPM_PID+0x164>)
 8001052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800105e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001062:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001066:	edd7 6a02 	vldr	s13, [r7, #8]
 800106a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800106e:	4a14      	ldr	r2, [pc, #80]	@ (80010c0 <calc_current2RPM_PID+0x170>)
 8001070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001074:	ee07 3a90 	vmov	s15, r3
 8001078:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800107c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001080:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001084:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001088:	ee17 3a90 	vmov	r3, s15
 800108c:	617b      	str	r3, [r7, #20]
	//apply power limit
	//if (ID == 6) {sendB2bData(CAN_b2b_B_gyro_ID, errRPM[5], 0, 0, 0);}
	if (return_current_val > 16384) {return_current_val = 16384;}
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001094:	dd02      	ble.n	800109c <calc_current2RPM_PID+0x14c>
 8001096:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800109a:	617b      	str	r3, [r7, #20]
	if (return_current_val < -16384) {return_current_val = -16384;}
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	f513 4f80 	cmn.w	r3, #16384	@ 0x4000
 80010a2:	da01      	bge.n	80010a8 <calc_current2RPM_PID+0x158>
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <calc_current2RPM_PID+0x178>)
 80010a6:	617b      	str	r3, [r7, #20]
	return return_current_val;
 80010a8:	697b      	ldr	r3, [r7, #20]
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3718      	adds	r7, #24
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc90      	pop	{r4, r7}
 80010b2:	4770      	bx	lr
 80010b4:	200001e0 	.word	0x200001e0
 80010b8:	20000108 	.word	0x20000108
 80010bc:	20000188 	.word	0x20000188
 80010c0:	200001b4 	.word	0x200001b4
 80010c4:	2000020c 	.word	0x2000020c
 80010c8:	ffffc000 	.word	0xffffc000

080010cc <setM3508RPM>:
	return return_voltage_val;
}

// DO NOT use current ctrl and voltage ctrl concurrently for GM6020

void setM3508RPM(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	460a      	mov	r2, r1
 80010d6:	eef0 6a40 	vmov.f32	s13, s0
 80010da:	eeb0 7a60 	vmov.f32	s14, s1
 80010de:	eef0 7a41 	vmov.f32	s15, s2
 80010e2:	73fb      	strb	r3, [r7, #15]
 80010e4:	4613      	mov	r3, r2
 80010e6:	81bb      	strh	r3, [r7, #12]
 80010e8:	edc7 6a00 	vstr	s13, [r7]
 80010ec:	ed87 7a01 	vstr	s14, [r7, #4]
 80010f0:	edc7 7a02 	vstr	s15, [r7, #8]
	set_M3508_current(motorID, calc_current2RPM_PID(motorID, RPMtarget, preset));
 80010f4:	edd7 6a00 	vldr	s13, [r7]
 80010f8:	ed97 7a01 	vldr	s14, [r7, #4]
 80010fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001100:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001104:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001108:	eeb0 0a66 	vmov.f32	s0, s13
 800110c:	eef0 0a47 	vmov.f32	s1, s14
 8001110:	eeb0 1a67 	vmov.f32	s2, s15
 8001114:	4611      	mov	r1, r2
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff ff1a 	bl	8000f50 <calc_current2RPM_PID>
 800111c:	4603      	mov	r3, r0
 800111e:	b21a      	sxth	r2, r3
 8001120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001124:	4611      	mov	r1, r2
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff fecc 	bl	8000ec4 <set_M3508_current>
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <usart_Init>:
pc_control_t pc_control;
custom_client_data_t custom_client_data;

uint8_t mainHeaderOffset = 5;

void usart_Init(void) {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RxBuff_1, 256);
 8001138:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800113c:	4905      	ldr	r1, [pc, #20]	@ (8001154 <usart_Init+0x20>)
 800113e:	4806      	ldr	r0, [pc, #24]	@ (8001158 <usart_Init+0x24>)
 8001140:	f007 ff48 	bl	8008fd4 <HAL_UARTEx_ReceiveToIdle_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuff_2, 256);
 8001144:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001148:	4904      	ldr	r1, [pc, #16]	@ (800115c <usart_Init+0x28>)
 800114a:	4805      	ldr	r0, [pc, #20]	@ (8001160 <usart_Init+0x2c>)
 800114c:	f007 ff42 	bl	8008fd4 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}
 8001154:	2000025c 	.word	0x2000025c
 8001158:	20000ad4 	.word	0x20000ad4
 800115c:	2000035c 	.word	0x2000035c
 8001160:	20000b64 	.word	0x20000b64

08001164 <usart_printf>:

void usart_printf(const char *fmt,...) {
 8001164:	b40f      	push	{r0, r1, r2, r3}
 8001166:	b580      	push	{r7, lr}
 8001168:	af00      	add	r7, sp, #0
    static uint8_t tx_buf[256] = {0};
    static va_list ap;
    static uint16_t len;
    va_start(ap, fmt);
 800116a:	f107 030c 	add.w	r3, r7, #12
 800116e:	4a0c      	ldr	r2, [pc, #48]	@ (80011a0 <usart_printf+0x3c>)
 8001170:	6013      	str	r3, [r2, #0]
    len = vsprintf((char *)tx_buf, fmt, ap);           //return length of string
 8001172:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <usart_printf+0x3c>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	68b9      	ldr	r1, [r7, #8]
 8001178:	480a      	ldr	r0, [pc, #40]	@ (80011a4 <usart_printf+0x40>)
 800117a:	f00c f853 	bl	800d224 <vsiprintf>
 800117e:	4603      	mov	r3, r0
 8001180:	b29a      	uxth	r2, r3
 8001182:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <usart_printf+0x44>)
 8001184:	801a      	strh	r2, [r3, #0]
    va_end(ap);
    HAL_UART_Transmit_DMA(&huart1, tx_buf, len);
 8001186:	4b08      	ldr	r3, [pc, #32]	@ (80011a8 <usart_printf+0x44>)
 8001188:	881b      	ldrh	r3, [r3, #0]
 800118a:	461a      	mov	r2, r3
 800118c:	4905      	ldr	r1, [pc, #20]	@ (80011a4 <usart_printf+0x40>)
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <usart_printf+0x48>)
 8001190:	f007 feb0 	bl	8008ef4 <HAL_UART_Transmit_DMA>
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800119c:	b004      	add	sp, #16
 800119e:	4770      	bx	lr
 80011a0:	20000528 	.word	0x20000528
 80011a4:	2000052c 	.word	0x2000052c
 80011a8:	2000062c 	.word	0x2000062c
 80011ac:	20000ad4 	.word	0x20000ad4

080011b0 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	460b      	mov	r3, r1
 80011ba:	807b      	strh	r3, [r7, #2]
	if (huart == &huart6) {
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4aab      	ldr	r2, [pc, #684]	@ (800146c <HAL_UARTEx_RxEventCallback+0x2bc>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	f040 8228 	bne.w	8001616 <HAL_UARTEx_RxEventCallback+0x466>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuff_2, 256);
 80011c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011ca:	49a9      	ldr	r1, [pc, #676]	@ (8001470 <HAL_UARTEx_RxEventCallback+0x2c0>)
 80011cc:	48a7      	ldr	r0, [pc, #668]	@ (800146c <HAL_UARTEx_RxEventCallback+0x2bc>)
 80011ce:	f007 ff01 	bl	8008fd4 <HAL_UARTEx_ReceiveToIdle_DMA>
		uint16_t RxBuff16 = ((uint16_t) RxBuff_2[6] << 8) | RxBuff_2[5];
 80011d2:	4ba7      	ldr	r3, [pc, #668]	@ (8001470 <HAL_UARTEx_RxEventCallback+0x2c0>)
 80011d4:	799b      	ldrb	r3, [r3, #6]
 80011d6:	021b      	lsls	r3, r3, #8
 80011d8:	b21a      	sxth	r2, r3
 80011da:	4ba5      	ldr	r3, [pc, #660]	@ (8001470 <HAL_UARTEx_RxEventCallback+0x2c0>)
 80011dc:	795b      	ldrb	r3, [r3, #5]
 80011de:	b21b      	sxth	r3, r3
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b21b      	sxth	r3, r3
 80011e4:	81fb      	strh	r3, [r7, #14]
		//usart_printf("callback triggered at %d | %d | %d | %d || %d \r\n", RxBuff_2[0], RxBuff_2[1], RxBuff_2[2], RxBuff_2[3], RxBuff16);
		//usart_printf("test");
		switch (RxBuff16) {
 80011e6:	89fb      	ldrh	r3, [r7, #14]
 80011e8:	f5b3 7f42 	cmp.w	r3, #776	@ 0x308
 80011ec:	f280 8212 	bge.w	8001614 <HAL_UARTEx_RxEventCallback+0x464>
 80011f0:	f5b3 7f41 	cmp.w	r3, #772	@ 0x304
 80011f4:	f300 8208 	bgt.w	8001608 <HAL_UARTEx_RxEventCallback+0x458>
 80011f8:	f5b3 7f41 	cmp.w	r3, #772	@ 0x304
 80011fc:	f300 820a 	bgt.w	8001614 <HAL_UARTEx_RxEventCallback+0x464>
 8001200:	f240 3202 	movw	r2, #770	@ 0x302
 8001204:	4293      	cmp	r3, r2
 8001206:	f280 80c6 	bge.w	8001396 <HAL_UARTEx_RxEventCallback+0x1e6>
 800120a:	f240 3201 	movw	r2, #769	@ 0x301
 800120e:	4293      	cmp	r3, r2
 8001210:	f000 80bb 	beq.w	800138a <HAL_UARTEx_RxEventCallback+0x1da>
 8001214:	f240 3201 	movw	r2, #769	@ 0x301
 8001218:	4293      	cmp	r3, r2
 800121a:	f300 81fb 	bgt.w	8001614 <HAL_UARTEx_RxEventCallback+0x464>
 800121e:	f240 220e 	movw	r2, #526	@ 0x20e
 8001222:	4293      	cmp	r3, r2
 8001224:	f300 81f6 	bgt.w	8001614 <HAL_UARTEx_RxEventCallback+0x464>
 8001228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800122c:	dc1f      	bgt.n	800126e <HAL_UARTEx_RxEventCallback+0xbe>
 800122e:	f240 1205 	movw	r2, #261	@ 0x105
 8001232:	4293      	cmp	r3, r2
 8001234:	d05b      	beq.n	80012ee <HAL_UARTEx_RxEventCallback+0x13e>
 8001236:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 800123a:	f280 81eb 	bge.w	8001614 <HAL_UARTEx_RxEventCallback+0x464>
 800123e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001242:	d04e      	beq.n	80012e2 <HAL_UARTEx_RxEventCallback+0x132>
 8001244:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001248:	f300 81e4 	bgt.w	8001614 <HAL_UARTEx_RxEventCallback+0x464>
 800124c:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001250:	f300 81e0 	bgt.w	8001614 <HAL_UARTEx_RxEventCallback+0x464>
 8001254:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001258:	dc3e      	bgt.n	80012d8 <HAL_UARTEx_RxEventCallback+0x128>
 800125a:	2b03      	cmp	r3, #3
 800125c:	d036      	beq.n	80012cc <HAL_UARTEx_RxEventCallback+0x11c>
 800125e:	2b03      	cmp	r3, #3
 8001260:	f300 81d8 	bgt.w	8001614 <HAL_UARTEx_RxEventCallback+0x464>
 8001264:	2b01      	cmp	r3, #1
 8001266:	d027      	beq.n	80012b8 <HAL_UARTEx_RxEventCallback+0x108>
 8001268:	2b02      	cmp	r3, #2
 800126a:	d02b      	beq.n	80012c4 <HAL_UARTEx_RxEventCallback+0x114>
		    	//memcpy(&robot_position, (RxBuff_2 + frame_header_offset), robot_pos_len);
		    }

		    default: {
		    	//usart_printf("no match \r\n");
		        break;
 800126c:	e1d2      	b.n	8001614 <HAL_UARTEx_RxEventCallback+0x464>
		switch (RxBuff16) {
 800126e:	f2a3 2301 	subw	r3, r3, #513	@ 0x201
 8001272:	2b0d      	cmp	r3, #13
 8001274:	f200 81ce 	bhi.w	8001614 <HAL_UARTEx_RxEventCallback+0x464>
 8001278:	a201      	add	r2, pc, #4	@ (adr r2, 8001280 <HAL_UARTEx_RxEventCallback+0xd0>)
 800127a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800127e:	bf00      	nop
 8001280:	080012fb 	.word	0x080012fb
 8001284:	08001307 	.word	0x08001307
 8001288:	08001313 	.word	0x08001313
 800128c:	0800131f 	.word	0x0800131f
 8001290:	0800132b 	.word	0x0800132b
 8001294:	0800132b 	.word	0x0800132b
 8001298:	08001333 	.word	0x08001333
 800129c:	0800133f 	.word	0x0800133f
 80012a0:	0800134b 	.word	0x0800134b
 80012a4:	08001355 	.word	0x08001355
 80012a8:	08001361 	.word	0x08001361
 80012ac:	0800136d 	.word	0x0800136d
 80012b0:	08001379 	.word	0x08001379
 80012b4:	08001383 	.word	0x08001383
		    	memcpy(&game_status, (RxBuff_2 + frame_header_offset), game_status_len);
 80012b8:	4b6e      	ldr	r3, [pc, #440]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80012ba:	220b      	movs	r2, #11
 80012bc:	4619      	mov	r1, r3
 80012be:	486e      	ldr	r0, [pc, #440]	@ (8001478 <HAL_UARTEx_RxEventCallback+0x2c8>)
 80012c0:	f00c f844 	bl	800d34c <memcpy>
		    	memcpy(&game_result, (RxBuff_2 + frame_header_offset), game_result_len);
 80012c4:	4b6b      	ldr	r3, [pc, #428]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80012c6:	781a      	ldrb	r2, [r3, #0]
 80012c8:	4b6c      	ldr	r3, [pc, #432]	@ (800147c <HAL_UARTEx_RxEventCallback+0x2cc>)
 80012ca:	701a      	strb	r2, [r3, #0]
		    	memcpy(&robot_status, (RxBuff_2 + frame_header_offset), robot_status_len);
 80012cc:	4b69      	ldr	r3, [pc, #420]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80012ce:	220d      	movs	r2, #13
 80012d0:	4619      	mov	r1, r3
 80012d2:	486b      	ldr	r0, [pc, #428]	@ (8001480 <HAL_UARTEx_RxEventCallback+0x2d0>)
 80012d4:	f00c f83a 	bl	800d34c <memcpy>
		    	memcpy(&ext_supply_projectile_action, (RxBuff_2 + frame_header_offset), ext_supply_projectile_action_len);
 80012d8:	4b66      	ldr	r3, [pc, #408]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	461a      	mov	r2, r3
 80012de:	4b69      	ldr	r3, [pc, #420]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x2d4>)
 80012e0:	601a      	str	r2, [r3, #0]
		    	memcpy(&referee_warning, (RxBuff_2 + frame_header_offset), referee_warning_len);
 80012e2:	4a64      	ldr	r2, [pc, #400]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80012e4:	4b68      	ldr	r3, [pc, #416]	@ (8001488 <HAL_UARTEx_RxEventCallback+0x2d8>)
 80012e6:	8811      	ldrh	r1, [r2, #0]
 80012e8:	7892      	ldrb	r2, [r2, #2]
 80012ea:	8019      	strh	r1, [r3, #0]
 80012ec:	709a      	strb	r2, [r3, #2]
		    	memcpy(&dart_info, (RxBuff_2 + frame_header_offset), dart_info_len);
 80012ee:	4b61      	ldr	r3, [pc, #388]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80012f0:	2203      	movs	r2, #3
 80012f2:	4619      	mov	r1, r3
 80012f4:	4865      	ldr	r0, [pc, #404]	@ (800148c <HAL_UARTEx_RxEventCallback+0x2dc>)
 80012f6:	f00c f829 	bl	800d34c <memcpy>
		    	memcpy(&robot_status, (RxBuff_2 + frame_header_offset), robot_status_len);
 80012fa:	4b5e      	ldr	r3, [pc, #376]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80012fc:	220d      	movs	r2, #13
 80012fe:	4619      	mov	r1, r3
 8001300:	485f      	ldr	r0, [pc, #380]	@ (8001480 <HAL_UARTEx_RxEventCallback+0x2d0>)
 8001302:	f00c f823 	bl	800d34c <memcpy>
		    	memcpy(&power_heat_data, (RxBuff_2 + frame_header_offset), power_heat_data_len);
 8001306:	4b5b      	ldr	r3, [pc, #364]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001308:	2210      	movs	r2, #16
 800130a:	4619      	mov	r1, r3
 800130c:	4860      	ldr	r0, [pc, #384]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x2e0>)
 800130e:	f00c f81d 	bl	800d34c <memcpy>
		    	memcpy(&robot_position, (RxBuff_2 + frame_header_offset), robot_pos_len);
 8001312:	4b58      	ldr	r3, [pc, #352]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001314:	2210      	movs	r2, #16
 8001316:	4619      	mov	r1, r3
 8001318:	485e      	ldr	r0, [pc, #376]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x2e4>)
 800131a:	f00c f817 	bl	800d34c <memcpy>
		    	memcpy(&buffs, (RxBuff_2 + frame_header_offset), buff_len);
 800131e:	4b55      	ldr	r3, [pc, #340]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001320:	2206      	movs	r2, #6
 8001322:	4619      	mov	r1, r3
 8001324:	485c      	ldr	r0, [pc, #368]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x2e8>)
 8001326:	f00c f811 	bl	800d34c <memcpy>
		    	memcpy(&damage_data, (RxBuff_2 + frame_header_offset), damage_data_len);
 800132a:	4b52      	ldr	r3, [pc, #328]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800132c:	781a      	ldrb	r2, [r3, #0]
 800132e:	4b5b      	ldr	r3, [pc, #364]	@ (800149c <HAL_UARTEx_RxEventCallback+0x2ec>)
 8001330:	701a      	strb	r2, [r3, #0]
		    	memcpy(&shoot_data, (RxBuff_2 + frame_header_offset), shoot_data_len);
 8001332:	4b50      	ldr	r3, [pc, #320]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001334:	2207      	movs	r2, #7
 8001336:	4619      	mov	r1, r3
 8001338:	4859      	ldr	r0, [pc, #356]	@ (80014a0 <HAL_UARTEx_RxEventCallback+0x2f0>)
 800133a:	f00c f807 	bl	800d34c <memcpy>
		    	memcpy(&projectile_allowance, (RxBuff_2 + frame_header_offset), projectile_allowance_len);
 800133e:	4b4d      	ldr	r3, [pc, #308]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001340:	2206      	movs	r2, #6
 8001342:	4619      	mov	r1, r3
 8001344:	4857      	ldr	r0, [pc, #348]	@ (80014a4 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8001346:	f00c f801 	bl	800d34c <memcpy>
		    	memcpy(&rfid_status, (RxBuff_2 + frame_header_offset), rfid_status_len);
 800134a:	4b4a      	ldr	r3, [pc, #296]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	461a      	mov	r2, r3
 8001350:	4b55      	ldr	r3, [pc, #340]	@ (80014a8 <HAL_UARTEx_RxEventCallback+0x2f8>)
 8001352:	601a      	str	r2, [r3, #0]
		    	memcpy(&dart_client_cmd, (RxBuff_2 + frame_header_offset), dart_client_cmd_len);
 8001354:	4b47      	ldr	r3, [pc, #284]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001356:	2206      	movs	r2, #6
 8001358:	4619      	mov	r1, r3
 800135a:	4854      	ldr	r0, [pc, #336]	@ (80014ac <HAL_UARTEx_RxEventCallback+0x2fc>)
 800135c:	f00b fff6 	bl	800d34c <memcpy>
		    	memcpy(&robot_positions, (RxBuff_2 + frame_header_offset), ground_robot_position_len);
 8001360:	4b44      	ldr	r3, [pc, #272]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001362:	2228      	movs	r2, #40	@ 0x28
 8001364:	4619      	mov	r1, r3
 8001366:	4852      	ldr	r0, [pc, #328]	@ (80014b0 <HAL_UARTEx_RxEventCallback+0x300>)
 8001368:	f00b fff0 	bl	800d34c <memcpy>
		    	memcpy(&radar_mark_data, (RxBuff_2 + frame_header_offset), radar_mark_data_len);
 800136c:	4a41      	ldr	r2, [pc, #260]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800136e:	4b51      	ldr	r3, [pc, #324]	@ (80014b4 <HAL_UARTEx_RxEventCallback+0x304>)
 8001370:	6810      	ldr	r0, [r2, #0]
 8001372:	6018      	str	r0, [r3, #0]
 8001374:	8892      	ldrh	r2, [r2, #4]
 8001376:	809a      	strh	r2, [r3, #4]
		    	memcpy(&sentry_info, (RxBuff_2 + frame_header_offset), sentry_info_len);
 8001378:	4b3e      	ldr	r3, [pc, #248]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	461a      	mov	r2, r3
 800137e:	4b4e      	ldr	r3, [pc, #312]	@ (80014b8 <HAL_UARTEx_RxEventCallback+0x308>)
 8001380:	601a      	str	r2, [r3, #0]
		    	memcpy(&radar_info, (RxBuff_2 + frame_header_offset), radar_info_len);
 8001382:	4b3c      	ldr	r3, [pc, #240]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001384:	781a      	ldrb	r2, [r3, #0]
 8001386:	4b4d      	ldr	r3, [pc, #308]	@ (80014bc <HAL_UARTEx_RxEventCallback+0x30c>)
 8001388:	701a      	strb	r2, [r3, #0]
		    	memcpy(&robot_position, (RxBuff_2 + frame_header_offset), robot_interaction_data_len);
 800138a:	4b3a      	ldr	r3, [pc, #232]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 800138c:	2280      	movs	r2, #128	@ 0x80
 800138e:	4619      	mov	r1, r3
 8001390:	4840      	ldr	r0, [pc, #256]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x2e4>)
 8001392:	f00b ffdb 	bl	800d34c <memcpy>
		    	memcpy(&pc_control, (RxBuff_2 + frame_header_offset), pc_control_len);
 8001396:	4b37      	ldr	r3, [pc, #220]	@ (8001474 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001398:	220c      	movs	r2, #12
 800139a:	4619      	mov	r1, r3
 800139c:	4848      	ldr	r0, [pc, #288]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 800139e:	f00b ffd5 	bl	800d34c <memcpy>
		        if(pc_control.keyboard_values_1 > 127){
 80013a2:	4b47      	ldr	r3, [pc, #284]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013a4:	7a1b      	ldrb	r3, [r3, #8]
 80013a6:	b25b      	sxtb	r3, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	da09      	bge.n	80013c0 <HAL_UARTEx_RxEventCallback+0x210>
		        	pc_control.e = 1;
 80013ac:	4b44      	ldr	r3, [pc, #272]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	74da      	strb	r2, [r3, #19]
		        	pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 128;
 80013b2:	4b43      	ldr	r3, [pc, #268]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013b4:	7a1b      	ldrb	r3, [r3, #8]
 80013b6:	3b80      	subs	r3, #128	@ 0x80
 80013b8:	b2da      	uxtb	r2, r3
 80013ba:	4b41      	ldr	r3, [pc, #260]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013bc:	721a      	strb	r2, [r3, #8]
 80013be:	e002      	b.n	80013c6 <HAL_UARTEx_RxEventCallback+0x216>
		        	pc_control.e = 0;
 80013c0:	4b3f      	ldr	r3, [pc, #252]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	74da      	strb	r2, [r3, #19]
		        if(pc_control.keyboard_values_1>63){
 80013c6:	4b3e      	ldr	r3, [pc, #248]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013c8:	7a1b      	ldrb	r3, [r3, #8]
 80013ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80013cc:	d909      	bls.n	80013e2 <HAL_UARTEx_RxEventCallback+0x232>
		        	pc_control.q = 1;
 80013ce:	4b3c      	ldr	r3, [pc, #240]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	749a      	strb	r2, [r3, #18]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 64;
 80013d4:	4b3a      	ldr	r3, [pc, #232]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013d6:	7a1b      	ldrb	r3, [r3, #8]
 80013d8:	3b40      	subs	r3, #64	@ 0x40
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	4b38      	ldr	r3, [pc, #224]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013de:	721a      	strb	r2, [r3, #8]
 80013e0:	e002      	b.n	80013e8 <HAL_UARTEx_RxEventCallback+0x238>
		        	pc_control.q = 0;
 80013e2:	4b37      	ldr	r3, [pc, #220]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	749a      	strb	r2, [r3, #18]
		        if(pc_control.keyboard_values_1>31){
 80013e8:	4b35      	ldr	r3, [pc, #212]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013ea:	7a1b      	ldrb	r3, [r3, #8]
 80013ec:	2b1f      	cmp	r3, #31
 80013ee:	d909      	bls.n	8001404 <HAL_UARTEx_RxEventCallback+0x254>
		        	pc_control.ctrl = 1;
 80013f0:	4b33      	ldr	r3, [pc, #204]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013f2:	2201      	movs	r2, #1
 80013f4:	745a      	strb	r2, [r3, #17]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 32;
 80013f6:	4b32      	ldr	r3, [pc, #200]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 80013f8:	7a1b      	ldrb	r3, [r3, #8]
 80013fa:	3b20      	subs	r3, #32
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4b30      	ldr	r3, [pc, #192]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001400:	721a      	strb	r2, [r3, #8]
 8001402:	e002      	b.n	800140a <HAL_UARTEx_RxEventCallback+0x25a>
		        	pc_control.ctrl = 0;
 8001404:	4b2e      	ldr	r3, [pc, #184]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001406:	2200      	movs	r2, #0
 8001408:	745a      	strb	r2, [r3, #17]
		        if(pc_control.keyboard_values_1>15){
 800140a:	4b2d      	ldr	r3, [pc, #180]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 800140c:	7a1b      	ldrb	r3, [r3, #8]
 800140e:	2b0f      	cmp	r3, #15
 8001410:	d909      	bls.n	8001426 <HAL_UARTEx_RxEventCallback+0x276>
		        	pc_control.shift = 1;
 8001412:	4b2b      	ldr	r3, [pc, #172]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001414:	2201      	movs	r2, #1
 8001416:	741a      	strb	r2, [r3, #16]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 16;
 8001418:	4b29      	ldr	r3, [pc, #164]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 800141a:	7a1b      	ldrb	r3, [r3, #8]
 800141c:	3b10      	subs	r3, #16
 800141e:	b2da      	uxtb	r2, r3
 8001420:	4b27      	ldr	r3, [pc, #156]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001422:	721a      	strb	r2, [r3, #8]
 8001424:	e002      	b.n	800142c <HAL_UARTEx_RxEventCallback+0x27c>
		        	pc_control.shift = 0;
 8001426:	4b26      	ldr	r3, [pc, #152]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001428:	2200      	movs	r2, #0
 800142a:	741a      	strb	r2, [r3, #16]
		        if(pc_control.keyboard_values_1>7){
 800142c:	4b24      	ldr	r3, [pc, #144]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 800142e:	7a1b      	ldrb	r3, [r3, #8]
 8001430:	2b07      	cmp	r3, #7
 8001432:	d909      	bls.n	8001448 <HAL_UARTEx_RxEventCallback+0x298>
		        	pc_control.d = 1;
 8001434:	4b22      	ldr	r3, [pc, #136]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001436:	2201      	movs	r2, #1
 8001438:	73da      	strb	r2, [r3, #15]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 8;
 800143a:	4b21      	ldr	r3, [pc, #132]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 800143c:	7a1b      	ldrb	r3, [r3, #8]
 800143e:	3b08      	subs	r3, #8
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4b1f      	ldr	r3, [pc, #124]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001444:	721a      	strb	r2, [r3, #8]
 8001446:	e002      	b.n	800144e <HAL_UARTEx_RxEventCallback+0x29e>
		        	pc_control.d = 0;
 8001448:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 800144a:	2200      	movs	r2, #0
 800144c:	73da      	strb	r2, [r3, #15]
		        if(pc_control.keyboard_values_1>3){
 800144e:	4b1c      	ldr	r3, [pc, #112]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001450:	7a1b      	ldrb	r3, [r3, #8]
 8001452:	2b03      	cmp	r3, #3
 8001454:	d936      	bls.n	80014c4 <HAL_UARTEx_RxEventCallback+0x314>
		        	pc_control.a = 1;
 8001456:	4b1a      	ldr	r3, [pc, #104]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001458:	2201      	movs	r2, #1
 800145a:	739a      	strb	r2, [r3, #14]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 4;
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 800145e:	7a1b      	ldrb	r3, [r3, #8]
 8001460:	3b04      	subs	r3, #4
 8001462:	b2da      	uxtb	r2, r3
 8001464:	4b16      	ldr	r3, [pc, #88]	@ (80014c0 <HAL_UARTEx_RxEventCallback+0x310>)
 8001466:	721a      	strb	r2, [r3, #8]
 8001468:	e02f      	b.n	80014ca <HAL_UARTEx_RxEventCallback+0x31a>
 800146a:	bf00      	nop
 800146c:	20000b64 	.word	0x20000b64
 8001470:	2000035c 	.word	0x2000035c
 8001474:	20000363 	.word	0x20000363
 8001478:	20000460 	.word	0x20000460
 800147c:	20000470 	.word	0x20000470
 8001480:	20000480 	.word	0x20000480
 8001484:	20000474 	.word	0x20000474
 8001488:	20000478 	.word	0x20000478
 800148c:	2000047c 	.word	0x2000047c
 8001490:	20000490 	.word	0x20000490
 8001494:	200004a0 	.word	0x200004a0
 8001498:	200004ac 	.word	0x200004ac
 800149c:	200004b4 	.word	0x200004b4
 80014a0:	200004b8 	.word	0x200004b8
 80014a4:	200004c0 	.word	0x200004c0
 80014a8:	200004c8 	.word	0x200004c8
 80014ac:	200004cc 	.word	0x200004cc
 80014b0:	200004d4 	.word	0x200004d4
 80014b4:	200004fc 	.word	0x200004fc
 80014b8:	20000504 	.word	0x20000504
 80014bc:	20000508 	.word	0x20000508
 80014c0:	2000050c 	.word	0x2000050c
		        	pc_control.a = 0;
 80014c4:	4b56      	ldr	r3, [pc, #344]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	739a      	strb	r2, [r3, #14]
		        if(pc_control.keyboard_values_1>1){
 80014ca:	4b55      	ldr	r3, [pc, #340]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80014cc:	7a1b      	ldrb	r3, [r3, #8]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d909      	bls.n	80014e6 <HAL_UARTEx_RxEventCallback+0x336>
		        	pc_control.s = 1;
 80014d2:	4b53      	ldr	r3, [pc, #332]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	735a      	strb	r2, [r3, #13]
		            pc_control.keyboard_values_1= pc_control.keyboard_values_1 - 2;
 80014d8:	4b51      	ldr	r3, [pc, #324]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80014da:	7a1b      	ldrb	r3, [r3, #8]
 80014dc:	3b02      	subs	r3, #2
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	4b4f      	ldr	r3, [pc, #316]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80014e2:	721a      	strb	r2, [r3, #8]
 80014e4:	e002      	b.n	80014ec <HAL_UARTEx_RxEventCallback+0x33c>
		        	pc_control.s = 0;
 80014e6:	4b4e      	ldr	r3, [pc, #312]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	735a      	strb	r2, [r3, #13]
		        if(pc_control.keyboard_values_1 > 0){
 80014ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80014ee:	7a1b      	ldrb	r3, [r3, #8]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <HAL_UARTEx_RxEventCallback+0x34c>
		        	pc_control.w = 1;
 80014f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	731a      	strb	r2, [r3, #12]
 80014fa:	e002      	b.n	8001502 <HAL_UARTEx_RxEventCallback+0x352>
		        	pc_control.w = 0;
 80014fc:	4b48      	ldr	r3, [pc, #288]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80014fe:	2200      	movs	r2, #0
 8001500:	731a      	strb	r2, [r3, #12]
		        if(pc_control.keyboard_values_2 > 127){
 8001502:	4b47      	ldr	r3, [pc, #284]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001504:	7a5b      	ldrb	r3, [r3, #9]
 8001506:	b25b      	sxtb	r3, r3
 8001508:	2b00      	cmp	r3, #0
 800150a:	da09      	bge.n	8001520 <HAL_UARTEx_RxEventCallback+0x370>
					pc_control.b = 1;
 800150c:	4b44      	ldr	r3, [pc, #272]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 800150e:	2201      	movs	r2, #1
 8001510:	76da      	strb	r2, [r3, #27]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 128;
 8001512:	4b43      	ldr	r3, [pc, #268]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001514:	7a5b      	ldrb	r3, [r3, #9]
 8001516:	3b80      	subs	r3, #128	@ 0x80
 8001518:	b2da      	uxtb	r2, r3
 800151a:	4b41      	ldr	r3, [pc, #260]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 800151c:	725a      	strb	r2, [r3, #9]
 800151e:	e002      	b.n	8001526 <HAL_UARTEx_RxEventCallback+0x376>
					pc_control.b = 0;
 8001520:	4b3f      	ldr	r3, [pc, #252]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001522:	2200      	movs	r2, #0
 8001524:	76da      	strb	r2, [r3, #27]
				if(pc_control.keyboard_values_2>63){
 8001526:	4b3e      	ldr	r3, [pc, #248]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001528:	7a5b      	ldrb	r3, [r3, #9]
 800152a:	2b3f      	cmp	r3, #63	@ 0x3f
 800152c:	d909      	bls.n	8001542 <HAL_UARTEx_RxEventCallback+0x392>
					pc_control.v = 1;
 800152e:	4b3c      	ldr	r3, [pc, #240]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001530:	2201      	movs	r2, #1
 8001532:	769a      	strb	r2, [r3, #26]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 64;
 8001534:	4b3a      	ldr	r3, [pc, #232]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001536:	7a5b      	ldrb	r3, [r3, #9]
 8001538:	3b40      	subs	r3, #64	@ 0x40
 800153a:	b2da      	uxtb	r2, r3
 800153c:	4b38      	ldr	r3, [pc, #224]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 800153e:	725a      	strb	r2, [r3, #9]
 8001540:	e002      	b.n	8001548 <HAL_UARTEx_RxEventCallback+0x398>
					pc_control.v = 0;
 8001542:	4b37      	ldr	r3, [pc, #220]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001544:	2200      	movs	r2, #0
 8001546:	769a      	strb	r2, [r3, #26]
				if(pc_control.keyboard_values_2>31){
 8001548:	4b35      	ldr	r3, [pc, #212]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 800154a:	7a5b      	ldrb	r3, [r3, #9]
 800154c:	2b1f      	cmp	r3, #31
 800154e:	d909      	bls.n	8001564 <HAL_UARTEx_RxEventCallback+0x3b4>
					pc_control.c = 1;
 8001550:	4b33      	ldr	r3, [pc, #204]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001552:	2201      	movs	r2, #1
 8001554:	765a      	strb	r2, [r3, #25]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 32;
 8001556:	4b32      	ldr	r3, [pc, #200]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001558:	7a5b      	ldrb	r3, [r3, #9]
 800155a:	3b20      	subs	r3, #32
 800155c:	b2da      	uxtb	r2, r3
 800155e:	4b30      	ldr	r3, [pc, #192]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001560:	725a      	strb	r2, [r3, #9]
 8001562:	e002      	b.n	800156a <HAL_UARTEx_RxEventCallback+0x3ba>
					pc_control.c = 0;
 8001564:	4b2e      	ldr	r3, [pc, #184]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001566:	2200      	movs	r2, #0
 8001568:	765a      	strb	r2, [r3, #25]
				if(pc_control.keyboard_values_2>15){
 800156a:	4b2d      	ldr	r3, [pc, #180]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 800156c:	7a5b      	ldrb	r3, [r3, #9]
 800156e:	2b0f      	cmp	r3, #15
 8001570:	d909      	bls.n	8001586 <HAL_UARTEx_RxEventCallback+0x3d6>
					pc_control.x = 1;
 8001572:	4b2b      	ldr	r3, [pc, #172]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001574:	2201      	movs	r2, #1
 8001576:	761a      	strb	r2, [r3, #24]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 16;
 8001578:	4b29      	ldr	r3, [pc, #164]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 800157a:	7a5b      	ldrb	r3, [r3, #9]
 800157c:	3b10      	subs	r3, #16
 800157e:	b2da      	uxtb	r2, r3
 8001580:	4b27      	ldr	r3, [pc, #156]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001582:	725a      	strb	r2, [r3, #9]
 8001584:	e002      	b.n	800158c <HAL_UARTEx_RxEventCallback+0x3dc>
					pc_control.x = 0;
 8001586:	4b26      	ldr	r3, [pc, #152]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001588:	2200      	movs	r2, #0
 800158a:	761a      	strb	r2, [r3, #24]
				if(pc_control.keyboard_values_2>7){
 800158c:	4b24      	ldr	r3, [pc, #144]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 800158e:	7a5b      	ldrb	r3, [r3, #9]
 8001590:	2b07      	cmp	r3, #7
 8001592:	d909      	bls.n	80015a8 <HAL_UARTEx_RxEventCallback+0x3f8>
					pc_control.z = 1;
 8001594:	4b22      	ldr	r3, [pc, #136]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001596:	2201      	movs	r2, #1
 8001598:	75da      	strb	r2, [r3, #23]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 8;
 800159a:	4b21      	ldr	r3, [pc, #132]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 800159c:	7a5b      	ldrb	r3, [r3, #9]
 800159e:	3b08      	subs	r3, #8
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015a4:	725a      	strb	r2, [r3, #9]
 80015a6:	e002      	b.n	80015ae <HAL_UARTEx_RxEventCallback+0x3fe>
					pc_control.z = 0;
 80015a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	75da      	strb	r2, [r3, #23]
				if(pc_control.keyboard_values_2>3){
 80015ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015b0:	7a5b      	ldrb	r3, [r3, #9]
 80015b2:	2b03      	cmp	r3, #3
 80015b4:	d909      	bls.n	80015ca <HAL_UARTEx_RxEventCallback+0x41a>
					pc_control.g = 1;
 80015b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	759a      	strb	r2, [r3, #22]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 4;
 80015bc:	4b18      	ldr	r3, [pc, #96]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015be:	7a5b      	ldrb	r3, [r3, #9]
 80015c0:	3b04      	subs	r3, #4
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	4b16      	ldr	r3, [pc, #88]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015c6:	725a      	strb	r2, [r3, #9]
 80015c8:	e002      	b.n	80015d0 <HAL_UARTEx_RxEventCallback+0x420>
					pc_control.g = 0;
 80015ca:	4b15      	ldr	r3, [pc, #84]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	759a      	strb	r2, [r3, #22]
				if(pc_control.keyboard_values_2>1){
 80015d0:	4b13      	ldr	r3, [pc, #76]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015d2:	7a5b      	ldrb	r3, [r3, #9]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d909      	bls.n	80015ec <HAL_UARTEx_RxEventCallback+0x43c>
					pc_control.f = 1;
 80015d8:	4b11      	ldr	r3, [pc, #68]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015da:	2201      	movs	r2, #1
 80015dc:	755a      	strb	r2, [r3, #21]
					pc_control.keyboard_values_2= pc_control.keyboard_values_2 - 2;
 80015de:	4b10      	ldr	r3, [pc, #64]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015e0:	7a5b      	ldrb	r3, [r3, #9]
 80015e2:	3b02      	subs	r3, #2
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015e8:	725a      	strb	r2, [r3, #9]
 80015ea:	e002      	b.n	80015f2 <HAL_UARTEx_RxEventCallback+0x442>
					pc_control.f = 0;
 80015ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	755a      	strb	r2, [r3, #21]
				if(pc_control.keyboard_values_2 > 0){
 80015f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015f4:	7a5b      	ldrb	r3, [r3, #9]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d003      	beq.n	8001602 <HAL_UARTEx_RxEventCallback+0x452>
					pc_control.r = 1;
 80015fa:	4b09      	ldr	r3, [pc, #36]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	751a      	strb	r2, [r3, #20]
 8001600:	e002      	b.n	8001608 <HAL_UARTEx_RxEventCallback+0x458>
					pc_control.r = 0;
 8001602:	4b07      	ldr	r3, [pc, #28]	@ (8001620 <HAL_UARTEx_RxEventCallback+0x470>)
 8001604:	2200      	movs	r2, #0
 8001606:	751a      	strb	r2, [r3, #20]
		    	memcpy(&robot_position, (RxBuff_2 + frame_header_offset), map_data_len);
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <HAL_UARTEx_RxEventCallback+0x474>)
 800160a:	2267      	movs	r2, #103	@ 0x67
 800160c:	4619      	mov	r1, r3
 800160e:	4806      	ldr	r0, [pc, #24]	@ (8001628 <HAL_UARTEx_RxEventCallback+0x478>)
 8001610:	f00b fe9c 	bl	800d34c <memcpy>
		        break;
 8001614:	bf00      	nop
		    }
		}
	}
}
 8001616:	bf00      	nop
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	2000050c 	.word	0x2000050c
 8001624:	20000363 	.word	0x20000363
 8001628:	200004a0 	.word	0x200004a0

0800162c <can_filter_init>:

extern CAN_HandleTypeDef hcan1;
extern CAN_HandleTypeDef hcan2;
// extern CAN_HandleTypeDef hcan2;

void can_filter_init(void) {                      // filtering mask code taken from DJI, doesn't actually filter anything
 800162c:	b580      	push	{r7, lr}
 800162e:	b08a      	sub	sp, #40	@ 0x28
 8001630:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef can_filter_st;
    can_filter_st.FilterActivation = ENABLE;
 8001632:	2301      	movs	r3, #1
 8001634:	623b      	str	r3, [r7, #32]
    can_filter_st.FilterMode = CAN_FILTERMODE_IDMASK;
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]
    can_filter_st.FilterScale = CAN_FILTERSCALE_32BIT;
 800163a:	2301      	movs	r3, #1
 800163c:	61fb      	str	r3, [r7, #28]
    can_filter_st.FilterIdHigh = 0x0000;
 800163e:	2300      	movs	r3, #0
 8001640:	603b      	str	r3, [r7, #0]
    can_filter_st.FilterIdLow = 0x0000;
 8001642:	2300      	movs	r3, #0
 8001644:	607b      	str	r3, [r7, #4]
    can_filter_st.FilterMaskIdHigh = 0x0000;
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
    can_filter_st.FilterMaskIdLow = 0x0000;
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
    can_filter_st.FilterBank = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
    can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
    HAL_CAN_ConfigFilter(&hcan1, &can_filter_st);
 8001656:	463b      	mov	r3, r7
 8001658:	4619      	mov	r1, r3
 800165a:	480f      	ldr	r0, [pc, #60]	@ (8001698 <can_filter_init+0x6c>)
 800165c:	f003 f99e 	bl	800499c <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan1);
 8001660:	480d      	ldr	r0, [pc, #52]	@ (8001698 <can_filter_init+0x6c>)
 8001662:	f003 fa7b 	bl	8004b5c <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001666:	2102      	movs	r1, #2
 8001668:	480b      	ldr	r0, [pc, #44]	@ (8001698 <can_filter_init+0x6c>)
 800166a:	f003 fcad 	bl	8004fc8 <HAL_CAN_ActivateNotification>

    can_filter_st.SlaveStartFilterBank = 14;
 800166e:	230e      	movs	r3, #14
 8001670:	627b      	str	r3, [r7, #36]	@ 0x24
    can_filter_st.FilterBank = 14;
 8001672:	230e      	movs	r3, #14
 8001674:	617b      	str	r3, [r7, #20]
    HAL_CAN_ConfigFilter(&hcan2, &can_filter_st);
 8001676:	463b      	mov	r3, r7
 8001678:	4619      	mov	r1, r3
 800167a:	4808      	ldr	r0, [pc, #32]	@ (800169c <can_filter_init+0x70>)
 800167c:	f003 f98e 	bl	800499c <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan2);
 8001680:	4806      	ldr	r0, [pc, #24]	@ (800169c <can_filter_init+0x70>)
 8001682:	f003 fa6b 	bl	8004b5c <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001686:	2102      	movs	r1, #2
 8001688:	4804      	ldr	r0, [pc, #16]	@ (800169c <can_filter_init+0x70>)
 800168a:	f003 fc9d 	bl	8004fc8 <HAL_CAN_ActivateNotification>
}
 800168e:	bf00      	nop
 8001690:	3728      	adds	r7, #40	@ 0x28
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000690 	.word	0x20000690
 800169c:	200006b8 	.word	0x200006b8

080016a0 <imu_pwm_set>:
#include "bsp_imu_pwm.h"
#include "main.h"

void imu_pwm_set(uint16_t pwm)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	80fb      	strh	r3, [r7, #6]
    TIM10->CCR1 = (pwm);
 80016aa:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <imu_pwm_set+0x1c>)
 80016ac:	88fb      	ldrh	r3, [r7, #6]
 80016ae:	6353      	str	r3, [r2, #52]	@ 0x34

}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	40014400 	.word	0x40014400

080016c0 <RC_init>:
#include "main.h"

extern UART_HandleTypeDef huart3;
extern DMA_HandleTypeDef hdma_usart3_rx;

void RC_init(uint8_t *rx1_buf, uint8_t *rx2_buf, uint16_t dma_buf_num) {
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	4613      	mov	r3, r2
 80016cc:	80fb      	strh	r3, [r7, #6]
    SET_BIT(huart3.Instance->CR3, USART_CR3_DMAR);                 //enable the DMA transfer for the receiver request
 80016ce:	4b27      	ldr	r3, [pc, #156]	@ (800176c <RC_init+0xac>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	695a      	ldr	r2, [r3, #20]
 80016d4:	4b25      	ldr	r3, [pc, #148]	@ (800176c <RC_init+0xac>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80016dc:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);                  //enalbe idle interrupt
 80016de:	4b23      	ldr	r3, [pc, #140]	@ (800176c <RC_init+0xac>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	4b21      	ldr	r3, [pc, #132]	@ (800176c <RC_init+0xac>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f042 0210 	orr.w	r2, r2, #16
 80016ec:	60da      	str	r2, [r3, #12]
    __HAL_DMA_DISABLE(&hdma_usart3_rx);                   //disable DMA
 80016ee:	4b20      	ldr	r3, [pc, #128]	@ (8001770 <RC_init+0xb0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001770 <RC_init+0xb0>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f022 0201 	bic.w	r2, r2, #1
 80016fc:	601a      	str	r2, [r3, #0]
    while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN) {
 80016fe:	e007      	b.n	8001710 <RC_init+0x50>
        __HAL_DMA_DISABLE(&hdma_usart3_rx);
 8001700:	4b1b      	ldr	r3, [pc, #108]	@ (8001770 <RC_init+0xb0>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	4b1a      	ldr	r3, [pc, #104]	@ (8001770 <RC_init+0xb0>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f022 0201 	bic.w	r2, r2, #1
 800170e:	601a      	str	r2, [r3, #0]
    while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN) {
 8001710:	4b17      	ldr	r3, [pc, #92]	@ (8001770 <RC_init+0xb0>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0301 	and.w	r3, r3, #1
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1f0      	bne.n	8001700 <RC_init+0x40>
    }
    hdma_usart3_rx.Instance->PAR = (uint32_t) & (USART3->DR);                   //memory buffer 1
 800171e:	4b14      	ldr	r3, [pc, #80]	@ (8001770 <RC_init+0xb0>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a14      	ldr	r2, [pc, #80]	@ (8001774 <RC_init+0xb4>)
 8001724:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Instance->M0AR = (uint32_t)(rx1_buf);                 //memory buffer 2
 8001726:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <RC_init+0xb0>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Instance->M1AR = (uint32_t)(rx2_buf);                  //data length
 800172e:	4b10      	ldr	r3, [pc, #64]	@ (8001770 <RC_init+0xb0>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68ba      	ldr	r2, [r7, #8]
 8001734:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Instance->NDTR = dma_buf_num;                 //enable double memory buffer
 8001736:	4b0e      	ldr	r3, [pc, #56]	@ (8001770 <RC_init+0xb0>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	88fa      	ldrh	r2, [r7, #6]
 800173c:	605a      	str	r2, [r3, #4]
    SET_BIT(hdma_usart3_rx.Instance->CR, DMA_SxCR_DBM);
 800173e:	4b0c      	ldr	r3, [pc, #48]	@ (8001770 <RC_init+0xb0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	4b0a      	ldr	r3, [pc, #40]	@ (8001770 <RC_init+0xb0>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800174c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(&hdma_usart3_rx);                 //enable DMA
 800174e:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <RC_init+0xb0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <RC_init+0xb0>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f042 0201 	orr.w	r2, r2, #1
 800175c:	601a      	str	r2, [r3, #0]
}
 800175e:	bf00      	nop
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000b1c 	.word	0x20000b1c
 8001770:	20000c6c 	.word	0x20000c6c
 8001774:	40004804 	.word	0x40004804

08001778 <imu_temp_control_task>:
  * @brief          bmi088
  * @param[in]      argument: NULL
  * @retval         none
  */
void imu_temp_control_task(void const * argument)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
    osDelay(500);
 8001780:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001784:	f008 fe86 	bl	800a494 <osDelay>
    //PID init
    PID_init(&imu_temp_pid, PID_POSITION, imu_temp_PID, TEMPERATURE_PID_MAX_OUT, TEMPERATURE_PID_MAX_IOUT);
 8001788:	eddf 0a28 	vldr	s1, [pc, #160]	@ 800182c <imu_temp_control_task+0xb4>
 800178c:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8001830 <imu_temp_control_task+0xb8>
 8001790:	4a28      	ldr	r2, [pc, #160]	@ (8001834 <imu_temp_control_task+0xbc>)
 8001792:	2100      	movs	r1, #0
 8001794:	4828      	ldr	r0, [pc, #160]	@ (8001838 <imu_temp_control_task+0xc0>)
 8001796:	f001 f9fb 	bl	8002b90 <PID_init>

    //set spi frequency
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800179a:	4b28      	ldr	r3, [pc, #160]	@ (800183c <imu_temp_control_task+0xc4>)
 800179c:	2210      	movs	r2, #16
 800179e:	61da      	str	r2, [r3, #28]
    
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017a0:	4826      	ldr	r0, [pc, #152]	@ (800183c <imu_temp_control_task+0xc4>)
 80017a2:	f006 f9ec 	bl	8007b7e <HAL_SPI_Init>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <imu_temp_control_task+0x38>
    {
        Error_Handler();
 80017ac:	f001 f9ea 	bl	8002b84 <Error_Handler>
    }
    //get task handle, must enable 'xTaskGetHandle' in cubeMX
    INS_task_local_handler = xTaskGetHandle(pcTaskGetName(NULL));
 80017b0:	2000      	movs	r0, #0
 80017b2:	f009 ff8d 	bl	800b6d0 <pcTaskGetName>
 80017b6:	4603      	mov	r3, r0
 80017b8:	4618      	mov	r0, r3
 80017ba:	f00a f81d 	bl	800b7f8 <xTaskGetHandle>
 80017be:	4603      	mov	r3, r0
 80017c0:	4a1f      	ldr	r2, [pc, #124]	@ (8001840 <imu_temp_control_task+0xc8>)
 80017c2:	6013      	str	r3, [r2, #0]
    imu_start_flag = 1;
 80017c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001844 <imu_temp_control_task+0xcc>)
 80017c6:	2201      	movs	r2, #1
 80017c8:	701a      	strb	r2, [r3, #0]
    while(1)
    {

        //wait for task waked up
        while (ulTaskNotifyTake(pdTRUE, portMAX_DELAY) != pdPASS) {
 80017ca:	bf00      	nop
 80017cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017d0:	2001      	movs	r0, #1
 80017d2:	f00a fc3d 	bl	800c050 <ulTaskNotifyTake>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d1f7      	bne.n	80017cc <imu_temp_control_task+0x54>

        }
        uint16_t tempPWM;
        //calculate PID
        PID_calc(&imu_temp_pid, IMU_get_temp(), 40.0f);
 80017dc:	f7ff f8c6 	bl	800096c <IMU_get_temp>
 80017e0:	eef0 7a40 	vmov.f32	s15, s0
 80017e4:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8001848 <imu_temp_control_task+0xd0>
 80017e8:	eeb0 0a67 	vmov.f32	s0, s15
 80017ec:	4812      	ldr	r0, [pc, #72]	@ (8001838 <imu_temp_control_task+0xc0>)
 80017ee:	f001 fa26 	bl	8002c3e <PID_calc>
        if (imu_temp_pid.out < 0.0f)
 80017f2:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <imu_temp_control_task+0xc0>)
 80017f4:	edd3 7a08 	vldr	s15, [r3, #32]
 80017f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001800:	d503      	bpl.n	800180a <imu_temp_control_task+0x92>
        {
            imu_temp_pid.out = 0.0f;
 8001802:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <imu_temp_control_task+0xc0>)
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	621a      	str	r2, [r3, #32]
        }
        tempPWM = (uint16_t)imu_temp_pid.out;
 800180a:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <imu_temp_control_task+0xc0>)
 800180c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001810:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001814:	ee17 3a90 	vmov	r3, s15
 8001818:	81fb      	strh	r3, [r7, #14]
        IMU_temp_PWM(tempPWM);
 800181a:	89fb      	ldrh	r3, [r7, #14]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ff3f 	bl	80016a0 <imu_pwm_set>
        osDelay(5);
 8001822:	2005      	movs	r0, #5
 8001824:	f008 fe36 	bl	800a494 <osDelay>
    {
 8001828:	e7cf      	b.n	80017ca <imu_temp_control_task+0x52>
 800182a:	bf00      	nop
 800182c:	45898000 	.word	0x45898000
 8001830:	458ca000 	.word	0x458ca000
 8001834:	0800dc90 	.word	0x0800dc90
 8001838:	20000638 	.word	0x20000638
 800183c:	20000734 	.word	0x20000734
 8001840:	20000630 	.word	0x20000630
 8001844:	20000634 	.word	0x20000634
 8001848:	42200000 	.word	0x42200000

0800184c <HAL_GPIO_EXTI_Callback>:
    }
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == INT1_ACCEL_Pin)
 8001856:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <HAL_GPIO_EXTI_Callback+0x54>)
 8001858:	881b      	ldrh	r3, [r3, #0]
 800185a:	88fa      	ldrh	r2, [r7, #6]
 800185c:	429a      	cmp	r2, r3
 800185e:	d11b      	bne.n	8001898 <HAL_GPIO_EXTI_Callback+0x4c>
    {

        if(imu_start_flag)
 8001860:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <HAL_GPIO_EXTI_Callback+0x58>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d016      	beq.n	8001898 <HAL_GPIO_EXTI_Callback+0x4c>
        {
            //wake up the task
            if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800186a:	f00a fb63 	bl	800bf34 <xTaskGetSchedulerState>
 800186e:	4603      	mov	r3, r0
 8001870:	2b01      	cmp	r3, #1
 8001872:	d011      	beq.n	8001898 <HAL_GPIO_EXTI_Callback+0x4c>
            {
                static BaseType_t xHigherPriorityTaskWoken;
                vTaskNotifyGiveFromISR(INS_task_local_handler, &xHigherPriorityTaskWoken);
 8001874:	4b0c      	ldr	r3, [pc, #48]	@ (80018a8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	490c      	ldr	r1, [pc, #48]	@ (80018ac <HAL_GPIO_EXTI_Callback+0x60>)
 800187a:	4618      	mov	r0, r3
 800187c:	f00a fc34 	bl	800c0e8 <vTaskNotifyGiveFromISR>
                portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001880:	4b0a      	ldr	r3, [pc, #40]	@ (80018ac <HAL_GPIO_EXTI_Callback+0x60>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d007      	beq.n	8001898 <HAL_GPIO_EXTI_Callback+0x4c>
 8001888:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <HAL_GPIO_EXTI_Callback+0x64>)
 800188a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	f3bf 8f4f 	dsb	sy
 8001894:	f3bf 8f6f 	isb	sy
    }
    else if (GPIO_Pin == INT1_GRYO_Pin)
    {

    }
}
 8001898:	bf00      	nop
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	2000000e 	.word	0x2000000e
 80018a4:	20000634 	.word	0x20000634
 80018a8:	20000630 	.word	0x20000630
 80018ac:	20000680 	.word	0x20000680
 80018b0:	e000ed04 	.word	0xe000ed04

080018b4 <ist8310_init>:
/**
  * @brief          initialize ist8310
  * @param[in]      none
  * @retval         error value
  */
uint8_t ist8310_init(void) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
    static const uint8_t wait_time = 150;
    static const uint8_t sleepTime = 50;
    uint8_t res = 0;
 80018ba:	2300      	movs	r3, #0
 80018bc:	71bb      	strb	r3, [r7, #6]
    uint8_t writeNum = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	71fb      	strb	r3, [r7, #7]

    ist8310_GPIO_init();
 80018c2:	f000 f8bd 	bl	8001a40 <ist8310_GPIO_init>
    ist8310_com_init();
 80018c6:	f000 f8c2 	bl	8001a4e <ist8310_com_init>

    ist8310_RST_L();
 80018ca:	f000 f97b 	bl	8001bc4 <ist8310_RST_L>
    ist8310_delay_ms(sleepTime);
 80018ce:	4b30      	ldr	r3, [pc, #192]	@ (8001990 <ist8310_init+0xdc>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 f916 	bl	8001b04 <ist8310_delay_ms>
    ist8310_RST_H();
 80018d8:	f000 f968 	bl	8001bac <ist8310_RST_H>
    ist8310_delay_ms(sleepTime);
 80018dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001990 <ist8310_init+0xdc>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f000 f90f 	bl	8001b04 <ist8310_delay_ms>

    res = ist8310_IIC_read_single_reg(IST8310_WHO_AM_I);
 80018e6:	2000      	movs	r0, #0
 80018e8:	f000 f8b8 	bl	8001a5c <ist8310_IIC_read_single_reg>
 80018ec:	4603      	mov	r3, r0
 80018ee:	71bb      	strb	r3, [r7, #6]
    if (res != IST8310_WHO_AM_I_VALUE) {
 80018f0:	79bb      	ldrb	r3, [r7, #6]
 80018f2:	2b10      	cmp	r3, #16
 80018f4:	d001      	beq.n	80018fa <ist8310_init+0x46>
        return IST8310_NO_SENSOR;
 80018f6:	2340      	movs	r3, #64	@ 0x40
 80018f8:	e045      	b.n	8001986 <ist8310_init+0xd2>
    }
    //set mpu6500 sonsor config and check
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++) {
 80018fa:	2300      	movs	r3, #0
 80018fc:	71fb      	strb	r3, [r7, #7]
 80018fe:	e03e      	b.n	800197e <ist8310_init+0xca>
        ist8310_IIC_write_single_reg(ist8310_write_reg_data_error[writeNum][0], ist8310_write_reg_data_error[writeNum][1]);
 8001900:	79fa      	ldrb	r2, [r7, #7]
 8001902:	4924      	ldr	r1, [pc, #144]	@ (8001994 <ist8310_init+0xe0>)
 8001904:	4613      	mov	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	4413      	add	r3, r2
 800190a:	440b      	add	r3, r1
 800190c:	7818      	ldrb	r0, [r3, #0]
 800190e:	79fa      	ldrb	r2, [r7, #7]
 8001910:	4920      	ldr	r1, [pc, #128]	@ (8001994 <ist8310_init+0xe0>)
 8001912:	4613      	mov	r3, r2
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	4413      	add	r3, r2
 8001918:	440b      	add	r3, r1
 800191a:	3301      	adds	r3, #1
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	4619      	mov	r1, r3
 8001920:	f000 f8b8 	bl	8001a94 <ist8310_IIC_write_single_reg>
        ist8310_delay_us(wait_time);
 8001924:	4b1c      	ldr	r3, [pc, #112]	@ (8001998 <ist8310_init+0xe4>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f000 f8f9 	bl	8001b20 <ist8310_delay_us>
        res = ist8310_IIC_read_single_reg(ist8310_write_reg_data_error[writeNum][0]);
 800192e:	79fa      	ldrb	r2, [r7, #7]
 8001930:	4918      	ldr	r1, [pc, #96]	@ (8001994 <ist8310_init+0xe0>)
 8001932:	4613      	mov	r3, r2
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4413      	add	r3, r2
 8001938:	440b      	add	r3, r1
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f000 f88d 	bl	8001a5c <ist8310_IIC_read_single_reg>
 8001942:	4603      	mov	r3, r0
 8001944:	71bb      	strb	r3, [r7, #6]
        ist8310_delay_us(wait_time);
 8001946:	4b14      	ldr	r3, [pc, #80]	@ (8001998 <ist8310_init+0xe4>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f000 f8e8 	bl	8001b20 <ist8310_delay_us>
        if (res != ist8310_write_reg_data_error[writeNum][1]) {
 8001950:	79fa      	ldrb	r2, [r7, #7]
 8001952:	4910      	ldr	r1, [pc, #64]	@ (8001994 <ist8310_init+0xe0>)
 8001954:	4613      	mov	r3, r2
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	4413      	add	r3, r2
 800195a:	440b      	add	r3, r1
 800195c:	3301      	adds	r3, #1
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	79ba      	ldrb	r2, [r7, #6]
 8001962:	429a      	cmp	r2, r3
 8001964:	d008      	beq.n	8001978 <ist8310_init+0xc4>
            return ist8310_write_reg_data_error[writeNum][2];
 8001966:	79fa      	ldrb	r2, [r7, #7]
 8001968:	490a      	ldr	r1, [pc, #40]	@ (8001994 <ist8310_init+0xe0>)
 800196a:	4613      	mov	r3, r2
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	4413      	add	r3, r2
 8001970:	440b      	add	r3, r1
 8001972:	3302      	adds	r3, #2
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	e006      	b.n	8001986 <ist8310_init+0xd2>
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++) {
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	3301      	adds	r3, #1
 800197c:	71fb      	strb	r3, [r7, #7]
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	2b03      	cmp	r3, #3
 8001982:	d9bd      	bls.n	8001900 <ist8310_init+0x4c>
        }
    }
    return IST8310_NO_ERROR;
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	0800dca8 	.word	0x0800dca8
 8001994:	0800dc9c 	.word	0x0800dc9c
 8001998:	0800dca9 	.word	0x0800dca9

0800199c <ist8310_read_mag>:
/**
  * @brief          read mag magnetic field strength data of IST8310 by I2C
  * @param[out]     mag variable
  * @retval         none
  */
void ist8310_read_mag(float mag[3]) {
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];
    int16_t temp_ist8310_data = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	81fb      	strh	r3, [r7, #14]
    //read the "DATAXL" register (0x03)
    ist8310_IIC_read_muli_reg(0x03, buf, 6);
 80019a8:	f107 0308 	add.w	r3, r7, #8
 80019ac:	2206      	movs	r2, #6
 80019ae:	4619      	mov	r1, r3
 80019b0:	2003      	movs	r0, #3
 80019b2:	f000 f88b 	bl	8001acc <ist8310_IIC_read_muli_reg>

    temp_ist8310_data = (int16_t)((buf[1] << 8) | buf[0]);
 80019b6:	7a7b      	ldrb	r3, [r7, #9]
 80019b8:	021b      	lsls	r3, r3, #8
 80019ba:	b21a      	sxth	r2, r3
 80019bc:	7a3b      	ldrb	r3, [r7, #8]
 80019be:	b21b      	sxth	r3, r3
 80019c0:	4313      	orrs	r3, r2
 80019c2:	81fb      	strh	r3, [r7, #14]
    mag[0] = MAG_SEN * temp_ist8310_data;
 80019c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019c8:	ee07 3a90 	vmov	s15, r3
 80019cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001a3c <ist8310_read_mag+0xa0>
 80019d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	edc3 7a00 	vstr	s15, [r3]
    temp_ist8310_data = (int16_t)((buf[3] << 8) | buf[2]);
 80019de:	7afb      	ldrb	r3, [r7, #11]
 80019e0:	021b      	lsls	r3, r3, #8
 80019e2:	b21a      	sxth	r2, r3
 80019e4:	7abb      	ldrb	r3, [r7, #10]
 80019e6:	b21b      	sxth	r3, r3
 80019e8:	4313      	orrs	r3, r2
 80019ea:	81fb      	strh	r3, [r7, #14]
    mag[1] = MAG_SEN * temp_ist8310_data;
 80019ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3304      	adds	r3, #4
 80019fc:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001a3c <ist8310_read_mag+0xa0>
 8001a00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a04:	edc3 7a00 	vstr	s15, [r3]
    temp_ist8310_data = (int16_t)((buf[5] << 8) | buf[4]);
 8001a08:	7b7b      	ldrb	r3, [r7, #13]
 8001a0a:	021b      	lsls	r3, r3, #8
 8001a0c:	b21a      	sxth	r2, r3
 8001a0e:	7b3b      	ldrb	r3, [r7, #12]
 8001a10:	b21b      	sxth	r3, r3
 8001a12:	4313      	orrs	r3, r2
 8001a14:	81fb      	strh	r3, [r7, #14]
    mag[2] = MAG_SEN * temp_ist8310_data;
 8001a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a1a:	ee07 3a90 	vmov	s15, r3
 8001a1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	3308      	adds	r3, #8
 8001a26:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001a3c <ist8310_read_mag+0xa0>
 8001a2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a2e:	edc3 7a00 	vstr	s15, [r3]
}
 8001a32:	bf00      	nop
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	3e99999a 	.word	0x3e99999a

08001a40 <ist8310_GPIO_init>:
  * @brief          initialize ist8310 gpio.
  * @param[in]      none
  * @retval         none
  */
void ist8310_GPIO_init(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0

}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <ist8310_com_init>:
  * @brief          initialize ist8310 communication interface
  * @param[in]      none
  * @retval         none
  */
void ist8310_com_init(void)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	af00      	add	r7, sp, #0
}
 8001a52:	bf00      	nop
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <ist8310_IIC_read_single_reg>:
  * @brief          read a byte of ist8310 by i2c
  * @param[in]      register address
  * @retval         value of the register
  */
uint8_t ist8310_IIC_read_single_reg(uint8_t reg)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b088      	sub	sp, #32
 8001a60:	af04      	add	r7, sp, #16
 8001a62:	4603      	mov	r3, r0
 8001a64:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&res,1,10);
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	230a      	movs	r3, #10
 8001a70:	9302      	str	r3, [sp, #8]
 8001a72:	2301      	movs	r3, #1
 8001a74:	9301      	str	r3, [sp, #4]
 8001a76:	f107 030f 	add.w	r3, r7, #15
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	211c      	movs	r1, #28
 8001a80:	4803      	ldr	r0, [pc, #12]	@ (8001a90 <ist8310_IIC_read_single_reg+0x34>)
 8001a82:	f004 fe17 	bl	80066b4 <HAL_I2C_Mem_Read>
    return res;
 8001a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	200006e0 	.word	0x200006e0

08001a94 <ist8310_IIC_write_single_reg>:
  * @param[in]      register address
  * @param[in]      write value
  * @retval         value of the register
  */
void ist8310_IIC_write_single_reg(uint8_t reg, uint8_t data)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af04      	add	r7, sp, #16
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	460a      	mov	r2, r1
 8001a9e:	71fb      	strb	r3, [r7, #7]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&data,1,10);
 8001aa4:	79fb      	ldrb	r3, [r7, #7]
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	230a      	movs	r3, #10
 8001aaa:	9302      	str	r3, [sp, #8]
 8001aac:	2301      	movs	r3, #1
 8001aae:	9301      	str	r3, [sp, #4]
 8001ab0:	1dbb      	adds	r3, r7, #6
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	211c      	movs	r1, #28
 8001ab8:	4803      	ldr	r0, [pc, #12]	@ (8001ac8 <ist8310_IIC_write_single_reg+0x34>)
 8001aba:	f004 fd01 	bl	80064c0 <HAL_I2C_Mem_Write>
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200006e0 	.word	0x200006e0

08001acc <ist8310_IIC_read_muli_reg>:
  * @param[out]     read buffer
  * @param[in]      Size Amount of data to be read
  * @retval         none
  */
void ist8310_IIC_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af04      	add	r7, sp, #16
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	6039      	str	r1, [r7, #0]
 8001ad6:	71fb      	strb	r3, [r7, #7]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Read(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,buf,len,10);
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	79bb      	ldrb	r3, [r7, #6]
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	210a      	movs	r1, #10
 8001ae6:	9102      	str	r1, [sp, #8]
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	2301      	movs	r3, #1
 8001af0:	211c      	movs	r1, #28
 8001af2:	4803      	ldr	r0, [pc, #12]	@ (8001b00 <ist8310_IIC_read_muli_reg+0x34>)
 8001af4:	f004 fdde 	bl	80066b4 <HAL_I2C_Mem_Read>
}
 8001af8:	bf00      	nop
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	200006e0 	.word	0x200006e0

08001b04 <ist8310_delay_ms>:
  * @brief          delay x millisecond
  * @param[in]      ms: ms millisecond
  * @retval         none
  */
void ist8310_delay_ms(uint16_t ms)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	80fb      	strh	r3, [r7, #6]
    HAL_Delay(ms);
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f002 fe23 	bl	800475c <HAL_Delay>
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <ist8310_delay_us>:
  * @brief          delay x microsecond
  * @param[in]      us: us microsecond
  * @retval         none
  */
void ist8310_delay_us(uint16_t us)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b089      	sub	sp, #36	@ 0x24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	80fb      	strh	r3, [r7, #6]
    uint32_t ticks = 0;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
    uint32_t told = 0, tnow = 0, tcnt = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61fb      	str	r3, [r7, #28]
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	2300      	movs	r3, #0
 8001b38:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8001b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba8 <ist8310_delay_us+0x88>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	60fb      	str	r3, [r7, #12]
    ticks = us * 72;
 8001b44:	88fa      	ldrh	r2, [r7, #6]
 8001b46:	4613      	mov	r3, r2
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	4413      	add	r3, r2
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8001b50:	4b15      	ldr	r3, [pc, #84]	@ (8001ba8 <ist8310_delay_us+0x88>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8001b56:	4b14      	ldr	r3, [pc, #80]	@ (8001ba8 <ist8310_delay_us+0x88>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d0f8      	beq.n	8001b56 <ist8310_delay_us+0x36>
        {
            if (tnow < told)
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d206      	bcs.n	8001b7a <ist8310_delay_us+0x5a>
            {
                tcnt += told - tnow;
 8001b6c:	69fa      	ldr	r2, [r7, #28]
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4413      	add	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
 8001b78:	e007      	b.n	8001b8a <ist8310_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad2      	subs	r2, r2, r3
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	4413      	add	r3, r2
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4413      	add	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d200      	bcs.n	8001b98 <ist8310_delay_us+0x78>
        tnow = SysTick->VAL;
 8001b96:	e7de      	b.n	8001b56 <ist8310_delay_us+0x36>
            {
                break;
 8001b98:	bf00      	nop
            }
        }
    }
}
 8001b9a:	bf00      	nop
 8001b9c:	3724      	adds	r7, #36	@ 0x24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e000e010 	.word	0xe000e010

08001bac <ist8310_RST_H>:
  * @brief          set the RSTN PIN to 1
  * @param[in]      none
  * @retval         none
  */
void ist8310_RST_H(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	2140      	movs	r1, #64	@ 0x40
 8001bb4:	4802      	ldr	r0, [pc, #8]	@ (8001bc0 <ist8310_RST_H+0x14>)
 8001bb6:	f004 fb0d 	bl	80061d4 <HAL_GPIO_WritePin>
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40021800 	.word	0x40021800

08001bc4 <ist8310_RST_L>:
  * @brief          set the RSTN PIN to 0
  * @param[in]      none
  * @retval         none
  */
extern void ist8310_RST_L(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2140      	movs	r1, #64	@ 0x40
 8001bcc:	4802      	ldr	r0, [pc, #8]	@ (8001bd8 <ist8310_RST_L+0x14>)
 8001bce:	f004 fb01 	bl	80061d4 <HAL_GPIO_WritePin>
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40021800 	.word	0x40021800

08001bdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001be0:	f002 fd4a 	bl	8004678 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001be4:	f000 f876 	bl	8001cd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001be8:	f000 fd1e 	bl	8002628 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bec:	f000 fca6 	bl	800253c <MX_DMA_Init>
  MX_CAN1_Init();
 8001bf0:	f000 f8dc 	bl	8001dac <MX_CAN1_Init>
  MX_CAN2_Init();
 8001bf4:	f000 f910 	bl	8001e18 <MX_CAN2_Init>
  MX_SPI1_Init();
 8001bf8:	f000 f972 	bl	8001ee0 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001bfc:	f000 fa4e 	bl	800209c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001c00:	f000 fc1c 	bl	800243c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001c04:	f000 fc70 	bl	80024e8 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8001c08:	f000 f9a0 	bl	8001f4c <MX_TIM1_Init>
  MX_TIM8_Init();
 8001c0c:	f000 fb2c 	bl	8002268 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8001c10:	f000 fc3e 	bl	8002490 <MX_USART3_UART_Init>
  MX_TIM10_Init();
 8001c14:	f000 fbc4 	bl	80023a0 <MX_TIM10_Init>
  MX_I2C3_Init();
 8001c18:	f000 f934 	bl	8001e84 <MX_I2C3_Init>
  MX_TIM5_Init();
 8001c1c:	f000 fab4 	bl	8002188 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  can_filter_init();
 8001c20:	f7ff fd04 	bl	800162c <can_filter_init>
  remote_control_init();
 8001c24:	f001 fbe6 	bl	80033f4 <remote_control_init>
  usart_Init();
 8001c28:	f7ff fa84 	bl	8001134 <usart_Init>
  local_rc_ctrl = get_remote_control_point();
 8001c2c:	f001 fbf0 	bl	8003410 <get_remote_control_point>
 8001c30:	4603      	mov	r3, r0
 8001c32:	4a17      	ldr	r2, [pc, #92]	@ (8001c90 <main+0xb4>)
 8001c34:	6013      	str	r3, [r2, #0]

  //__HAL_UART_ENABLE_IT(&huart1,UART_IT_IDLE);
  /* USER CODE END 2 */
  PWMInit(&htim1, &htim4, &htim5, &htim8);
 8001c36:	4b17      	ldr	r3, [pc, #92]	@ (8001c94 <main+0xb8>)
 8001c38:	4a17      	ldr	r2, [pc, #92]	@ (8001c98 <main+0xbc>)
 8001c3a:	4918      	ldr	r1, [pc, #96]	@ (8001c9c <main+0xc0>)
 8001c3c:	4818      	ldr	r0, [pc, #96]	@ (8001ca0 <main+0xc4>)
 8001c3e:	f001 f947 	bl	8002ed0 <PWMInit>
  /* Init scheduler */
  osKernelInitialize();
 8001c42:	f008 fb4b 	bl	800a2dc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(TaskMain, NULL, &defaultTask_attributes);
 8001c46:	4a17      	ldr	r2, [pc, #92]	@ (8001ca4 <main+0xc8>)
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4817      	ldr	r0, [pc, #92]	@ (8001ca8 <main+0xcc>)
 8001c4c:	f008 fb90 	bl	800a370 <osThreadNew>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4a16      	ldr	r2, [pc, #88]	@ (8001cac <main+0xd0>)
 8001c54:	6013      	str	r3, [r2, #0]

  /* creation of chassisTask */
  chassisTaskHandle = osThreadNew(TaskChassis, NULL, &chassisTask_attributes);
 8001c56:	4a16      	ldr	r2, [pc, #88]	@ (8001cb0 <main+0xd4>)
 8001c58:	2100      	movs	r1, #0
 8001c5a:	4816      	ldr	r0, [pc, #88]	@ (8001cb4 <main+0xd8>)
 8001c5c:	f008 fb88 	bl	800a370 <osThreadNew>
 8001c60:	4603      	mov	r3, r0
 8001c62:	4a15      	ldr	r2, [pc, #84]	@ (8001cb8 <main+0xdc>)
 8001c64:	6013      	str	r3, [r2, #0]

  /* creation of IMUtempPIDtask */
  IMUtempPIDtaskHandle = osThreadNew(imu_temp_control_task, NULL, &IMUtempPIDtask_attributes);
 8001c66:	4a15      	ldr	r2, [pc, #84]	@ (8001cbc <main+0xe0>)
 8001c68:	2100      	movs	r1, #0
 8001c6a:	4815      	ldr	r0, [pc, #84]	@ (8001cc0 <main+0xe4>)
 8001c6c:	f008 fb80 	bl	800a370 <osThreadNew>
 8001c70:	4603      	mov	r3, r0
 8001c72:	4a14      	ldr	r2, [pc, #80]	@ (8001cc4 <main+0xe8>)
 8001c74:	6013      	str	r3, [r2, #0]

  /* creation of turretTask */
  turretTaskHandle = osThreadNew(TaskTurret, NULL, &turretTask_attributes);
 8001c76:	4a14      	ldr	r2, [pc, #80]	@ (8001cc8 <main+0xec>)
 8001c78:	2100      	movs	r1, #0
 8001c7a:	4814      	ldr	r0, [pc, #80]	@ (8001ccc <main+0xf0>)
 8001c7c:	f008 fb78 	bl	800a370 <osThreadNew>
 8001c80:	4603      	mov	r3, r0
 8001c82:	4a13      	ldr	r2, [pc, #76]	@ (8001cd0 <main+0xf4>)
 8001c84:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001c86:	f008 fb4d 	bl	800a324 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c8a:	bf00      	nop
 8001c8c:	e7fd      	b.n	8001c8a <main+0xae>
 8001c8e:	bf00      	nop
 8001c90:	20000d9c 	.word	0x20000d9c
 8001c94:	20000864 	.word	0x20000864
 8001c98:	2000081c 	.word	0x2000081c
 8001c9c:	200007d4 	.word	0x200007d4
 8001ca0:	2000078c 	.word	0x2000078c
 8001ca4:	0800dcac 	.word	0x0800dcac
 8001ca8:	0800281d 	.word	0x0800281d
 8001cac:	20000d8c 	.word	0x20000d8c
 8001cb0:	0800dcd0 	.word	0x0800dcd0
 8001cb4:	08002881 	.word	0x08002881
 8001cb8:	20000d90 	.word	0x20000d90
 8001cbc:	0800dcf4 	.word	0x0800dcf4
 8001cc0:	08001779 	.word	0x08001779
 8001cc4:	20000d94 	.word	0x20000d94
 8001cc8:	0800dd18 	.word	0x0800dd18
 8001ccc:	08002b75 	.word	0x08002b75
 8001cd0:	20000d98 	.word	0x20000d98

08001cd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b094      	sub	sp, #80	@ 0x50
 8001cd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cda:	f107 0320 	add.w	r3, r7, #32
 8001cde:	2230      	movs	r2, #48	@ 0x30
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f00b faa8 	bl	800d238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ce8:	f107 030c 	add.w	r3, r7, #12
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
 8001cfc:	4b29      	ldr	r3, [pc, #164]	@ (8001da4 <SystemClock_Config+0xd0>)
 8001cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d00:	4a28      	ldr	r2, [pc, #160]	@ (8001da4 <SystemClock_Config+0xd0>)
 8001d02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d08:	4b26      	ldr	r3, [pc, #152]	@ (8001da4 <SystemClock_Config+0xd0>)
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d14:	2300      	movs	r3, #0
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	4b23      	ldr	r3, [pc, #140]	@ (8001da8 <SystemClock_Config+0xd4>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a22      	ldr	r2, [pc, #136]	@ (8001da8 <SystemClock_Config+0xd4>)
 8001d1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d22:	6013      	str	r3, [r2, #0]
 8001d24:	4b20      	ldr	r3, [pc, #128]	@ (8001da8 <SystemClock_Config+0xd4>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d2c:	607b      	str	r3, [r7, #4]
 8001d2e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d30:	2301      	movs	r3, #1
 8001d32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d3e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001d44:	2306      	movs	r3, #6
 8001d46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d48:	23a8      	movs	r3, #168	@ 0xa8
 8001d4a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d50:	2304      	movs	r3, #4
 8001d52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d54:	f107 0320 	add.w	r3, r7, #32
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f005 fa91 	bl	8007280 <HAL_RCC_OscConfig>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d64:	f000 ff0e 	bl	8002b84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d68:	230f      	movs	r3, #15
 8001d6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d74:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d80:	f107 030c 	add.w	r3, r7, #12
 8001d84:	2105      	movs	r1, #5
 8001d86:	4618      	mov	r0, r3
 8001d88:	f005 fcf2 	bl	8007770 <HAL_RCC_ClockConfig>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001d92:	f000 fef7 	bl	8002b84 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001d96:	f005 fdd1 	bl	800793c <HAL_RCC_EnableCSS>
}
 8001d9a:	bf00      	nop
 8001d9c:	3750      	adds	r7, #80	@ 0x50
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40007000 	.word	0x40007000

08001dac <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001db0:	4b17      	ldr	r3, [pc, #92]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001db2:	4a18      	ldr	r2, [pc, #96]	@ (8001e14 <MX_CAN1_Init+0x68>)
 8001db4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001db6:	4b16      	ldr	r3, [pc, #88]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001db8:	2203      	movs	r2, #3
 8001dba:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001dbc:	4b14      	ldr	r3, [pc, #80]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001dc2:	4b13      	ldr	r3, [pc, #76]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8001dc8:	4b11      	ldr	r3, [pc, #68]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001dca:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8001dce:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001dd2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001dd6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001dd8:	4b0d      	ldr	r3, [pc, #52]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001dde:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001de4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001dea:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001df0:	4b07      	ldr	r3, [pc, #28]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001df6:	4b06      	ldr	r3, [pc, #24]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001dfc:	4804      	ldr	r0, [pc, #16]	@ (8001e10 <MX_CAN1_Init+0x64>)
 8001dfe:	f002 fcd1 	bl	80047a4 <HAL_CAN_Init>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001e08:	f000 febc 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001e0c:	bf00      	nop
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20000690 	.word	0x20000690
 8001e14:	40006400 	.word	0x40006400

08001e18 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001e1c:	4b17      	ldr	r3, [pc, #92]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e1e:	4a18      	ldr	r2, [pc, #96]	@ (8001e80 <MX_CAN2_Init+0x68>)
 8001e20:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8001e22:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e24:	2203      	movs	r2, #3
 8001e26:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001e28:	4b14      	ldr	r3, [pc, #80]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001e2e:	4b13      	ldr	r3, [pc, #76]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 8001e34:	4b11      	ldr	r3, [pc, #68]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e36:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8001e3a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e3e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001e42:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001e44:	4b0d      	ldr	r3, [pc, #52]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001e50:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001e56:	4b09      	ldr	r3, [pc, #36]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001e5c:	4b07      	ldr	r3, [pc, #28]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001e62:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001e68:	4804      	ldr	r0, [pc, #16]	@ (8001e7c <MX_CAN2_Init+0x64>)
 8001e6a:	f002 fc9b 	bl	80047a4 <HAL_CAN_Init>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8001e74:	f000 fe86 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	200006b8 	.word	0x200006b8
 8001e80:	40006800 	.word	0x40006800

08001e84 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001e88:	4b12      	ldr	r3, [pc, #72]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001e8a:	4a13      	ldr	r2, [pc, #76]	@ (8001ed8 <MX_I2C3_Init+0x54>)
 8001e8c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8001e8e:	4b11      	ldr	r3, [pc, #68]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001e90:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <MX_I2C3_Init+0x58>)
 8001e92:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e94:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001ea2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ea6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001eae:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001eb4:	4b07      	ldr	r3, [pc, #28]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001eba:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001ec0:	4804      	ldr	r0, [pc, #16]	@ (8001ed4 <MX_I2C3_Init+0x50>)
 8001ec2:	f004 f9b9 	bl	8006238 <HAL_I2C_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001ecc:	f000 fe5a 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	200006e0 	.word	0x200006e0
 8001ed8:	40005c00 	.word	0x40005c00
 8001edc:	00061a80 	.word	0x00061a80

08001ee0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ee4:	4b17      	ldr	r3, [pc, #92]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001ee6:	4a18      	ldr	r2, [pc, #96]	@ (8001f48 <MX_SPI1_Init+0x68>)
 8001ee8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001eea:	4b16      	ldr	r3, [pc, #88]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001eec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ef0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ef2:	4b14      	ldr	r3, [pc, #80]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ef8:	4b12      	ldr	r3, [pc, #72]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001efe:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f00:	2202      	movs	r2, #2
 8001f02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001f04:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001f12:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f14:	2238      	movs	r2, #56	@ 0x38
 8001f16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f18:	4b0a      	ldr	r3, [pc, #40]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f1e:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f24:	4b07      	ldr	r3, [pc, #28]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f2c:	220a      	movs	r2, #10
 8001f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f30:	4804      	ldr	r0, [pc, #16]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f32:	f005 fe24 	bl	8007b7e <HAL_SPI_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f3c:	f000 fe22 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000734 	.word	0x20000734
 8001f48:	40013000 	.word	0x40013000

08001f4c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b092      	sub	sp, #72	@ 0x48
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f52:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
 8001f6c:	615a      	str	r2, [r3, #20]
 8001f6e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f70:	1d3b      	adds	r3, r7, #4
 8001f72:	2220      	movs	r2, #32
 8001f74:	2100      	movs	r1, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f00b f95e 	bl	800d238 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f7c:	4b45      	ldr	r3, [pc, #276]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001f7e:	4a46      	ldr	r2, [pc, #280]	@ (8002098 <MX_TIM1_Init+0x14c>)
 8001f80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 335;
 8001f82:	4b44      	ldr	r3, [pc, #272]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001f84:	f240 124f 	movw	r2, #335	@ 0x14f
 8001f88:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f8a:	4b42      	ldr	r3, [pc, #264]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001f90:	4b40      	ldr	r3, [pc, #256]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001f92:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f96:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f98:	4b3e      	ldr	r3, [pc, #248]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa4:	4b3b      	ldr	r3, [pc, #236]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001faa:	483a      	ldr	r0, [pc, #232]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001fac:	f006 f9b4 	bl	8008318 <HAL_TIM_PWM_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001fb6:	f000 fde5 	bl	8002b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fc2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4832      	ldr	r0, [pc, #200]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001fca:	f006 fe75 	bl	8008cb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8001fd4:	f000 fdd6 	bl	8002b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fd8:	2360      	movs	r3, #96	@ 0x60
 8001fda:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fec:	2300      	movs	r3, #0
 8001fee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ff4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4825      	ldr	r0, [pc, #148]	@ (8002094 <MX_TIM1_Init+0x148>)
 8001ffe:	f006 f9db 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8002008:	f000 fdbc 	bl	8002b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800200c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002010:	2204      	movs	r2, #4
 8002012:	4619      	mov	r1, r3
 8002014:	481f      	ldr	r0, [pc, #124]	@ (8002094 <MX_TIM1_Init+0x148>)
 8002016:	f006 f9cf 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 8002020:	f000 fdb0 	bl	8002b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002024:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002028:	2208      	movs	r2, #8
 800202a:	4619      	mov	r1, r3
 800202c:	4819      	ldr	r0, [pc, #100]	@ (8002094 <MX_TIM1_Init+0x148>)
 800202e:	f006 f9c3 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8002038:	f000 fda4 	bl	8002b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800203c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002040:	220c      	movs	r2, #12
 8002042:	4619      	mov	r1, r3
 8002044:	4813      	ldr	r0, [pc, #76]	@ (8002094 <MX_TIM1_Init+0x148>)
 8002046:	f006 f9b7 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8002050:	f000 fd98 	bl	8002b84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002054:	2300      	movs	r3, #0
 8002056:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002058:	2300      	movs	r3, #0
 800205a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800205c:	2300      	movs	r3, #0
 800205e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002064:	2300      	movs	r3, #0
 8002066:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002068:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800206c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800206e:	2300      	movs	r3, #0
 8002070:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002072:	1d3b      	adds	r3, r7, #4
 8002074:	4619      	mov	r1, r3
 8002076:	4807      	ldr	r0, [pc, #28]	@ (8002094 <MX_TIM1_Init+0x148>)
 8002078:	f006 fe9a 	bl	8008db0 <HAL_TIMEx_ConfigBreakDeadTime>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 8002082:	f000 fd7f 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002086:	4803      	ldr	r0, [pc, #12]	@ (8002094 <MX_TIM1_Init+0x148>)
 8002088:	f001 feca 	bl	8003e20 <HAL_TIM_MspPostInit>

}
 800208c:	bf00      	nop
 800208e:	3748      	adds	r7, #72	@ 0x48
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	2000078c 	.word	0x2000078c
 8002098:	40010000 	.word	0x40010000

0800209c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08e      	sub	sp, #56	@ 0x38
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	605a      	str	r2, [r3, #4]
 80020ac:	609a      	str	r2, [r3, #8]
 80020ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b0:	f107 0320 	add.w	r3, r7, #32
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]
 80020b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020ba:	1d3b      	adds	r3, r7, #4
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
 80020c8:	615a      	str	r2, [r3, #20]
 80020ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002180 <MX_TIM4_Init+0xe4>)
 80020ce:	4a2d      	ldr	r2, [pc, #180]	@ (8002184 <MX_TIM4_Init+0xe8>)
 80020d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80020d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002180 <MX_TIM4_Init+0xe4>)
 80020d4:	2253      	movs	r2, #83	@ 0x53
 80020d6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020d8:	4b29      	ldr	r3, [pc, #164]	@ (8002180 <MX_TIM4_Init+0xe4>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 249;
 80020de:	4b28      	ldr	r3, [pc, #160]	@ (8002180 <MX_TIM4_Init+0xe4>)
 80020e0:	22f9      	movs	r2, #249	@ 0xf9
 80020e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020e4:	4b26      	ldr	r3, [pc, #152]	@ (8002180 <MX_TIM4_Init+0xe4>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020ea:	4b25      	ldr	r3, [pc, #148]	@ (8002180 <MX_TIM4_Init+0xe4>)
 80020ec:	2280      	movs	r2, #128	@ 0x80
 80020ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80020f0:	4823      	ldr	r0, [pc, #140]	@ (8002180 <MX_TIM4_Init+0xe4>)
 80020f2:	f006 f859 	bl	80081a8 <HAL_TIM_Base_Init>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80020fc:	f000 fd42 	bl	8002b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002100:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002104:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002106:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800210a:	4619      	mov	r1, r3
 800210c:	481c      	ldr	r0, [pc, #112]	@ (8002180 <MX_TIM4_Init+0xe4>)
 800210e:	f006 fa15 	bl	800853c <HAL_TIM_ConfigClockSource>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8002118:	f000 fd34 	bl	8002b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800211c:	4818      	ldr	r0, [pc, #96]	@ (8002180 <MX_TIM4_Init+0xe4>)
 800211e:	f006 f8fb 	bl	8008318 <HAL_TIM_PWM_Init>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8002128:	f000 fd2c 	bl	8002b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800212c:	2300      	movs	r3, #0
 800212e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002130:	2300      	movs	r3, #0
 8002132:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002134:	f107 0320 	add.w	r3, r7, #32
 8002138:	4619      	mov	r1, r3
 800213a:	4811      	ldr	r0, [pc, #68]	@ (8002180 <MX_TIM4_Init+0xe4>)
 800213c:	f006 fdbc 	bl	8008cb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8002146:	f000 fd1d 	bl	8002b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800214a:	2360      	movs	r3, #96	@ 0x60
 800214c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10499;
 800214e:	f642 1303 	movw	r3, #10499	@ 0x2903
 8002152:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	2208      	movs	r2, #8
 8002160:	4619      	mov	r1, r3
 8002162:	4807      	ldr	r0, [pc, #28]	@ (8002180 <MX_TIM4_Init+0xe4>)
 8002164:	f006 f928 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800216e:	f000 fd09 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002172:	4803      	ldr	r0, [pc, #12]	@ (8002180 <MX_TIM4_Init+0xe4>)
 8002174:	f001 fe54 	bl	8003e20 <HAL_TIM_MspPostInit>

}
 8002178:	bf00      	nop
 800217a:	3738      	adds	r7, #56	@ 0x38
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	200007d4 	.word	0x200007d4
 8002184:	40000800 	.word	0x40000800

08002188 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	@ 0x28
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800218e:	f107 0320 	add.w	r3, r7, #32
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]
 80021a0:	609a      	str	r2, [r3, #8]
 80021a2:	60da      	str	r2, [r3, #12]
 80021a4:	611a      	str	r2, [r3, #16]
 80021a6:	615a      	str	r2, [r3, #20]
 80021a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80021aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002260 <MX_TIM5_Init+0xd8>)
 80021ac:	4a2d      	ldr	r2, [pc, #180]	@ (8002264 <MX_TIM5_Init+0xdc>)
 80021ae:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 80021b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002260 <MX_TIM5_Init+0xd8>)
 80021b2:	2253      	movs	r2, #83	@ 0x53
 80021b4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002260 <MX_TIM5_Init+0xd8>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1999;
 80021bc:	4b28      	ldr	r3, [pc, #160]	@ (8002260 <MX_TIM5_Init+0xd8>)
 80021be:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80021c2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021c4:	4b26      	ldr	r3, [pc, #152]	@ (8002260 <MX_TIM5_Init+0xd8>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ca:	4b25      	ldr	r3, [pc, #148]	@ (8002260 <MX_TIM5_Init+0xd8>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80021d0:	4823      	ldr	r0, [pc, #140]	@ (8002260 <MX_TIM5_Init+0xd8>)
 80021d2:	f006 f8a1 	bl	8008318 <HAL_TIM_PWM_Init>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80021dc:	f000 fcd2 	bl	8002b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021e0:	2300      	movs	r3, #0
 80021e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021e4:	2300      	movs	r3, #0
 80021e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80021e8:	f107 0320 	add.w	r3, r7, #32
 80021ec:	4619      	mov	r1, r3
 80021ee:	481c      	ldr	r0, [pc, #112]	@ (8002260 <MX_TIM5_Init+0xd8>)
 80021f0:	f006 fd62 	bl	8008cb8 <HAL_TIMEx_MasterConfigSynchronization>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80021fa:	f000 fcc3 	bl	8002b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021fe:	2360      	movs	r3, #96	@ 0x60
 8002200:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002202:	2300      	movs	r3, #0
 8002204:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800220e:	1d3b      	adds	r3, r7, #4
 8002210:	2200      	movs	r2, #0
 8002212:	4619      	mov	r1, r3
 8002214:	4812      	ldr	r0, [pc, #72]	@ (8002260 <MX_TIM5_Init+0xd8>)
 8002216:	f006 f8cf 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002220:	f000 fcb0 	bl	8002b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002224:	1d3b      	adds	r3, r7, #4
 8002226:	2204      	movs	r2, #4
 8002228:	4619      	mov	r1, r3
 800222a:	480d      	ldr	r0, [pc, #52]	@ (8002260 <MX_TIM5_Init+0xd8>)
 800222c:	f006 f8c4 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8002236:	f000 fca5 	bl	8002b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800223a:	1d3b      	adds	r3, r7, #4
 800223c:	2208      	movs	r2, #8
 800223e:	4619      	mov	r1, r3
 8002240:	4807      	ldr	r0, [pc, #28]	@ (8002260 <MX_TIM5_Init+0xd8>)
 8002242:	f006 f8b9 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <MX_TIM5_Init+0xc8>
  {
    Error_Handler();
 800224c:	f000 fc9a 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002250:	4803      	ldr	r0, [pc, #12]	@ (8002260 <MX_TIM5_Init+0xd8>)
 8002252:	f001 fde5 	bl	8003e20 <HAL_TIM_MspPostInit>

}
 8002256:	bf00      	nop
 8002258:	3728      	adds	r7, #40	@ 0x28
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	2000081c 	.word	0x2000081c
 8002264:	40000c00 	.word	0x40000c00

08002268 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b092      	sub	sp, #72	@ 0x48
 800226c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800226e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
 8002276:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002278:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	611a      	str	r2, [r3, #16]
 8002288:	615a      	str	r2, [r3, #20]
 800228a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800228c:	1d3b      	adds	r3, r7, #4
 800228e:	2220      	movs	r2, #32
 8002290:	2100      	movs	r1, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f00a ffd0 	bl	800d238 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002298:	4b3f      	ldr	r3, [pc, #252]	@ (8002398 <MX_TIM8_Init+0x130>)
 800229a:	4a40      	ldr	r2, [pc, #256]	@ (800239c <MX_TIM8_Init+0x134>)
 800229c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 800229e:	4b3e      	ldr	r3, [pc, #248]	@ (8002398 <MX_TIM8_Init+0x130>)
 80022a0:	2253      	movs	r2, #83	@ 0x53
 80022a2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022a4:	4b3c      	ldr	r3, [pc, #240]	@ (8002398 <MX_TIM8_Init+0x130>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 80022aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002398 <MX_TIM8_Init+0x130>)
 80022ac:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80022b0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022b2:	4b39      	ldr	r3, [pc, #228]	@ (8002398 <MX_TIM8_Init+0x130>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80022b8:	4b37      	ldr	r3, [pc, #220]	@ (8002398 <MX_TIM8_Init+0x130>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022be:	4b36      	ldr	r3, [pc, #216]	@ (8002398 <MX_TIM8_Init+0x130>)
 80022c0:	2280      	movs	r2, #128	@ 0x80
 80022c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80022c4:	4834      	ldr	r0, [pc, #208]	@ (8002398 <MX_TIM8_Init+0x130>)
 80022c6:	f006 f827 	bl	8008318 <HAL_TIM_PWM_Init>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80022d0:	f000 fc58 	bl	8002b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022d4:	2300      	movs	r3, #0
 80022d6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022d8:	2300      	movs	r3, #0
 80022da:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80022dc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80022e0:	4619      	mov	r1, r3
 80022e2:	482d      	ldr	r0, [pc, #180]	@ (8002398 <MX_TIM8_Init+0x130>)
 80022e4:	f006 fce8 	bl	8008cb8 <HAL_TIMEx_MasterConfigSynchronization>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80022ee:	f000 fc49 	bl	8002b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022f2:	2360      	movs	r3, #96	@ 0x60
 80022f4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80022f6:	2300      	movs	r3, #0
 80022f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022fa:	2300      	movs	r3, #0
 80022fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80022fe:	2300      	movs	r3, #0
 8002300:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002302:	2300      	movs	r3, #0
 8002304:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002306:	2300      	movs	r3, #0
 8002308:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800230a:	2300      	movs	r3, #0
 800230c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800230e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002312:	2200      	movs	r2, #0
 8002314:	4619      	mov	r1, r3
 8002316:	4820      	ldr	r0, [pc, #128]	@ (8002398 <MX_TIM8_Init+0x130>)
 8002318:	f006 f84e 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8002322:	f000 fc2f 	bl	8002b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800232a:	2204      	movs	r2, #4
 800232c:	4619      	mov	r1, r3
 800232e:	481a      	ldr	r0, [pc, #104]	@ (8002398 <MX_TIM8_Init+0x130>)
 8002330:	f006 f842 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800233a:	f000 fc23 	bl	8002b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800233e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002342:	2208      	movs	r2, #8
 8002344:	4619      	mov	r1, r3
 8002346:	4814      	ldr	r0, [pc, #80]	@ (8002398 <MX_TIM8_Init+0x130>)
 8002348:	f006 f836 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8002352:	f000 fc17 	bl	8002b84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002356:	2300      	movs	r3, #0
 8002358:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800235a:	2300      	movs	r3, #0
 800235c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002366:	2300      	movs	r3, #0
 8002368:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800236a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800236e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002370:	2300      	movs	r3, #0
 8002372:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002374:	1d3b      	adds	r3, r7, #4
 8002376:	4619      	mov	r1, r3
 8002378:	4807      	ldr	r0, [pc, #28]	@ (8002398 <MX_TIM8_Init+0x130>)
 800237a:	f006 fd19 	bl	8008db0 <HAL_TIMEx_ConfigBreakDeadTime>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 8002384:	f000 fbfe 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002388:	4803      	ldr	r0, [pc, #12]	@ (8002398 <MX_TIM8_Init+0x130>)
 800238a:	f001 fd49 	bl	8003e20 <HAL_TIM_MspPostInit>

}
 800238e:	bf00      	nop
 8002390:	3748      	adds	r7, #72	@ 0x48
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20000864 	.word	0x20000864
 800239c:	40010400 	.word	0x40010400

080023a0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b088      	sub	sp, #32
 80023a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80023a6:	1d3b      	adds	r3, r7, #4
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	605a      	str	r2, [r3, #4]
 80023ae:	609a      	str	r2, [r3, #8]
 80023b0:	60da      	str	r2, [r3, #12]
 80023b2:	611a      	str	r2, [r3, #16]
 80023b4:	615a      	str	r2, [r3, #20]
 80023b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80023b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002434 <MX_TIM10_Init+0x94>)
 80023ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002438 <MX_TIM10_Init+0x98>)
 80023bc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80023be:	4b1d      	ldr	r3, [pc, #116]	@ (8002434 <MX_TIM10_Init+0x94>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002434 <MX_TIM10_Init+0x94>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4999;
 80023ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002434 <MX_TIM10_Init+0x94>)
 80023cc:	f241 3287 	movw	r2, #4999	@ 0x1387
 80023d0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023d2:	4b18      	ldr	r3, [pc, #96]	@ (8002434 <MX_TIM10_Init+0x94>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d8:	4b16      	ldr	r3, [pc, #88]	@ (8002434 <MX_TIM10_Init+0x94>)
 80023da:	2200      	movs	r2, #0
 80023dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80023de:	4815      	ldr	r0, [pc, #84]	@ (8002434 <MX_TIM10_Init+0x94>)
 80023e0:	f005 fee2 	bl	80081a8 <HAL_TIM_Base_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80023ea:	f000 fbcb 	bl	8002b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80023ee:	4811      	ldr	r0, [pc, #68]	@ (8002434 <MX_TIM10_Init+0x94>)
 80023f0:	f005 ff92 	bl	8008318 <HAL_TIM_PWM_Init>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80023fa:	f000 fbc3 	bl	8002b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023fe:	2360      	movs	r3, #96	@ 0x60
 8002400:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002402:	2300      	movs	r3, #0
 8002404:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002406:	2300      	movs	r3, #0
 8002408:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800240e:	1d3b      	adds	r3, r7, #4
 8002410:	2200      	movs	r2, #0
 8002412:	4619      	mov	r1, r3
 8002414:	4807      	ldr	r0, [pc, #28]	@ (8002434 <MX_TIM10_Init+0x94>)
 8002416:	f005 ffcf 	bl	80083b8 <HAL_TIM_PWM_ConfigChannel>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8002420:	f000 fbb0 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8002424:	4803      	ldr	r0, [pc, #12]	@ (8002434 <MX_TIM10_Init+0x94>)
 8002426:	f001 fcfb 	bl	8003e20 <HAL_TIM_MspPostInit>

}
 800242a:	bf00      	nop
 800242c:	3720      	adds	r7, #32
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	200008ac 	.word	0x200008ac
 8002438:	40014400 	.word	0x40014400

0800243c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002440:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002442:	4a12      	ldr	r2, [pc, #72]	@ (800248c <MX_USART1_UART_Init+0x50>)
 8002444:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002446:	4b10      	ldr	r3, [pc, #64]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002448:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800244c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800244e:	4b0e      	ldr	r3, [pc, #56]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002450:	2200      	movs	r2, #0
 8002452:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002454:	4b0c      	ldr	r3, [pc, #48]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002456:	2200      	movs	r2, #0
 8002458:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800245a:	4b0b      	ldr	r3, [pc, #44]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 800245c:	2200      	movs	r2, #0
 800245e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002460:	4b09      	ldr	r3, [pc, #36]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002462:	220c      	movs	r2, #12
 8002464:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002466:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002468:	2200      	movs	r2, #0
 800246a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800246c:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 800246e:	2200      	movs	r2, #0
 8002470:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002472:	4805      	ldr	r0, [pc, #20]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002474:	f006 fcee 	bl	8008e54 <HAL_UART_Init>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800247e:	f000 fb81 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000ad4 	.word	0x20000ad4
 800248c:	40011000 	.word	0x40011000

08002490 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002494:	4b11      	ldr	r3, [pc, #68]	@ (80024dc <MX_USART3_UART_Init+0x4c>)
 8002496:	4a12      	ldr	r2, [pc, #72]	@ (80024e0 <MX_USART3_UART_Init+0x50>)
 8002498:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 800249a:	4b10      	ldr	r3, [pc, #64]	@ (80024dc <MX_USART3_UART_Init+0x4c>)
 800249c:	4a11      	ldr	r2, [pc, #68]	@ (80024e4 <MX_USART3_UART_Init+0x54>)
 800249e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024a0:	4b0e      	ldr	r3, [pc, #56]	@ (80024dc <MX_USART3_UART_Init+0x4c>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024a6:	4b0d      	ldr	r3, [pc, #52]	@ (80024dc <MX_USART3_UART_Init+0x4c>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 80024ac:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <MX_USART3_UART_Init+0x4c>)
 80024ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024b4:	4b09      	ldr	r3, [pc, #36]	@ (80024dc <MX_USART3_UART_Init+0x4c>)
 80024b6:	220c      	movs	r2, #12
 80024b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024ba:	4b08      	ldr	r3, [pc, #32]	@ (80024dc <MX_USART3_UART_Init+0x4c>)
 80024bc:	2200      	movs	r2, #0
 80024be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024c0:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <MX_USART3_UART_Init+0x4c>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024c6:	4805      	ldr	r0, [pc, #20]	@ (80024dc <MX_USART3_UART_Init+0x4c>)
 80024c8:	f006 fcc4 	bl	8008e54 <HAL_UART_Init>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80024d2:	f000 fb57 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024d6:	bf00      	nop
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	20000b1c 	.word	0x20000b1c
 80024e0:	40004800 	.word	0x40004800
 80024e4:	000186a0 	.word	0x000186a0

080024e8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80024ec:	4b11      	ldr	r3, [pc, #68]	@ (8002534 <MX_USART6_UART_Init+0x4c>)
 80024ee:	4a12      	ldr	r2, [pc, #72]	@ (8002538 <MX_USART6_UART_Init+0x50>)
 80024f0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80024f2:	4b10      	ldr	r3, [pc, #64]	@ (8002534 <MX_USART6_UART_Init+0x4c>)
 80024f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024f8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80024fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002534 <MX_USART6_UART_Init+0x4c>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002500:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <MX_USART6_UART_Init+0x4c>)
 8002502:	2200      	movs	r2, #0
 8002504:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002506:	4b0b      	ldr	r3, [pc, #44]	@ (8002534 <MX_USART6_UART_Init+0x4c>)
 8002508:	2200      	movs	r2, #0
 800250a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800250c:	4b09      	ldr	r3, [pc, #36]	@ (8002534 <MX_USART6_UART_Init+0x4c>)
 800250e:	220c      	movs	r2, #12
 8002510:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002512:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <MX_USART6_UART_Init+0x4c>)
 8002514:	2200      	movs	r2, #0
 8002516:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002518:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <MX_USART6_UART_Init+0x4c>)
 800251a:	2200      	movs	r2, #0
 800251c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800251e:	4805      	ldr	r0, [pc, #20]	@ (8002534 <MX_USART6_UART_Init+0x4c>)
 8002520:	f006 fc98 	bl	8008e54 <HAL_UART_Init>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800252a:	f000 fb2b 	bl	8002b84 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000b64 	.word	0x20000b64
 8002538:	40011400 	.word	0x40011400

0800253c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002542:	2300      	movs	r3, #0
 8002544:	607b      	str	r3, [r7, #4]
 8002546:	4b37      	ldr	r3, [pc, #220]	@ (8002624 <MX_DMA_Init+0xe8>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	4a36      	ldr	r2, [pc, #216]	@ (8002624 <MX_DMA_Init+0xe8>)
 800254c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002550:	6313      	str	r3, [r2, #48]	@ 0x30
 8002552:	4b34      	ldr	r3, [pc, #208]	@ (8002624 <MX_DMA_Init+0xe8>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002556:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800255a:	607b      	str	r3, [r7, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	603b      	str	r3, [r7, #0]
 8002562:	4b30      	ldr	r3, [pc, #192]	@ (8002624 <MX_DMA_Init+0xe8>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	4a2f      	ldr	r2, [pc, #188]	@ (8002624 <MX_DMA_Init+0xe8>)
 8002568:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800256c:	6313      	str	r3, [r2, #48]	@ 0x30
 800256e:	4b2d      	ldr	r3, [pc, #180]	@ (8002624 <MX_DMA_Init+0xe8>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002576:	603b      	str	r3, [r7, #0]
 8002578:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800257a:	2200      	movs	r2, #0
 800257c:	2105      	movs	r1, #5
 800257e:	200c      	movs	r0, #12
 8002580:	f003 f853 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002584:	200c      	movs	r0, #12
 8002586:	f003 f86c 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800258a:	2200      	movs	r2, #0
 800258c:	2105      	movs	r1, #5
 800258e:	200d      	movs	r0, #13
 8002590:	f003 f84b 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002594:	200d      	movs	r0, #13
 8002596:	f003 f864 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 800259a:	2200      	movs	r2, #0
 800259c:	2105      	movs	r1, #5
 800259e:	200f      	movs	r0, #15
 80025a0:	f003 f843 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80025a4:	200f      	movs	r0, #15
 80025a6:	f003 f85c 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 80025aa:	2200      	movs	r2, #0
 80025ac:	2105      	movs	r1, #5
 80025ae:	202f      	movs	r0, #47	@ 0x2f
 80025b0:	f003 f83b 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80025b4:	202f      	movs	r0, #47	@ 0x2f
 80025b6:	f003 f854 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2105      	movs	r1, #5
 80025be:	2039      	movs	r0, #57	@ 0x39
 80025c0:	f003 f833 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80025c4:	2039      	movs	r0, #57	@ 0x39
 80025c6:	f003 f84c 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80025ca:	2200      	movs	r2, #0
 80025cc:	2105      	movs	r1, #5
 80025ce:	203a      	movs	r0, #58	@ 0x3a
 80025d0:	f003 f82b 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80025d4:	203a      	movs	r0, #58	@ 0x3a
 80025d6:	f003 f844 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80025da:	2200      	movs	r2, #0
 80025dc:	2105      	movs	r1, #5
 80025de:	203b      	movs	r0, #59	@ 0x3b
 80025e0:	f003 f823 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80025e4:	203b      	movs	r0, #59	@ 0x3b
 80025e6:	f003 f83c 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 80025ea:	2200      	movs	r2, #0
 80025ec:	2105      	movs	r1, #5
 80025ee:	2044      	movs	r0, #68	@ 0x44
 80025f0:	f003 f81b 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80025f4:	2044      	movs	r0, #68	@ 0x44
 80025f6:	f003 f834 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80025fa:	2200      	movs	r2, #0
 80025fc:	2105      	movs	r1, #5
 80025fe:	2045      	movs	r0, #69	@ 0x45
 8002600:	f003 f813 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002604:	2045      	movs	r0, #69	@ 0x45
 8002606:	f003 f82c 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800260a:	2200      	movs	r2, #0
 800260c:	2105      	movs	r1, #5
 800260e:	2046      	movs	r0, #70	@ 0x46
 8002610:	f003 f80b 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002614:	2046      	movs	r0, #70	@ 0x46
 8002616:	f003 f824 	bl	8005662 <HAL_NVIC_EnableIRQ>

}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40023800 	.word	0x40023800

08002628 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b08e      	sub	sp, #56	@ 0x38
 800262c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800262e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	605a      	str	r2, [r3, #4]
 8002638:	609a      	str	r2, [r3, #8]
 800263a:	60da      	str	r2, [r3, #12]
 800263c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	623b      	str	r3, [r7, #32]
 8002642:	4b71      	ldr	r3, [pc, #452]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	4a70      	ldr	r2, [pc, #448]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002648:	f043 0302 	orr.w	r3, r3, #2
 800264c:	6313      	str	r3, [r2, #48]	@ 0x30
 800264e:	4b6e      	ldr	r3, [pc, #440]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	623b      	str	r3, [r7, #32]
 8002658:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
 800265e:	4b6a      	ldr	r3, [pc, #424]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	4a69      	ldr	r2, [pc, #420]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002664:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002668:	6313      	str	r3, [r2, #48]	@ 0x30
 800266a:	4b67      	ldr	r3, [pc, #412]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002672:	61fb      	str	r3, [r7, #28]
 8002674:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	61bb      	str	r3, [r7, #24]
 800267a:	4b63      	ldr	r3, [pc, #396]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267e:	4a62      	ldr	r2, [pc, #392]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002680:	f043 0301 	orr.w	r3, r3, #1
 8002684:	6313      	str	r3, [r2, #48]	@ 0x30
 8002686:	4b60      	ldr	r3, [pc, #384]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	61bb      	str	r3, [r7, #24]
 8002690:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	4b5c      	ldr	r3, [pc, #368]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269a:	4a5b      	ldr	r2, [pc, #364]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 800269c:	f043 0308 	orr.w	r3, r3, #8
 80026a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a2:	4b59      	ldr	r3, [pc, #356]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
 80026b2:	4b55      	ldr	r3, [pc, #340]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b6:	4a54      	ldr	r2, [pc, #336]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026b8:	f043 0304 	orr.w	r3, r3, #4
 80026bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80026be:	4b52      	ldr	r3, [pc, #328]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	f003 0304 	and.w	r3, r3, #4
 80026c6:	613b      	str	r3, [r7, #16]
 80026c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80026ca:	2300      	movs	r3, #0
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	4b4e      	ldr	r3, [pc, #312]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d2:	4a4d      	ldr	r2, [pc, #308]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026da:	4b4b      	ldr	r3, [pc, #300]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026e2:	60fb      	str	r3, [r7, #12]
 80026e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	4b47      	ldr	r3, [pc, #284]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ee:	4a46      	ldr	r2, [pc, #280]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026f6:	4b44      	ldr	r3, [pc, #272]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026fe:	60bb      	str	r3, [r7, #8]
 8002700:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	607b      	str	r3, [r7, #4]
 8002706:	4b40      	ldr	r3, [pc, #256]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270a:	4a3f      	ldr	r2, [pc, #252]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 800270c:	f043 0320 	orr.w	r3, r3, #32
 8002710:	6313      	str	r3, [r2, #48]	@ 0x30
 8002712:	4b3d      	ldr	r3, [pc, #244]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002716:	f003 0320 	and.w	r3, r3, #32
 800271a:	607b      	str	r3, [r7, #4]
 800271c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	603b      	str	r3, [r7, #0]
 8002722:	4b39      	ldr	r3, [pc, #228]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002726:	4a38      	ldr	r2, [pc, #224]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002728:	f043 0310 	orr.w	r3, r3, #16
 800272c:	6313      	str	r3, [r2, #48]	@ 0x30
 800272e:	4b36      	ldr	r3, [pc, #216]	@ (8002808 <MX_GPIO_Init+0x1e0>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002732:	f003 0310 	and.w	r3, r3, #16
 8002736:	603b      	str	r3, [r7, #0]
 8002738:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 800273a:	2200      	movs	r2, #0
 800273c:	2140      	movs	r1, #64	@ 0x40
 800273e:	4833      	ldr	r0, [pc, #204]	@ (800280c <MX_GPIO_Init+0x1e4>)
 8002740:	f003 fd48 	bl	80061d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002744:	2200      	movs	r2, #0
 8002746:	2110      	movs	r1, #16
 8002748:	4831      	ldr	r0, [pc, #196]	@ (8002810 <MX_GPIO_Init+0x1e8>)
 800274a:	f003 fd43 	bl	80061d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800274e:	2200      	movs	r2, #0
 8002750:	2101      	movs	r1, #1
 8002752:	4830      	ldr	r0, [pc, #192]	@ (8002814 <MX_GPIO_Init+0x1ec>)
 8002754:	f003 fd3e 	bl	80061d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002758:	2340      	movs	r3, #64	@ 0x40
 800275a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800275c:	2301      	movs	r3, #1
 800275e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002764:	2300      	movs	r3, #0
 8002766:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800276c:	4619      	mov	r1, r3
 800276e:	4827      	ldr	r0, [pc, #156]	@ (800280c <MX_GPIO_Init+0x1e4>)
 8002770:	f003 fb94 	bl	8005e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002774:	2308      	movs	r3, #8
 8002776:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002778:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800277c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277e:	2300      	movs	r3, #0
 8002780:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002782:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002786:	4619      	mov	r1, r3
 8002788:	4820      	ldr	r0, [pc, #128]	@ (800280c <MX_GPIO_Init+0x1e4>)
 800278a:	f003 fb87 	bl	8005e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800278e:	2310      	movs	r3, #16
 8002790:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002792:	2301      	movs	r3, #1
 8002794:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800279a:	2300      	movs	r3, #0
 800279c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027a2:	4619      	mov	r1, r3
 80027a4:	481a      	ldr	r0, [pc, #104]	@ (8002810 <MX_GPIO_Init+0x1e8>)
 80027a6:	f003 fb79 	bl	8005e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_ACCEL_Pin_Pin INT1_GRYO_Pin_Pin */
  GPIO_InitStruct.Pin = INT1_ACCEL_Pin_Pin|INT1_GRYO_Pin_Pin;
 80027aa:	2330      	movs	r3, #48	@ 0x30
 80027ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80027b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027bc:	4619      	mov	r1, r3
 80027be:	4816      	ldr	r0, [pc, #88]	@ (8002818 <MX_GPIO_Init+0x1f0>)
 80027c0:	f003 fb6c 	bl	8005e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80027c4:	2301      	movs	r3, #1
 80027c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c8:	2301      	movs	r3, #1
 80027ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d0:	2300      	movs	r3, #0
 80027d2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027d8:	4619      	mov	r1, r3
 80027da:	480e      	ldr	r0, [pc, #56]	@ (8002814 <MX_GPIO_Init+0x1ec>)
 80027dc:	f003 fb5e 	bl	8005e9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 80027e0:	2200      	movs	r2, #0
 80027e2:	2105      	movs	r1, #5
 80027e4:	2009      	movs	r0, #9
 80027e6:	f002 ff20 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80027ea:	2009      	movs	r0, #9
 80027ec:	f002 ff39 	bl	8005662 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80027f0:	2200      	movs	r2, #0
 80027f2:	2105      	movs	r1, #5
 80027f4:	200a      	movs	r0, #10
 80027f6:	f002 ff18 	bl	800562a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80027fa:	200a      	movs	r0, #10
 80027fc:	f002 ff31 	bl	8005662 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002800:	bf00      	nop
 8002802:	3738      	adds	r7, #56	@ 0x38
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40023800 	.word	0x40023800
 800280c:	40021800 	.word	0x40021800
 8002810:	40020000 	.word	0x40020000
 8002814:	40020400 	.word	0x40020400
 8002818:	40020800 	.word	0x40020800

0800281c <TaskMain>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_TaskMain */
void TaskMain(void *argument)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	// HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 1);
	// __HAL_TIM_PRESCALER(&htim4, 2);
	// HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
	// HAL_TIM_Base_Start(&htim4);
	if (BMI088_accel_init()) {
 8002824:	f7fd ff52 	bl	80006cc <BMI088_accel_init>
		// usart_printf("WARNING - BMI088 accelerometer init failed \r\n");
	}
	if (BMI088_gyro_init()) {
 8002828:	f7fe f808 	bl	800083c <BMI088_gyro_init>
		// usart_printf("WARNING - BMI088 gyroscope init failed \r\n");
	}
	if (ist8310_init()) {
 800282c:	f7ff f842 	bl	80018b4 <ist8310_init>
		//set_motor_voltage(5, 4000);

		// HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);

		// PWMOn(LED,1);
		PWMOutput(LED, 1, 500);
 8002830:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002834:	2101      	movs	r1, #1
 8002836:	2001      	movs	r0, #1
 8002838:	f000 fd80 	bl	800333c <PWMOutput>
		PWMInitialize(LED, FR, 1, 0.9);
 800283c:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8002874 <TaskMain+0x58>
 8002840:	2201      	movs	r2, #1
 8002842:	2101      	movs	r1, #1
 8002844:	2001      	movs	r0, #1
 8002846:	f000 fc61 	bl	800310c <PWMInitialize>
		// PWMTimerStarter();
		usart_printf("on\r\n");
 800284a:	480b      	ldr	r0, [pc, #44]	@ (8002878 <TaskMain+0x5c>)
 800284c:	f7fe fc8a 	bl	8001164 <usart_printf>
		osDelay(500);
 8002850:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002854:	f007 fe1e 	bl	800a494 <osDelay>
		//sendB2bData(CAN_b2b_A_ID, 1, 1, 1, 1);
		// HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 1);
		//set_motor_voltage(5, -4000);
		// HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2);
		PWMOff(LED, 1);
 8002858:	2101      	movs	r1, #1
 800285a:	2001      	movs	r0, #1
 800285c:	f000 fd9e 	bl	800339c <PWMOff>
		// PWMTimerStarter();
		usart_printf("off\r\n");
 8002860:	4806      	ldr	r0, [pc, #24]	@ (800287c <TaskMain+0x60>)
 8002862:	f7fe fc7f 	bl	8001164 <usart_printf>
		osDelay(500);
 8002866:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800286a:	f007 fe13 	bl	800a494 <osDelay>
		PWMOutput(LED, 1, 500);
 800286e:	bf00      	nop
 8002870:	e7de      	b.n	8002830 <TaskMain+0x14>
 8002872:	bf00      	nop
 8002874:	3f666666 	.word	0x3f666666
 8002878:	0800dc38 	.word	0x0800dc38
 800287c:	0800dc40 	.word	0x0800dc40

08002880 <TaskChassis>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskChassis */
void TaskChassis(void *argument)
{
 8002880:	b5b0      	push	{r4, r5, r7, lr}
 8002882:	b0b0      	sub	sp, #192	@ 0xc0
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskChassis */
	/* USER CODE BEGIN TaskChassis */
	int16_t rcRPM[4] = {0,0,0,0};                              // maps rc percentage reading to motors, assuming we're running M3508s at max 469RPM
 8002888:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
	int16_t rcPitch = 0;                                   // range: 3376 ~ 2132
 8002892:	2300      	movs	r3, #0
 8002894:	f8a7 30ba 	strh.w	r3, [r7, #186]	@ 0xba
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
	htim4.Instance->CCR3=0;
	*/

	int8_t motorOn = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	f887 30b9 	strb.w	r3, [r7, #185]	@ 0xb9
	int8_t switched = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	f887 30b8 	strb.w	r3, [r7, #184]	@ 0xb8
	int8_t shot1Round = 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
	//int8_t RNC = 0;
	int16_t sumI1 =0;
 80028aa:	2300      	movs	r3, #0
 80028ac:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4
	int16_t sumI2 =0;
 80028b0:	2300      	movs	r3, #0
 80028b2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
	int16_t sumI3 =0;
 80028b6:	2300      	movs	r3, #0
 80028b8:	f8a7 30b0 	strh.w	r3, [r7, #176]	@ 0xb0
	int16_t sumI4 =0;
 80028bc:	2300      	movs	r3, #0
 80028be:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
	int8_t isNegativeRegion1 = 0;
 80028c2:	2300      	movs	r3, #0
 80028c4:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
	int8_t isNegativeRegion2 = 0;
 80028c8:	2300      	movs	r3, #0
 80028ca:	f887 30ac 	strb.w	r3, [r7, #172]	@ 0xac
	int8_t isNegativeRegion3 = 0;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
	int8_t isNegativeRegion4 = 0;
 80028d4:	2300      	movs	r3, #0
 80028d6:	f887 30aa 	strb.w	r3, [r7, #170]	@ 0xaa
	int8_t previousRegion1 = 0;
 80028da:	2300      	movs	r3, #0
 80028dc:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
	int8_t previousRegion2 = 0;
 80028e0:	2300      	movs	r3, #0
 80028e2:	f887 30a8 	strb.w	r3, [r7, #168]	@ 0xa8
	int8_t previousRegion3 = 0;
 80028e6:	2300      	movs	r3, #0
 80028e8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
	int8_t previousRegion4 = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
	int16_t prevDiff1 = 0;
 80028f2:	2300      	movs	r3, #0
 80028f4:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
	int16_t prevDiff2 = 0;
 80028f8:	2300      	movs	r3, #0
 80028fa:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
	int16_t prevDiff3 = 0;
 80028fe:	2300      	movs	r3, #0
 8002900:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
	int16_t prevDiff4 = 0;
 8002904:	2300      	movs	r3, #0
 8002906:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e

	int16_t shooterMotor = 0;
 800290a:	2300      	movs	r3, #0
 800290c:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
	// int16_t pR = 0;
	//int8_t counter = 0;
	uint16_t testmotor = 6161;
 8002910:	f641 0311 	movw	r3, #6161	@ 0x1811
 8002914:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
	uint16_t pivoter = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
	double angle = 0;
 800291e:	f04f 0200 	mov.w	r2, #0
 8002922:	f04f 0300 	mov.w	r3, #0
 8002926:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
	int16_t xJoystickDirection = 0;
 800292a:	2300      	movs	r3, #0
 800292c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
	int16_t yJoystickDirection = 0;
 8002930:	2300      	movs	r3, #0
 8002932:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
	int16_t rotationOfChassis = 0;
 8002936:	2300      	movs	r3, #0
 8002938:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
	// Total Rotation is 1.25 times for 90degrees therefore motor has to rotate
	// PID onto this (This is the hypothetical orientation)
	int16_t chassisOrientation = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
	int16_t chassisPID = 0;
 8002942:	2300      	movs	r3, #0
 8002944:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
	int16_t rcVal2 = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

	int16_t randomOrientations[24] = {-380, -202, 462, -114, 240, -210, 150, 170, 248, 106, 118, 538, -260, -288, -120, 86, -264, 452, -592, 390, -410, 414, 54, -542};
 800294e:	4b85      	ldr	r3, [pc, #532]	@ (8002b64 <TaskChassis+0x2e4>)
 8002950:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002954:	461d      	mov	r5, r3
 8002956:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002958:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800295a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800295c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800295e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002962:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int16_t startingVal = 0;
 8002966:	2300      	movs	r3, #0
 8002968:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
	int8_t started = 0;
 800296c:	2300      	movs	r3, #0
 800296e:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
	uint8_t increment = 0;
 8002972:	2300      	movs	r3, #0
 8002974:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
	int16_t instancesCounter = 0;
 8002978:	2300      	movs	r3, #0
 800297a:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e

	int16_t previousVal = 0;
 800297e:	2300      	movs	r3, #0
 8002980:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
	int32_t rotationalVal = 0;
 8002984:	2300      	movs	r3, #0
 8002986:	67bb      	str	r3, [r7, #120]	@ 0x78
	int16_t revolutions = 0;
 8002988:	2300      	movs	r3, #0
 800298a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
	int8_t resetPerStart = 0;
 800298e:	2300      	movs	r3, #0
 8002990:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
	int32_t rotationTarget = 0;
 8002994:	2300      	movs	r3, #0
 8002996:	673b      	str	r3, [r7, #112]	@ 0x70
	int32_t posForGunMotor = 0;
 8002998:	2300      	movs	r3, #0
 800299a:	66fb      	str	r3, [r7, #108]	@ 0x6c
	int8_t burst = 3;
 800299c:	2303      	movs	r3, #3
 800299e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

	int8_t customFiringModeSwitcher = 0;
 80029a2:	2300      	movs	r3, #0
 80029a4:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
	int8_t startedChecking = 0;
 80029a8:	2300      	movs	r3, #0
 80029aa:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
	int8_t switchedDown = 0;
 80029ae:	2300      	movs	r3, #0
 80029b0:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
	int8_t finalTHing = 0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	int16_t counterForSwitching = 0;
 80029ba:	2300      	movs	r3, #0
 80029bc:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	int16_t buzzLengthCounter = 0;
 80029c0:	2300      	movs	r3, #0
 80029c2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
	int8_t beepingInProgress = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
	int8_t beeped = 1;
 80029cc:	2301      	movs	r3, #1
 80029ce:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60

	int16_t rotationCompStab = 0;
 80029d2:	2300      	movs	r3, #0
 80029d4:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
	int16_t testTHing[11] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80029d8:	f107 030c 	add.w	r3, r7, #12
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	60da      	str	r2, [r3, #12]
 80029e6:	611a      	str	r2, [r3, #16]
 80029e8:	829a      	strh	r2, [r3, #20]
	*/

	for(;;) {


		for (int i = 0; i < 4; i++) {
 80029ea:	2300      	movs	r3, #0
 80029ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80029f0:	e01f      	b.n	8002a32 <TaskChassis+0x1b2>
			rcRPM[i] = getRCchannel(i) * 13.645f;              // 13.645 = 469 / 187 / 660 * 3591, 660 = max reading in one direction
 80029f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029f6:	b25b      	sxtb	r3, r3
 80029f8:	4618      	mov	r0, r3
 80029fa:	f000 febf 	bl	800377c <getRCchannel>
 80029fe:	4603      	mov	r3, r0
 8002a00:	ee07 3a90 	vmov	s15, r3
 8002a04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a08:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8002b68 <TaskChassis+0x2e8>
 8002a0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a14:	ee17 3a90 	vmov	r3, s15
 8002a18:	b21a      	sxth	r2, r3
 8002a1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	33c0      	adds	r3, #192	@ 0xc0
 8002a22:	443b      	add	r3, r7
 8002a24:	f823 2c6c 	strh.w	r2, [r3, #-108]
		for (int i = 0; i < 4; i++) {
 8002a28:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002a32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	dddb      	ble.n	80029f2 <TaskChassis+0x172>
		}
		xJoystickDirection = rcRPM[2];
 8002a3a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002a3e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		yJoystickDirection = rcRPM[3];
 8002a42:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002a46:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
		rotationOfChassis = rcRPM[0];
 8002a4a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002a4e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a


		chassisTargetRPM.motorRPM[0] = yJoystickDirection + rotationOfChassis + xJoystickDirection;
 8002a52:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8002a56:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002a5a:	4413      	add	r3, r2
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8002a62:	4413      	add	r3, r2
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	b21a      	sxth	r2, r3
 8002a68:	4b40      	ldr	r3, [pc, #256]	@ (8002b6c <TaskChassis+0x2ec>)
 8002a6a:	801a      	strh	r2, [r3, #0]
		chassisTargetRPM.motorRPM[1] = yJoystickDirection + rotationOfChassis - xJoystickDirection;
 8002a6c:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8002a70:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002a74:	4413      	add	r3, r2
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	b21a      	sxth	r2, r3
 8002a82:	4b3a      	ldr	r3, [pc, #232]	@ (8002b6c <TaskChassis+0x2ec>)
 8002a84:	805a      	strh	r2, [r3, #2]
		chassisTargetRPM.motorRPM[2] = -yJoystickDirection + rotationOfChassis - xJoystickDirection;
 8002a86:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8002a8a:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	b21a      	sxth	r2, r3
 8002a9c:	4b33      	ldr	r3, [pc, #204]	@ (8002b6c <TaskChassis+0x2ec>)
 8002a9e:	809a      	strh	r2, [r3, #4]
		chassisTargetRPM.motorRPM[3] = -yJoystickDirection + rotationOfChassis + xJoystickDirection;
 8002aa0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8002aa4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8002ab0:	4413      	add	r3, r2
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	b21a      	sxth	r2, r3
 8002ab6:	4b2d      	ldr	r3, [pc, #180]	@ (8002b6c <TaskChassis+0x2ec>)
 8002ab8:	80da      	strh	r2, [r3, #6]




		setM3508RPM(1, chassisTargetRPM.motorRPM[0], chassisPreset);
 8002aba:	4b2c      	ldr	r3, [pc, #176]	@ (8002b6c <TaskChassis+0x2ec>)
 8002abc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002ac0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b70 <TaskChassis+0x2f0>)
 8002ac2:	edd3 6a00 	vldr	s13, [r3]
 8002ac6:	ed93 7a01 	vldr	s14, [r3, #4]
 8002aca:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ace:	eeb0 0a66 	vmov.f32	s0, s13
 8002ad2:	eef0 0a47 	vmov.f32	s1, s14
 8002ad6:	eeb0 1a67 	vmov.f32	s2, s15
 8002ada:	4611      	mov	r1, r2
 8002adc:	2001      	movs	r0, #1
 8002ade:	f7fe faf5 	bl	80010cc <setM3508RPM>
		setM3508RPM(2, chassisTargetRPM.motorRPM[1], chassisPreset);
 8002ae2:	4b22      	ldr	r3, [pc, #136]	@ (8002b6c <TaskChassis+0x2ec>)
 8002ae4:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002ae8:	4b21      	ldr	r3, [pc, #132]	@ (8002b70 <TaskChassis+0x2f0>)
 8002aea:	edd3 6a00 	vldr	s13, [r3]
 8002aee:	ed93 7a01 	vldr	s14, [r3, #4]
 8002af2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002af6:	eeb0 0a66 	vmov.f32	s0, s13
 8002afa:	eef0 0a47 	vmov.f32	s1, s14
 8002afe:	eeb0 1a67 	vmov.f32	s2, s15
 8002b02:	4611      	mov	r1, r2
 8002b04:	2002      	movs	r0, #2
 8002b06:	f7fe fae1 	bl	80010cc <setM3508RPM>
		setM3508RPM(3, chassisTargetRPM.motorRPM[2], chassisPreset);
 8002b0a:	4b18      	ldr	r3, [pc, #96]	@ (8002b6c <TaskChassis+0x2ec>)
 8002b0c:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8002b10:	4b17      	ldr	r3, [pc, #92]	@ (8002b70 <TaskChassis+0x2f0>)
 8002b12:	edd3 6a00 	vldr	s13, [r3]
 8002b16:	ed93 7a01 	vldr	s14, [r3, #4]
 8002b1a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b1e:	eeb0 0a66 	vmov.f32	s0, s13
 8002b22:	eef0 0a47 	vmov.f32	s1, s14
 8002b26:	eeb0 1a67 	vmov.f32	s2, s15
 8002b2a:	4611      	mov	r1, r2
 8002b2c:	2003      	movs	r0, #3
 8002b2e:	f7fe facd 	bl	80010cc <setM3508RPM>
		setM3508RPM(4, chassisTargetRPM.motorRPM[3], chassisPreset);
 8002b32:	4b0e      	ldr	r3, [pc, #56]	@ (8002b6c <TaskChassis+0x2ec>)
 8002b34:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002b38:	4b0d      	ldr	r3, [pc, #52]	@ (8002b70 <TaskChassis+0x2f0>)
 8002b3a:	edd3 6a00 	vldr	s13, [r3]
 8002b3e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002b42:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b46:	eeb0 0a66 	vmov.f32	s0, s13
 8002b4a:	eef0 0a47 	vmov.f32	s1, s14
 8002b4e:	eeb0 1a67 	vmov.f32	s2, s15
 8002b52:	4611      	mov	r1, r2
 8002b54:	2004      	movs	r0, #4
 8002b56:	f7fe fab9 	bl	80010cc <setM3508RPM>

		// PWMTimerStarter();
		osDelay(5);
 8002b5a:	2005      	movs	r0, #5
 8002b5c:	f007 fc9a 	bl	800a494 <osDelay>
		for (int i = 0; i < 4; i++) {
 8002b60:	e743      	b.n	80029ea <TaskChassis+0x16a>
 8002b62:	bf00      	nop
 8002b64:	0800dc48 	.word	0x0800dc48
 8002b68:	415a51ec 	.word	0x415a51ec
 8002b6c:	20000da0 	.word	0x20000da0
 8002b70:	20000040 	.word	0x20000040

08002b74 <TaskTurret>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskTurret */
void TaskTurret(void *argument)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskTurret */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002b7c:	2001      	movs	r0, #1
 8002b7e:	f007 fc89 	bl	800a494 <osDelay>
 8002b82:	e7fb      	b.n	8002b7c <TaskTurret+0x8>

08002b84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b88:	b672      	cpsid	i
}
 8002b8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b8c:	bf00      	nop
 8002b8e:	e7fd      	b.n	8002b8c <Error_Handler+0x8>

08002b90 <PID_init>:
  * @param[in]      max_out: pid
  * @param[in]      max_iout: pid
  * @retval         none
  */
void PID_init(pid_type_def *pid, uint8_t mode, const float PID[3], float max_out, float max_iout)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b087      	sub	sp, #28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6178      	str	r0, [r7, #20]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	60fa      	str	r2, [r7, #12]
 8002b9c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002ba0:	edc7 0a01 	vstr	s1, [r7, #4]
 8002ba4:	74fb      	strb	r3, [r7, #19]
    if (pid == NULL || PID == NULL)
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d042      	beq.n	8002c32 <PID_init+0xa2>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d03f      	beq.n	8002c32 <PID_init+0xa2>
    {
        return;
    }
    pid->mode = mode;
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	7cfa      	ldrb	r2, [r7, #19]
 8002bb6:	701a      	strb	r2, [r3, #0]
    pid->Kp = PID[0];
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	605a      	str	r2, [r3, #4]
    pid->Ki = PID[1];
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	3304      	adds	r3, #4
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	609a      	str	r2, [r3, #8]
    pid->Kd = PID[2];
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	3308      	adds	r3, #8
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	60da      	str	r2, [r3, #12]
    pid->max_out = max_out;
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	611a      	str	r2, [r3, #16]
    pid->max_iout = max_iout;
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	615a      	str	r2, [r3, #20]
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	f04f 0200 	mov.w	r2, #0
 8002be6:	639a      	str	r2, [r3, #56]	@ 0x38
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	631a      	str	r2, [r3, #48]	@ 0x30
    pid->error[0] = pid->error[1] = pid->error[2] = pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	f04f 0200 	mov.w	r2, #0
 8002bfe:	621a      	str	r2, [r3, #32]
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	6a1a      	ldr	r2, [r3, #32]
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	625a      	str	r2, [r3, #36]	@ 0x24
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c30:	e000      	b.n	8002c34 <PID_init+0xa4>
        return;
 8002c32:	bf00      	nop
}
 8002c34:	371c      	adds	r7, #28
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr

08002c3e <PID_calc>:
  * @param[in]      ref: 
  * @param[in]      set: 
  * @retval         pid
  */
float PID_calc(pid_type_def *pid, float ref, float set)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b085      	sub	sp, #20
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	60f8      	str	r0, [r7, #12]
 8002c46:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c4a:	edc7 0a01 	vstr	s1, [r7, #4]
    if (pid == NULL)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d102      	bne.n	8002c5a <PID_calc+0x1c>
    {
        return 0.0f;
 8002c54:	f04f 0300 	mov.w	r3, #0
 8002c58:	e130      	b.n	8002ebc <PID_calc+0x27e>
    }

    pid->error[2] = pid->error[1];
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->error[1] = pid->error[0];
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->set = set;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	619a      	str	r2, [r3, #24]
    pid->fdb = ref;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	68ba      	ldr	r2, [r7, #8]
 8002c74:	61da      	str	r2, [r3, #28]
    pid->error[0] = set - ref;
 8002c76:	ed97 7a01 	vldr	s14, [r7, #4]
 8002c7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    if (pid->mode == PID_POSITION)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f040 8095 	bne.w	8002dbc <PID_calc+0x17e>
    {
        pid->Pout = pid->Kp * pid->error[0];
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	ed93 7a01 	vldr	s14, [r3, #4]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002c9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        pid->Iout += pid->Ki * pid->error[0];
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	edd3 6a02 	vldr	s13, [r3, #8]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002cba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	639a      	str	r2, [r3, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	635a      	str	r2, [r3, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - pid->error[1]);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002ce4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	ed93 7a03 	vldr	s14, [r3, #12]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        LimitMax(pid->Iout, pid->max_iout);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d18:	dd04      	ble.n	8002d24 <PID_calc+0xe6>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	695a      	ldr	r2, [r3, #20]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d22:	e014      	b.n	8002d4e <PID_calc+0x110>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d30:	eef1 7a67 	vneg.f32	s15, s15
 8002d34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d3c:	d507      	bpl.n	8002d4e <PID_calc+0x110>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d44:	eef1 7a67 	vneg.f32	s15, s15
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->out = pid->Pout + pid->Iout + pid->Dout;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002d5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	edc3 7a08 	vstr	s15, [r3, #32]
        LimitMax(pid->out, pid->max_out);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	ed93 7a08 	vldr	s14, [r3, #32]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d82:	dd04      	ble.n	8002d8e <PID_calc+0x150>
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	691a      	ldr	r2, [r3, #16]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	621a      	str	r2, [r3, #32]
 8002d8c:	e094      	b.n	8002eb8 <PID_calc+0x27a>
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	ed93 7a08 	vldr	s14, [r3, #32]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d9a:	eef1 7a67 	vneg.f32	s15, s15
 8002d9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da6:	f140 8087 	bpl.w	8002eb8 <PID_calc+0x27a>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	edd3 7a04 	vldr	s15, [r3, #16]
 8002db0:	eef1 7a67 	vneg.f32	s15, s15
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	edc3 7a08 	vstr	s15, [r3, #32]
 8002dba:	e07d      	b.n	8002eb8 <PID_calc+0x27a>
    }
    else if (pid->mode == PID_DELTA)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d179      	bne.n	8002eb8 <PID_calc+0x27a>
    {
        pid->Pout = pid->Kp * (pid->error[0] - pid->error[1]);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	ed93 7a01 	vldr	s14, [r3, #4]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002dd6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        pid->Iout = pid->Ki * pid->error[0];
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	ed93 7a02 	vldr	s14, [r3, #8]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002df0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	639a      	str	r2, [r3, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	635a      	str	r2, [r3, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - 2.0f * pid->error[1] + pid->error[2]);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002e16:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002e1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	ed93 7a03 	vldr	s14, [r3, #12]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        pid->out += pid->Pout + pid->Iout + pid->Dout;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	ed93 7a08 	vldr	s14, [r3, #32]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002e56:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002e60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	edc3 7a08 	vstr	s15, [r3, #32]
        LimitMax(pid->out, pid->max_out);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	ed93 7a08 	vldr	s14, [r3, #32]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e82:	dd04      	ble.n	8002e8e <PID_calc+0x250>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	691a      	ldr	r2, [r3, #16]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	621a      	str	r2, [r3, #32]
 8002e8c:	e014      	b.n	8002eb8 <PID_calc+0x27a>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	ed93 7a08 	vldr	s14, [r3, #32]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e9a:	eef1 7a67 	vneg.f32	s15, s15
 8002e9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea6:	d507      	bpl.n	8002eb8 <PID_calc+0x27a>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	edd3 7a04 	vldr	s15, [r3, #16]
 8002eae:	eef1 7a67 	vneg.f32	s15, s15
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	edc3 7a08 	vstr	s15, [r3, #32]
    }
    return pid->out;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
}
 8002ebc:	ee07 3a90 	vmov	s15, r3
 8002ec0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ec4:	3714      	adds	r7, #20
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
	...

08002ed0 <PWMInit>:
uint32_t period[11] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};

// struct individualTracker PWMS[11];

// Initializes the variables in this library :<
void PWMInit (TIM_HandleTypeDef *t1, TIM_HandleTypeDef *t4, TIM_HandleTypeDef *t5, TIM_HandleTypeDef *t8) {
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
 8002edc:	603b      	str	r3, [r7, #0]
	tim1 = t1;
 8002ede:	4a12      	ldr	r2, [pc, #72]	@ (8002f28 <PWMInit+0x58>)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6013      	str	r3, [r2, #0]
	tim4 = t4;
 8002ee4:	4a11      	ldr	r2, [pc, #68]	@ (8002f2c <PWMInit+0x5c>)
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	6013      	str	r3, [r2, #0]
	tim5 = t5;
 8002eea:	4a11      	ldr	r2, [pc, #68]	@ (8002f30 <PWMInit+0x60>)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6013      	str	r3, [r2, #0]
	tim8 = t8;
 8002ef0:	4a10      	ldr	r2, [pc, #64]	@ (8002f34 <PWMInit+0x64>)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(tim1);
 8002ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8002f28 <PWMInit+0x58>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f005 f9a4 	bl	8008248 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(tim4);
 8002f00:	4b0a      	ldr	r3, [pc, #40]	@ (8002f2c <PWMInit+0x5c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f005 f99f 	bl	8008248 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(tim5);
 8002f0a:	4b09      	ldr	r3, [pc, #36]	@ (8002f30 <PWMInit+0x60>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f005 f99a 	bl	8008248 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(tim8);
 8002f14:	4b07      	ldr	r3, [pc, #28]	@ (8002f34 <PWMInit+0x64>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f005 f995 	bl	8008248 <HAL_TIM_Base_Start>
}
 8002f1e:	bf00      	nop
 8002f20:	3710      	adds	r7, #16
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	20000db0 	.word	0x20000db0
 8002f2c:	20000db4 	.word	0x20000db4
 8002f30:	20000db8 	.word	0x20000db8
 8002f34:	20000dbc 	.word	0x20000dbc

08002f38 <calculateOutputPeriodToGetFrequency>:

uint32_t calculateOutputPeriodToGetFrequency (TypesThatUsePWM_t Type, uint32_t desiredFrequency) {
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	4603      	mov	r3, r0
 8002f40:	6039      	str	r1, [r7, #0]
 8002f42:	71fb      	strb	r3, [r7, #7]
	uint32_t finalVal = 0;
 8002f44:	2300      	movs	r3, #0
 8002f46:	60fb      	str	r3, [r7, #12]
	switch (Type) {
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d02c      	beq.n	8002fa8 <calculateOutputPeriodToGetFrequency+0x70>
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	dc3d      	bgt.n	8002fce <calculateOutputPeriodToGetFrequency+0x96>
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d002      	beq.n	8002f5c <calculateOutputPeriodToGetFrequency+0x24>
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d013      	beq.n	8002f82 <calculateOutputPeriodToGetFrequency+0x4a>
 8002f5a:	e038      	b.n	8002fce <calculateOutputPeriodToGetFrequency+0x96>
	case 0:
		finalVal = 1/(PWMPre*desiredFrequency);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	ee07 3a90 	vmov	s15, r3
 8002f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f66:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002fdc <calculateOutputPeriodToGetFrequency+0xa4>
 8002f6a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f7a:	ee17 3a90 	vmov	r3, s15
 8002f7e:	60fb      	str	r3, [r7, #12]
		// usart_printf("%d %d\r\n", desiredFrequency, finalVal);
		break;
 8002f80:	e025      	b.n	8002fce <calculateOutputPeriodToGetFrequency+0x96>
	case 1:
		finalVal = 1/(LEDPre*desiredFrequency);
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	ee07 3a90 	vmov	s15, r3
 8002f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f8c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002fe0 <calculateOutputPeriodToGetFrequency+0xa8>
 8002f90:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fa0:	ee17 3a90 	vmov	r3, s15
 8002fa4:	60fb      	str	r3, [r7, #12]
		// usart_printf("%d %d\r\n", desiredFrequency, finalVal);
		break;
 8002fa6:	e012      	b.n	8002fce <calculateOutputPeriodToGetFrequency+0x96>
	case 2:
		finalVal = 1/(buzzerPre*desiredFrequency);
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	ee07 3a90 	vmov	s15, r3
 8002fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fb2:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002fe0 <calculateOutputPeriodToGetFrequency+0xa8>
 8002fb6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002fba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fc6:	ee17 3a90 	vmov	r3, s15
 8002fca:	60fb      	str	r3, [r7, #12]
		// usart_printf("%d %d\r\n", desiredFrequency, finalVal);
		break;
 8002fcc:	bf00      	nop
	}

	return finalVal;
 8002fce:	68fb      	ldr	r3, [r7, #12]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	360637bd 	.word	0x360637bd
 8002fe0:	358637bd 	.word	0x358637bd

08002fe4 <safeOutputPeriodValueCalculator>:

uint32_t safeOutputPeriodValueCalculator(int32_t maxVal, float ratioVal) {
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	ed87 0a00 	vstr	s0, [r7]
	// float val = (maxVal);
	// uint32_t val = maxVal;
	// uint32_t val = 500;

	uint32_t val1 = maxVal * ratioVal;// (uint32_t)val;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	ee07 3a90 	vmov	s15, r3
 8002ff6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ffa:	edd7 7a00 	vldr	s15, [r7]
 8002ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003006:	ee17 3a90 	vmov	r3, s15
 800300a:	60fb      	str	r3, [r7, #12]

	if (val1 > (uint32_t)maxVal) {
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	429a      	cmp	r2, r3
 8003012:	d902      	bls.n	800301a <safeOutputPeriodValueCalculator+0x36>
		val1 = (uint32_t)(maxVal);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	e004      	b.n	8003024 <safeOutputPeriodValueCalculator+0x40>
	} else if (val1 < 1) {
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d101      	bne.n	8003024 <safeOutputPeriodValueCalculator+0x40>
		val1 = 1;
 8003020:	2301      	movs	r3, #1
 8003022:	60fb      	str	r3, [r7, #12]
	}

	// val1 = val1-1;
	return val1;
 8003024:	68fb      	ldr	r3, [r7, #12]

}
 8003026:	4618      	mov	r0, r3
 8003028:	3714      	adds	r7, #20
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
	...

08003034 <calculateOutputPeriodValue>:

uint32_t calculateOutputPeriodValue (TypesThatUsePWM_t Type, msOrFullRange microsecondOrFullrange, int8_t position, float val) {
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	ed87 0a00 	vstr	s0, [r7]
 8003040:	71fb      	strb	r3, [r7, #7]
 8003042:	460b      	mov	r3, r1
 8003044:	71bb      	strb	r3, [r7, #6]
 8003046:	4613      	mov	r3, r2
 8003048:	717b      	strb	r3, [r7, #5]
	uint32_t returnVal = 0;
 800304a:	2300      	movs	r3, #0
 800304c:	60fb      	str	r3, [r7, #12]
	// usart_printf("beanis1 %d", position);
	switch (Type) {
 800304e:	79fb      	ldrb	r3, [r7, #7]
 8003050:	2b02      	cmp	r3, #2
 8003052:	d03c      	beq.n	80030ce <calculateOutputPeriodValue+0x9a>
 8003054:	2b02      	cmp	r3, #2
 8003056:	dc51      	bgt.n	80030fc <calculateOutputPeriodValue+0xc8>
 8003058:	2b00      	cmp	r3, #0
 800305a:	d002      	beq.n	8003062 <calculateOutputPeriodValue+0x2e>
 800305c:	2b01      	cmp	r3, #1
 800305e:	d01b      	beq.n	8003098 <calculateOutputPeriodValue+0x64>
 8003060:	e04c      	b.n	80030fc <calculateOutputPeriodValue+0xc8>
		case 0:
			if (microsecondOrFullrange == MS) {
 8003062:	79bb      	ldrb	r3, [r7, #6]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d10a      	bne.n	800307e <calculateOutputPeriodValue+0x4a>
				returnVal = (uint32_t)(val)/PWMsPre;
 8003068:	edd7 7a00 	vldr	s15, [r7]
 800306c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003070:	ee17 2a90 	vmov	r2, s15
 8003074:	2302      	movs	r3, #2
 8003076:	fbb2 f3f3 	udiv	r3, r2, r3
 800307a:	60fb      	str	r3, [r7, #12]
			} else {
				returnVal = safeOutputPeriodValueCalculator(period[position-1], val);
			}
			// usart_printf("beanis %d %d\r\n", returnVal, period[position-1]);
			// PWMS[position-1].period = returnVal;
			break;
 800307c:	e03e      	b.n	80030fc <calculateOutputPeriodValue+0xc8>
				returnVal = safeOutputPeriodValueCalculator(period[position-1], val);
 800307e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003082:	3b01      	subs	r3, #1
 8003084:	4a20      	ldr	r2, [pc, #128]	@ (8003108 <calculateOutputPeriodValue+0xd4>)
 8003086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800308a:	ed97 0a00 	vldr	s0, [r7]
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff ffa8 	bl	8002fe4 <safeOutputPeriodValueCalculator>
 8003094:	60f8      	str	r0, [r7, #12]
			break;
 8003096:	e031      	b.n	80030fc <calculateOutputPeriodValue+0xc8>
		case 1:
			if (microsecondOrFullrange == MS) {
 8003098:	79bb      	ldrb	r3, [r7, #6]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10a      	bne.n	80030b4 <calculateOutputPeriodValue+0x80>
				returnVal = (uint32_t)(val)/LEDsPre;
 800309e:	edd7 7a00 	vldr	s15, [r7]
 80030a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030a6:	ee17 2a90 	vmov	r2, s15
 80030aa:	2301      	movs	r3, #1
 80030ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b0:	60fb      	str	r3, [r7, #12]
				returnVal = safeOutputPeriodValueCalculator(period[position+6], val);
			}
			// usart_printf("%d %d\r\n", returnVal, period[position+6]);
			// (int32_t)((float)(period[position+6]) * val)
			// PWMS[position+6].period = returnVal;
			break;
 80030b2:	e023      	b.n	80030fc <calculateOutputPeriodValue+0xc8>
				returnVal = safeOutputPeriodValueCalculator(period[position+6], val);
 80030b4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80030b8:	3306      	adds	r3, #6
 80030ba:	4a13      	ldr	r2, [pc, #76]	@ (8003108 <calculateOutputPeriodValue+0xd4>)
 80030bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c0:	ed97 0a00 	vldr	s0, [r7]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff ff8d 	bl	8002fe4 <safeOutputPeriodValueCalculator>
 80030ca:	60f8      	str	r0, [r7, #12]
			break;
 80030cc:	e016      	b.n	80030fc <calculateOutputPeriodValue+0xc8>
		case 2:
			if (microsecondOrFullrange == MS) {
 80030ce:	79bb      	ldrb	r3, [r7, #6]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10a      	bne.n	80030ea <calculateOutputPeriodValue+0xb6>
				returnVal = (uint32_t)(val)/buzzersPre;
 80030d4:	edd7 7a00 	vldr	s15, [r7]
 80030d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030dc:	ee17 2a90 	vmov	r2, s15
 80030e0:	2301      	movs	r3, #1
 80030e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e6:	60fb      	str	r3, [r7, #12]
			} else {
				returnVal = safeOutputPeriodValueCalculator(period[10], val);
			}
			// PWMS[10].period = returnVal;
			// usart_printf("%d %d\r\n", returnVal, period[10]);
			break;
 80030e8:	e007      	b.n	80030fa <calculateOutputPeriodValue+0xc6>
				returnVal = safeOutputPeriodValueCalculator(period[10], val);
 80030ea:	4b07      	ldr	r3, [pc, #28]	@ (8003108 <calculateOutputPeriodValue+0xd4>)
 80030ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ee:	ed97 0a00 	vldr	s0, [r7]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7ff ff76 	bl	8002fe4 <safeOutputPeriodValueCalculator>
 80030f8:	60f8      	str	r0, [r7, #12]
			break;
 80030fa:	bf00      	nop
		default:
	}
	return returnVal;
 80030fc:	68fb      	ldr	r3, [r7, #12]
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3710      	adds	r7, #16
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	20000df8 	.word	0x20000df8

0800310c <PWMInitialize>:

void PWMInitialize(TypesThatUsePWM_t Type, msOrFullRange microsecondOrFullrange, int8_t position, float val) {
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	4603      	mov	r3, r0
 8003114:	ed87 0a00 	vstr	s0, [r7]
 8003118:	71fb      	strb	r3, [r7, #7]
 800311a:	460b      	mov	r3, r1
 800311c:	71bb      	strb	r3, [r7, #6]
 800311e:	4613      	mov	r3, r2
 8003120:	717b      	strb	r3, [r7, #5]

	// usart_printf("beanis2 %d\r\n", position);

	uint32_t value = calculateOutputPeriodValue (Type, microsecondOrFullrange, position, val);
 8003122:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8003126:	79b9      	ldrb	r1, [r7, #6]
 8003128:	79fb      	ldrb	r3, [r7, #7]
 800312a:	ed97 0a00 	vldr	s0, [r7]
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff ff80 	bl	8003034 <calculateOutputPeriodValue>
 8003134:	60f8      	str	r0, [r7, #12]
	switch (Type) {
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	2b02      	cmp	r3, #2
 800313a:	d076      	beq.n	800322a <PWMInitialize+0x11e>
 800313c:	2b02      	cmp	r3, #2
 800313e:	dc7e      	bgt.n	800323e <PWMInitialize+0x132>
 8003140:	2b00      	cmp	r3, #0
 8003142:	d002      	beq.n	800314a <PWMInitialize+0x3e>
 8003144:	2b01      	cmp	r3, #1
 8003146:	d04a      	beq.n	80031de <PWMInitialize+0xd2>
	case 2:
		(*tim4).Instance->CCR3=value;
		subPeriod[10] = value;
		break;
	}
	return;
 8003148:	e079      	b.n	800323e <PWMInitialize+0x132>
		switch (position) {
 800314a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800314e:	3b01      	subs	r3, #1
 8003150:	2b06      	cmp	r3, #6
 8003152:	d83b      	bhi.n	80031cc <PWMInitialize+0xc0>
 8003154:	a201      	add	r2, pc, #4	@ (adr r2, 800315c <PWMInitialize+0x50>)
 8003156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315a:	bf00      	nop
 800315c:	08003179 	.word	0x08003179
 8003160:	08003185 	.word	0x08003185
 8003164:	08003191 	.word	0x08003191
 8003168:	0800319d 	.word	0x0800319d
 800316c:	080031a9 	.word	0x080031a9
 8003170:	080031b5 	.word	0x080031b5
 8003174:	080031c1 	.word	0x080031c1
			(*tim1).Instance->CCR1=value;
 8003178:	4b33      	ldr	r3, [pc, #204]	@ (8003248 <PWMInitialize+0x13c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 8003182:	e024      	b.n	80031ce <PWMInitialize+0xc2>
			(*tim1).Instance->CCR2=value;
 8003184:	4b30      	ldr	r3, [pc, #192]	@ (8003248 <PWMInitialize+0x13c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 800318e:	e01e      	b.n	80031ce <PWMInitialize+0xc2>
			(*tim1).Instance->CCR3=value;
 8003190:	4b2d      	ldr	r3, [pc, #180]	@ (8003248 <PWMInitialize+0x13c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 800319a:	e018      	b.n	80031ce <PWMInitialize+0xc2>
			(*tim1).Instance->CCR4=value;
 800319c:	4b2a      	ldr	r3, [pc, #168]	@ (8003248 <PWMInitialize+0x13c>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 80031a6:	e012      	b.n	80031ce <PWMInitialize+0xc2>
			(*tim8).Instance->CCR1=value;
 80031a8:	4b28      	ldr	r3, [pc, #160]	@ (800324c <PWMInitialize+0x140>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 80031b2:	e00c      	b.n	80031ce <PWMInitialize+0xc2>
			(*tim8).Instance->CCR2=value;
 80031b4:	4b25      	ldr	r3, [pc, #148]	@ (800324c <PWMInitialize+0x140>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68fa      	ldr	r2, [r7, #12]
 80031bc:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 80031be:	e006      	b.n	80031ce <PWMInitialize+0xc2>
			(*tim8).Instance->CCR3=value;
 80031c0:	4b22      	ldr	r3, [pc, #136]	@ (800324c <PWMInitialize+0x140>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 80031ca:	e000      	b.n	80031ce <PWMInitialize+0xc2>
			break;
 80031cc:	bf00      	nop
		subPeriod[position-1] = value;
 80031ce:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80031d2:	3b01      	subs	r3, #1
 80031d4:	491e      	ldr	r1, [pc, #120]	@ (8003250 <PWMInitialize+0x144>)
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		break;
 80031dc:	e02e      	b.n	800323c <PWMInitialize+0x130>
		switch (position) {
 80031de:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d012      	beq.n	800320c <PWMInitialize+0x100>
 80031e6:	2b03      	cmp	r3, #3
 80031e8:	dc16      	bgt.n	8003218 <PWMInitialize+0x10c>
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d002      	beq.n	80031f4 <PWMInitialize+0xe8>
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d006      	beq.n	8003200 <PWMInitialize+0xf4>
			break;
 80031f2:	e011      	b.n	8003218 <PWMInitialize+0x10c>
			(*tim5).Instance->CCR1=value;
 80031f4:	4b17      	ldr	r3, [pc, #92]	@ (8003254 <PWMInitialize+0x148>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 80031fe:	e00c      	b.n	800321a <PWMInitialize+0x10e>
			(*tim5).Instance->CCR2=value;
 8003200:	4b14      	ldr	r3, [pc, #80]	@ (8003254 <PWMInitialize+0x148>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 800320a:	e006      	b.n	800321a <PWMInitialize+0x10e>
			(*tim5).Instance->CCR3=value;
 800320c:	4b11      	ldr	r3, [pc, #68]	@ (8003254 <PWMInitialize+0x148>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68fa      	ldr	r2, [r7, #12]
 8003214:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 8003216:	e000      	b.n	800321a <PWMInitialize+0x10e>
			break;
 8003218:	bf00      	nop
		subPeriod[position+6] = value;
 800321a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800321e:	3306      	adds	r3, #6
 8003220:	490b      	ldr	r1, [pc, #44]	@ (8003250 <PWMInitialize+0x144>)
 8003222:	68fa      	ldr	r2, [r7, #12]
 8003224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		break;
 8003228:	e008      	b.n	800323c <PWMInitialize+0x130>
		(*tim4).Instance->CCR3=value;
 800322a:	4b0b      	ldr	r3, [pc, #44]	@ (8003258 <PWMInitialize+0x14c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	63da      	str	r2, [r3, #60]	@ 0x3c
		subPeriod[10] = value;
 8003234:	4a06      	ldr	r2, [pc, #24]	@ (8003250 <PWMInitialize+0x144>)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6293      	str	r3, [r2, #40]	@ 0x28
		break;
 800323a:	bf00      	nop
	return;
 800323c:	bf00      	nop
 800323e:	bf00      	nop
}
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	20000db0 	.word	0x20000db0
 800324c:	20000dbc 	.word	0x20000dbc
 8003250:	20000dcc 	.word	0x20000dcc
 8003254:	20000db8 	.word	0x20000db8
 8003258:	20000db4 	.word	0x20000db4

0800325c <MotorPositionForInitializingPeriod>:

void MotorPositionForInitializingPeriod(int8_t Position, uint32_t calculatedPeriod) {
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	6039      	str	r1, [r7, #0]
 8003266:	71fb      	strb	r3, [r7, #7]
	if (Position < 5) {
 8003268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326c:	2b04      	cmp	r3, #4
 800326e:	dc0c      	bgt.n	800328a <MotorPositionForInitializingPeriod+0x2e>

		(*tim1).Instance->ARR = calculatedPeriod;
 8003270:	4b0f      	ldr	r3, [pc, #60]	@ (80032b0 <MotorPositionForInitializingPeriod+0x54>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	62da      	str	r2, [r3, #44]	@ 0x2c
		// (*tim1).Init.Period = calculatedPeriod;
		period[Position-1] = calculatedPeriod;
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	3b01      	subs	r3, #1
 8003280:	490c      	ldr	r1, [pc, #48]	@ (80032b4 <MotorPositionForInitializingPeriod+0x58>)
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	} else {
		(*tim8).Instance->ARR = calculatedPeriod;
		period[Position-1] = calculatedPeriod;
	}

}
 8003288:	e00b      	b.n	80032a2 <MotorPositionForInitializingPeriod+0x46>
		(*tim8).Instance->ARR = calculatedPeriod;
 800328a:	4b0b      	ldr	r3, [pc, #44]	@ (80032b8 <MotorPositionForInitializingPeriod+0x5c>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	62da      	str	r2, [r3, #44]	@ 0x2c
		period[Position-1] = calculatedPeriod;
 8003294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003298:	3b01      	subs	r3, #1
 800329a:	4906      	ldr	r1, [pc, #24]	@ (80032b4 <MotorPositionForInitializingPeriod+0x58>)
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80032a2:	bf00      	nop
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	20000db0 	.word	0x20000db0
 80032b4:	20000df8 	.word	0x20000df8
 80032b8:	20000dbc 	.word	0x20000dbc

080032bc <initializePeriod>:

// htim1.Init.Period
void initializePeriod (TypesThatUsePWM_t Type, int8_t Position, uint32_t desiredFrequency) {
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	4603      	mov	r3, r0
 80032c4:	603a      	str	r2, [r7, #0]
 80032c6:	71fb      	strb	r3, [r7, #7]
 80032c8:	460b      	mov	r3, r1
 80032ca:	71bb      	strb	r3, [r7, #6]
	uint32_t calculatedPeriod = calculateOutputPeriodToGetFrequency(Type, desiredFrequency);
 80032cc:	79fb      	ldrb	r3, [r7, #7]
 80032ce:	6839      	ldr	r1, [r7, #0]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff fe31 	bl	8002f38 <calculateOutputPeriodToGetFrequency>
 80032d6:	60f8      	str	r0, [r7, #12]
	// usart_printf("%d %d\r\n", Position ,calculatedPeriod);
	switch (Type) {
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d01a      	beq.n	8003314 <initializePeriod+0x58>
 80032de:	2b02      	cmp	r3, #2
 80032e0:	dc22      	bgt.n	8003328 <initializePeriod+0x6c>
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d002      	beq.n	80032ec <initializePeriod+0x30>
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d007      	beq.n	80032fa <initializePeriod+0x3e>
		// (*tim4).Init.Period = calculatedPeriod;
		(*tim4).Instance->ARR = calculatedPeriod;
		period[10] = calculatedPeriod;
		break;
	}
	return;
 80032ea:	e01d      	b.n	8003328 <initializePeriod+0x6c>
		MotorPositionForInitializingPeriod(Position, calculatedPeriod);
 80032ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80032f0:	68f9      	ldr	r1, [r7, #12]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7ff ffb2 	bl	800325c <MotorPositionForInitializingPeriod>
		break;
 80032f8:	e015      	b.n	8003326 <initializePeriod+0x6a>
		(*tim5).Instance->ARR = calculatedPeriod;
 80032fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003330 <initializePeriod+0x74>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	62da      	str	r2, [r3, #44]	@ 0x2c
		period[Position+6] = calculatedPeriod;
 8003304:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003308:	3306      	adds	r3, #6
 800330a:	490a      	ldr	r1, [pc, #40]	@ (8003334 <initializePeriod+0x78>)
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		break;
 8003312:	e008      	b.n	8003326 <initializePeriod+0x6a>
		(*tim4).Instance->ARR = calculatedPeriod;
 8003314:	4b08      	ldr	r3, [pc, #32]	@ (8003338 <initializePeriod+0x7c>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	62da      	str	r2, [r3, #44]	@ 0x2c
		period[10] = calculatedPeriod;
 800331e:	4a05      	ldr	r2, [pc, #20]	@ (8003334 <initializePeriod+0x78>)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6293      	str	r3, [r2, #40]	@ 0x28
		break;
 8003324:	bf00      	nop
	return;
 8003326:	bf00      	nop
 8003328:	bf00      	nop
}
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	20000db8 	.word	0x20000db8
 8003334:	20000df8 	.word	0x20000df8
 8003338:	20000db4 	.word	0x20000db4

0800333c <PWMOutput>:

// (Type, Position, ms or fullrange, val)
void PWMOutput(TypesThatUsePWM_t Type, int8_t Position, uint32_t desiredFrequency) {
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	4603      	mov	r3, r0
 8003344:	603a      	str	r2, [r7, #0]
 8003346:	71fb      	strb	r3, [r7, #7]
 8003348:	460b      	mov	r3, r1
 800334a:	71bb      	strb	r3, [r7, #6]

	initializePeriod(Type, Position, desiredFrequency);
 800334c:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8003350:	79fb      	ldrb	r3, [r7, #7]
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff ffb1 	bl	80032bc <initializePeriod>

	// usart_printf("beanis3 %d\r\n", Position);
	switch (Type) {
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	2b02      	cmp	r3, #2
 800335e:	d014      	beq.n	800338a <PWMOutput+0x4e>
 8003360:	2b02      	cmp	r3, #2
 8003362:	dc16      	bgt.n	8003392 <PWMOutput+0x56>
 8003364:	2b00      	cmp	r3, #0
 8003366:	d002      	beq.n	800336e <PWMOutput+0x32>
 8003368:	2b01      	cmp	r3, #1
 800336a:	d007      	beq.n	800337c <PWMOutput+0x40>
 800336c:	e011      	b.n	8003392 <PWMOutput+0x56>
	case 0:
		whichPWMisOn[Position-1] = 1;
 800336e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003372:	3b01      	subs	r3, #1
 8003374:	4a08      	ldr	r2, [pc, #32]	@ (8003398 <PWMOutput+0x5c>)
 8003376:	2101      	movs	r1, #1
 8003378:	54d1      	strb	r1, [r2, r3]
		// usart_printf("PWM %d\r\n", Position);
		return;
 800337a:	e00a      	b.n	8003392 <PWMOutput+0x56>
	case 1:
		whichPWMisOn[Position+6] = 1;
 800337c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003380:	3306      	adds	r3, #6
 8003382:	4a05      	ldr	r2, [pc, #20]	@ (8003398 <PWMOutput+0x5c>)
 8003384:	2101      	movs	r1, #1
 8003386:	54d1      	strb	r1, [r2, r3]
		// usart_printf("LED %d\r\n", Position);
		return;
 8003388:	e003      	b.n	8003392 <PWMOutput+0x56>
	case 2:
		whichPWMisOn[10] = 1;
 800338a:	4b03      	ldr	r3, [pc, #12]	@ (8003398 <PWMOutput+0x5c>)
 800338c:	2201      	movs	r2, #1
 800338e:	729a      	strb	r2, [r3, #10]
		// usart_printf("Buzzer %d\r\n", Position);
		return;
 8003390:	bf00      	nop
	}
	// whichPWMisOn[7]= 1;
	// usart_printf("beanis7 %d %d\r\n", Position, whichPWMisOn[Position-1]);
	// return;
}
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	20000dc0 	.word	0x20000dc0

0800339c <PWMOff>:
		// usart_printf("Buzzer %d\r\n", Position);
		return;
	}
}

void PWMOff(TypesThatUsePWM_t Type, int8_t Position) {
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	4603      	mov	r3, r0
 80033a4:	460a      	mov	r2, r1
 80033a6:	71fb      	strb	r3, [r7, #7]
 80033a8:	4613      	mov	r3, r2
 80033aa:	71bb      	strb	r3, [r7, #6]
	switch (Type) {
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d014      	beq.n	80033dc <PWMOff+0x40>
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	dc16      	bgt.n	80033e4 <PWMOff+0x48>
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d002      	beq.n	80033c0 <PWMOff+0x24>
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d007      	beq.n	80033ce <PWMOff+0x32>
 80033be:	e011      	b.n	80033e4 <PWMOff+0x48>
	case 0:
		whichPWMisOn[Position-1] = 0;
 80033c0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80033c4:	3b01      	subs	r3, #1
 80033c6:	4a0a      	ldr	r2, [pc, #40]	@ (80033f0 <PWMOff+0x54>)
 80033c8:	2100      	movs	r1, #0
 80033ca:	54d1      	strb	r1, [r2, r3]
		// usart_printf("PWM %d\r\n", Position);
		return;
 80033cc:	e00a      	b.n	80033e4 <PWMOff+0x48>
	case 1:
		whichPWMisOn[Position+6] = 0;
 80033ce:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80033d2:	3306      	adds	r3, #6
 80033d4:	4a06      	ldr	r2, [pc, #24]	@ (80033f0 <PWMOff+0x54>)
 80033d6:	2100      	movs	r1, #0
 80033d8:	54d1      	strb	r1, [r2, r3]
		// usart_printf("LED %d\r\n", Position);
		return;
 80033da:	e003      	b.n	80033e4 <PWMOff+0x48>
	case 2:
		whichPWMisOn[10] = 0;
 80033dc:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <PWMOff+0x54>)
 80033de:	2200      	movs	r2, #0
 80033e0:	729a      	strb	r2, [r3, #10]
		// usart_printf("Buzzer %d\r\n", Position);
		return;
 80033e2:	bf00      	nop
	}
}
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	20000dc0 	.word	0x20000dc0

080033f4 <remote_control_init>:
/**
  * @brief          remote control init
  * @param[in]      none
  * @retval         none
  */
void remote_control_init(void) {
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
    RC_init(sbus_rx_buf[0], sbus_rx_buf[1], SBUS_RX_BUF_NUM);
 80033f8:	2224      	movs	r2, #36	@ 0x24
 80033fa:	4903      	ldr	r1, [pc, #12]	@ (8003408 <remote_control_init+0x14>)
 80033fc:	4803      	ldr	r0, [pc, #12]	@ (800340c <remote_control_init+0x18>)
 80033fe:	f7fe f95f 	bl	80016c0 <RC_init>
}
 8003402:	bf00      	nop
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	20000e60 	.word	0x20000e60
 800340c:	20000e3c 	.word	0x20000e3c

08003410 <get_remote_control_point>:
/**
  * @brief          get remote control data point
  * @param[in]      none
  * @retval         remote control data point
  */
const RC_ctrl_t *get_remote_control_point(void) {
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
    return &rc_ctrl;
 8003414:	4b02      	ldr	r3, [pc, #8]	@ (8003420 <get_remote_control_point+0x10>)
}
 8003416:	4618      	mov	r0, r3
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr
 8003420:	20000e24 	.word	0x20000e24

08003424 <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
    if(huart3.Instance->SR & UART_FLAG_RXNE) {
 800342a:	4b44      	ldr	r3, [pc, #272]	@ (800353c <USART3_IRQHandler+0x118>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0320 	and.w	r3, r3, #32
 8003434:	2b00      	cmp	r3, #0
 8003436:	d00b      	beq.n	8003450 <USART3_IRQHandler+0x2c>
        __HAL_UART_CLEAR_PEFLAG(&huart3);
 8003438:	2300      	movs	r3, #0
 800343a:	607b      	str	r3, [r7, #4]
 800343c:	4b3f      	ldr	r3, [pc, #252]	@ (800353c <USART3_IRQHandler+0x118>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	607b      	str	r3, [r7, #4]
 8003444:	4b3d      	ldr	r3, [pc, #244]	@ (800353c <USART3_IRQHandler+0x118>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	607b      	str	r3, [r7, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
            {
                sbus_to_rc(sbus_rx_buf[1], &rc_ctrl);
            }
        }
    }
}
 800344e:	e070      	b.n	8003532 <USART3_IRQHandler+0x10e>
    else if(USART3->SR & UART_FLAG_IDLE) {
 8003450:	4b3b      	ldr	r3, [pc, #236]	@ (8003540 <USART3_IRQHandler+0x11c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0310 	and.w	r3, r3, #16
 8003458:	2b00      	cmp	r3, #0
 800345a:	d06a      	beq.n	8003532 <USART3_IRQHandler+0x10e>
        __HAL_UART_CLEAR_PEFLAG(&huart3);
 800345c:	2300      	movs	r3, #0
 800345e:	603b      	str	r3, [r7, #0]
 8003460:	4b36      	ldr	r3, [pc, #216]	@ (800353c <USART3_IRQHandler+0x118>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	603b      	str	r3, [r7, #0]
 8003468:	4b34      	ldr	r3, [pc, #208]	@ (800353c <USART3_IRQHandler+0x118>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	603b      	str	r3, [r7, #0]
 8003470:	683b      	ldr	r3, [r7, #0]
        if ((hdma_usart3_rx.Instance->CR & DMA_SxCR_CT) == RESET) {
 8003472:	4b34      	ldr	r3, [pc, #208]	@ (8003544 <USART3_IRQHandler+0x120>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d12d      	bne.n	80034dc <USART3_IRQHandler+0xb8>
            __HAL_DMA_DISABLE(&hdma_usart3_rx);
 8003480:	4b30      	ldr	r3, [pc, #192]	@ (8003544 <USART3_IRQHandler+0x120>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	4b2f      	ldr	r3, [pc, #188]	@ (8003544 <USART3_IRQHandler+0x120>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f022 0201 	bic.w	r2, r2, #1
 800348e:	601a      	str	r2, [r3, #0]
            this_time_rx_len = SBUS_RX_BUF_NUM - hdma_usart3_rx.Instance->NDTR;
 8003490:	4b2c      	ldr	r3, [pc, #176]	@ (8003544 <USART3_IRQHandler+0x120>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	b29b      	uxth	r3, r3
 8003498:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 800349c:	b29a      	uxth	r2, r3
 800349e:	4b2a      	ldr	r3, [pc, #168]	@ (8003548 <USART3_IRQHandler+0x124>)
 80034a0:	801a      	strh	r2, [r3, #0]
            hdma_usart3_rx.Instance->NDTR = SBUS_RX_BUF_NUM;
 80034a2:	4b28      	ldr	r3, [pc, #160]	@ (8003544 <USART3_IRQHandler+0x120>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2224      	movs	r2, #36	@ 0x24
 80034a8:	605a      	str	r2, [r3, #4]
            hdma_usart3_rx.Instance->CR |= DMA_SxCR_CT;
 80034aa:	4b26      	ldr	r3, [pc, #152]	@ (8003544 <USART3_IRQHandler+0x120>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	4b24      	ldr	r3, [pc, #144]	@ (8003544 <USART3_IRQHandler+0x120>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80034b8:	601a      	str	r2, [r3, #0]
            __HAL_DMA_ENABLE(&hdma_usart3_rx);
 80034ba:	4b22      	ldr	r3, [pc, #136]	@ (8003544 <USART3_IRQHandler+0x120>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	4b20      	ldr	r3, [pc, #128]	@ (8003544 <USART3_IRQHandler+0x120>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f042 0201 	orr.w	r2, r2, #1
 80034c8:	601a      	str	r2, [r3, #0]
            if(this_time_rx_len == RC_FRAME_LENGTH) {
 80034ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003548 <USART3_IRQHandler+0x124>)
 80034cc:	881b      	ldrh	r3, [r3, #0]
 80034ce:	2b12      	cmp	r3, #18
 80034d0:	d12f      	bne.n	8003532 <USART3_IRQHandler+0x10e>
                sbus_to_rc(sbus_rx_buf[0], &rc_ctrl);
 80034d2:	491e      	ldr	r1, [pc, #120]	@ (800354c <USART3_IRQHandler+0x128>)
 80034d4:	481e      	ldr	r0, [pc, #120]	@ (8003550 <USART3_IRQHandler+0x12c>)
 80034d6:	f000 f841 	bl	800355c <sbus_to_rc>
}
 80034da:	e02a      	b.n	8003532 <USART3_IRQHandler+0x10e>
            __HAL_DMA_DISABLE(&hdma_usart3_rx);
 80034dc:	4b19      	ldr	r3, [pc, #100]	@ (8003544 <USART3_IRQHandler+0x120>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	4b18      	ldr	r3, [pc, #96]	@ (8003544 <USART3_IRQHandler+0x120>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f022 0201 	bic.w	r2, r2, #1
 80034ea:	601a      	str	r2, [r3, #0]
            this_time_rx_len = SBUS_RX_BUF_NUM - hdma_usart3_rx.Instance->NDTR;
 80034ec:	4b15      	ldr	r3, [pc, #84]	@ (8003544 <USART3_IRQHandler+0x120>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	4b13      	ldr	r3, [pc, #76]	@ (8003548 <USART3_IRQHandler+0x124>)
 80034fc:	801a      	strh	r2, [r3, #0]
            hdma_usart3_rx.Instance->NDTR = SBUS_RX_BUF_NUM;
 80034fe:	4b11      	ldr	r3, [pc, #68]	@ (8003544 <USART3_IRQHandler+0x120>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2224      	movs	r2, #36	@ 0x24
 8003504:	605a      	str	r2, [r3, #4]
            DMA1_Stream1->CR &= ~(DMA_SxCR_CT);
 8003506:	4b13      	ldr	r3, [pc, #76]	@ (8003554 <USART3_IRQHandler+0x130>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a12      	ldr	r2, [pc, #72]	@ (8003554 <USART3_IRQHandler+0x130>)
 800350c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003510:	6013      	str	r3, [r2, #0]
            __HAL_DMA_ENABLE(&hdma_usart3_rx);
 8003512:	4b0c      	ldr	r3, [pc, #48]	@ (8003544 <USART3_IRQHandler+0x120>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	4b0a      	ldr	r3, [pc, #40]	@ (8003544 <USART3_IRQHandler+0x120>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f042 0201 	orr.w	r2, r2, #1
 8003520:	601a      	str	r2, [r3, #0]
            if(this_time_rx_len == RC_FRAME_LENGTH)
 8003522:	4b09      	ldr	r3, [pc, #36]	@ (8003548 <USART3_IRQHandler+0x124>)
 8003524:	881b      	ldrh	r3, [r3, #0]
 8003526:	2b12      	cmp	r3, #18
 8003528:	d103      	bne.n	8003532 <USART3_IRQHandler+0x10e>
                sbus_to_rc(sbus_rx_buf[1], &rc_ctrl);
 800352a:	4908      	ldr	r1, [pc, #32]	@ (800354c <USART3_IRQHandler+0x128>)
 800352c:	480a      	ldr	r0, [pc, #40]	@ (8003558 <USART3_IRQHandler+0x134>)
 800352e:	f000 f815 	bl	800355c <sbus_to_rc>
}
 8003532:	bf00      	nop
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	20000b1c 	.word	0x20000b1c
 8003540:	40004800 	.word	0x40004800
 8003544:	20000c6c 	.word	0x20000c6c
 8003548:	20000e84 	.word	0x20000e84
 800354c:	20000e24 	.word	0x20000e24
 8003550:	20000e3c 	.word	0x20000e3c
 8003554:	40026028 	.word	0x40026028
 8003558:	20000e60 	.word	0x20000e60

0800355c <sbus_to_rc>:
  * @brief          remote control protocol resolution
  * @param[in]      sbus_buf: raw data point
  * @param[out]     rc_ctrl: remote control data struct point
  * @retval         none
  */
static void sbus_to_rc(volatile const uint8_t *sbus_buf, RC_ctrl_t *rc_ctrl) {
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
    if (sbus_buf == NULL || rc_ctrl == NULL) {
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 8101 	beq.w	8003770 <sbus_to_rc+0x214>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	f000 80fd 	beq.w	8003770 <sbus_to_rc+0x214>
        return;
    }

    rc_ctrl->rc.ch[0] = (sbus_buf[0] | (sbus_buf[1] << 8)) & 0x07ff;        //!< Channel 0
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	b21a      	sxth	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	3301      	adds	r3, #1
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	b2db      	uxtb	r3, r3
 8003586:	021b      	lsls	r3, r3, #8
 8003588:	b21b      	sxth	r3, r3
 800358a:	4313      	orrs	r3, r2
 800358c:	b21b      	sxth	r3, r3
 800358e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003592:	b21a      	sxth	r2, r3
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] = ((sbus_buf[1] >> 3) | (sbus_buf[2] << 5)) & 0x07ff; //!< Channel 1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3301      	adds	r3, #1
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	08db      	lsrs	r3, r3, #3
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	b21a      	sxth	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	3302      	adds	r3, #2
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	015b      	lsls	r3, r3, #5
 80035b0:	b21b      	sxth	r3, r3
 80035b2:	4313      	orrs	r3, r2
 80035b4:	b21b      	sxth	r3, r3
 80035b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035ba:	b21a      	sxth	r2, r3
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	3302      	adds	r3, #2
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	099b      	lsrs	r3, r3, #6
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	b21a      	sxth	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	3303      	adds	r3, #3
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	b21b      	sxth	r3, r3
 80035da:	4313      	orrs	r3, r2
 80035dc:	b21a      	sxth	r2, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	3304      	adds	r3, #4
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	029b      	lsls	r3, r3, #10
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 80035e8:	b21b      	sxth	r3, r3
 80035ea:	4313      	orrs	r3, r2
 80035ec:	b21b      	sxth	r3, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 80035ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035f2:	b21a      	sxth	r2, r3
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] = ((sbus_buf[4] >> 1) | (sbus_buf[5] << 7)) & 0x07ff; //!< Channel 3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3304      	adds	r3, #4
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	085b      	lsrs	r3, r3, #1
 8003602:	b2db      	uxtb	r3, r3
 8003604:	b21a      	sxth	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	3305      	adds	r3, #5
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	b2db      	uxtb	r3, r3
 800360e:	01db      	lsls	r3, r3, #7
 8003610:	b21b      	sxth	r3, r3
 8003612:	4313      	orrs	r3, r2
 8003614:	b21b      	sxth	r3, r3
 8003616:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800361a:	b21a      	sxth	r2, r3
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.s[0] = ((sbus_buf[5] >> 4) & 0x0003);                  //!< Switch left
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3305      	adds	r3, #5
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	b2db      	uxtb	r3, r3
 8003628:	091b      	lsrs	r3, r3, #4
 800362a:	b2db      	uxtb	r3, r3
 800362c:	f003 0303 	and.w	r3, r3, #3
 8003630:	b2da      	uxtb	r2, r3
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	729a      	strb	r2, [r3, #10]
    rc_ctrl->rc.s[1] = ((sbus_buf[5] >> 4) & 0x000C) >> 2;                       //!< Switch right
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	3305      	adds	r3, #5
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	b2db      	uxtb	r3, r3
 800363e:	091b      	lsrs	r3, r3, #4
 8003640:	b2db      	uxtb	r3, r3
 8003642:	109b      	asrs	r3, r3, #2
 8003644:	b2db      	uxtb	r3, r3
 8003646:	f003 0303 	and.w	r3, r3, #3
 800364a:	b2da      	uxtb	r2, r3
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	72da      	strb	r2, [r3, #11]
    rc_ctrl->mouse.x = sbus_buf[6] | (sbus_buf[7] << 8);                    //!< Mouse X axis
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3306      	adds	r3, #6
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	b2db      	uxtb	r3, r3
 8003658:	b21a      	sxth	r2, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	3307      	adds	r3, #7
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	b2db      	uxtb	r3, r3
 8003662:	021b      	lsls	r3, r3, #8
 8003664:	b21b      	sxth	r3, r3
 8003666:	4313      	orrs	r3, r2
 8003668:	b21a      	sxth	r2, r3
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	819a      	strh	r2, [r3, #12]
    rc_ctrl->mouse.y = sbus_buf[8] | (sbus_buf[9] << 8);                    //!< Mouse Y axis
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	3308      	adds	r3, #8
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	b2db      	uxtb	r3, r3
 8003676:	b21a      	sxth	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3309      	adds	r3, #9
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	b2db      	uxtb	r3, r3
 8003680:	021b      	lsls	r3, r3, #8
 8003682:	b21b      	sxth	r3, r3
 8003684:	4313      	orrs	r3, r2
 8003686:	b21a      	sxth	r2, r3
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	81da      	strh	r2, [r3, #14]
    rc_ctrl->mouse.z = sbus_buf[10] | (sbus_buf[11] << 8);                  //!< Mouse Z axis
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	330a      	adds	r3, #10
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	b21a      	sxth	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	330b      	adds	r3, #11
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	b2db      	uxtb	r3, r3
 800369e:	021b      	lsls	r3, r3, #8
 80036a0:	b21b      	sxth	r3, r3
 80036a2:	4313      	orrs	r3, r2
 80036a4:	b21a      	sxth	r2, r3
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	821a      	strh	r2, [r3, #16]
    rc_ctrl->mouse.press_l = sbus_buf[12];                                  //!< Mouse Left Is Pressed ?
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	330c      	adds	r3, #12
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	b2da      	uxtb	r2, r3
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	749a      	strb	r2, [r3, #18]
    rc_ctrl->mouse.press_r = sbus_buf[13];                                  //!< Mouse Right Is Pressed ?
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	330d      	adds	r3, #13
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	b2da      	uxtb	r2, r3
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	74da      	strb	r2, [r3, #19]
    rc_ctrl->key.v = sbus_buf[14] | (sbus_buf[15] << 8);                    //!< KeyBoard value
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	330e      	adds	r3, #14
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	b21a      	sxth	r2, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	330f      	adds	r3, #15
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	021b      	lsls	r3, r3, #8
 80036d6:	b21b      	sxth	r3, r3
 80036d8:	4313      	orrs	r3, r2
 80036da:	b21b      	sxth	r3, r3
 80036dc:	b29a      	uxth	r2, r3
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	829a      	strh	r2, [r3, #20]
    rc_ctrl->rc.ch[4] = sbus_buf[16] | (sbus_buf[17] << 8);                 //NULL
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	3310      	adds	r3, #16
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	b21a      	sxth	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	3311      	adds	r3, #17
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	021b      	lsls	r3, r3, #8
 80036f6:	b21b      	sxth	r3, r3
 80036f8:	4313      	orrs	r3, r2
 80036fa:	b21a      	sxth	r2, r3
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	811a      	strh	r2, [r3, #8]

    rc_ctrl->rc.ch[0] -= RC_CH_VALUE_OFFSET;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003706:	b21b      	sxth	r3, r3
 8003708:	b29b      	uxth	r3, r3
 800370a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800370e:	b29b      	uxth	r3, r3
 8003710:	b21a      	sxth	r2, r3
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] -= RC_CH_VALUE_OFFSET;
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800371c:	b21b      	sxth	r3, r3
 800371e:	b29b      	uxth	r3, r3
 8003720:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003724:	b29b      	uxth	r3, r3
 8003726:	b21a      	sxth	r2, r3
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] -= RC_CH_VALUE_OFFSET;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003732:	b21b      	sxth	r3, r3
 8003734:	b29b      	uxth	r3, r3
 8003736:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800373a:	b29b      	uxth	r3, r3
 800373c:	b21a      	sxth	r2, r3
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] -= RC_CH_VALUE_OFFSET;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003748:	b21b      	sxth	r3, r3
 800374a:	b29b      	uxth	r3, r3
 800374c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003750:	b29b      	uxth	r3, r3
 8003752:	b21a      	sxth	r2, r3
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.ch[4] -= RC_CH_VALUE_OFFSET;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800375e:	b21b      	sxth	r3, r3
 8003760:	b29b      	uxth	r3, r3
 8003762:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003766:	b29b      	uxth	r3, r3
 8003768:	b21a      	sxth	r2, r3
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	811a      	strh	r2, [r3, #8]
 800376e:	e000      	b.n	8003772 <sbus_to_rc+0x216>
        return;
 8003770:	bf00      	nop
}
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <getRCchannel>:

int16_t getRCchannel(int8_t channelID) {
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	71fb      	strb	r3, [r7, #7]
	return rc_ptr->rc.ch[channelID];
 8003786:	4b06      	ldr	r3, [pc, #24]	@ (80037a0 <getRCchannel+0x24>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800378e:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003792:	b21b      	sxth	r3, r3
}
 8003794:	4618      	mov	r0, r3
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	20000050 	.word	0x20000050

080037a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037aa:	2300      	movs	r3, #0
 80037ac:	607b      	str	r3, [r7, #4]
 80037ae:	4b12      	ldr	r3, [pc, #72]	@ (80037f8 <HAL_MspInit+0x54>)
 80037b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b2:	4a11      	ldr	r2, [pc, #68]	@ (80037f8 <HAL_MspInit+0x54>)
 80037b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80037ba:	4b0f      	ldr	r3, [pc, #60]	@ (80037f8 <HAL_MspInit+0x54>)
 80037bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037c2:	607b      	str	r3, [r7, #4]
 80037c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037c6:	2300      	movs	r3, #0
 80037c8:	603b      	str	r3, [r7, #0]
 80037ca:	4b0b      	ldr	r3, [pc, #44]	@ (80037f8 <HAL_MspInit+0x54>)
 80037cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ce:	4a0a      	ldr	r2, [pc, #40]	@ (80037f8 <HAL_MspInit+0x54>)
 80037d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80037d6:	4b08      	ldr	r3, [pc, #32]	@ (80037f8 <HAL_MspInit+0x54>)
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037de:	603b      	str	r3, [r7, #0]
 80037e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80037e2:	2200      	movs	r2, #0
 80037e4:	210f      	movs	r1, #15
 80037e6:	f06f 0001 	mvn.w	r0, #1
 80037ea:	f001 ff1e 	bl	800562a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037ee:	bf00      	nop
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	40023800 	.word	0x40023800

080037fc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b08c      	sub	sp, #48	@ 0x30
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003804:	f107 031c 	add.w	r3, r7, #28
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	605a      	str	r2, [r3, #4]
 800380e:	609a      	str	r2, [r3, #8]
 8003810:	60da      	str	r2, [r3, #12]
 8003812:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a4a      	ldr	r2, [pc, #296]	@ (8003944 <HAL_CAN_MspInit+0x148>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d13d      	bne.n	800389a <HAL_CAN_MspInit+0x9e>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800381e:	4b4a      	ldr	r3, [pc, #296]	@ (8003948 <HAL_CAN_MspInit+0x14c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	3301      	adds	r3, #1
 8003824:	4a48      	ldr	r2, [pc, #288]	@ (8003948 <HAL_CAN_MspInit+0x14c>)
 8003826:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003828:	4b47      	ldr	r3, [pc, #284]	@ (8003948 <HAL_CAN_MspInit+0x14c>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d10d      	bne.n	800384c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003830:	2300      	movs	r3, #0
 8003832:	61bb      	str	r3, [r7, #24]
 8003834:	4b45      	ldr	r3, [pc, #276]	@ (800394c <HAL_CAN_MspInit+0x150>)
 8003836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003838:	4a44      	ldr	r2, [pc, #272]	@ (800394c <HAL_CAN_MspInit+0x150>)
 800383a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800383e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003840:	4b42      	ldr	r3, [pc, #264]	@ (800394c <HAL_CAN_MspInit+0x150>)
 8003842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003844:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003848:	61bb      	str	r3, [r7, #24]
 800384a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]
 8003850:	4b3e      	ldr	r3, [pc, #248]	@ (800394c <HAL_CAN_MspInit+0x150>)
 8003852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003854:	4a3d      	ldr	r2, [pc, #244]	@ (800394c <HAL_CAN_MspInit+0x150>)
 8003856:	f043 0308 	orr.w	r3, r3, #8
 800385a:	6313      	str	r3, [r2, #48]	@ 0x30
 800385c:	4b3b      	ldr	r3, [pc, #236]	@ (800394c <HAL_CAN_MspInit+0x150>)
 800385e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003860:	f003 0308 	and.w	r3, r3, #8
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003868:	2303      	movs	r3, #3
 800386a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800386c:	2302      	movs	r3, #2
 800386e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003870:	2300      	movs	r3, #0
 8003872:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003874:	2303      	movs	r3, #3
 8003876:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003878:	2309      	movs	r3, #9
 800387a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800387c:	f107 031c 	add.w	r3, r7, #28
 8003880:	4619      	mov	r1, r3
 8003882:	4833      	ldr	r0, [pc, #204]	@ (8003950 <HAL_CAN_MspInit+0x154>)
 8003884:	f002 fb0a 	bl	8005e9c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8003888:	2200      	movs	r2, #0
 800388a:	2105      	movs	r1, #5
 800388c:	2014      	movs	r0, #20
 800388e:	f001 fecc 	bl	800562a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003892:	2014      	movs	r0, #20
 8003894:	f001 fee5 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8003898:	e04f      	b.n	800393a <HAL_CAN_MspInit+0x13e>
  else if(hcan->Instance==CAN2)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a2d      	ldr	r2, [pc, #180]	@ (8003954 <HAL_CAN_MspInit+0x158>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d14a      	bne.n	800393a <HAL_CAN_MspInit+0x13e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80038a4:	2300      	movs	r3, #0
 80038a6:	613b      	str	r3, [r7, #16]
 80038a8:	4b28      	ldr	r3, [pc, #160]	@ (800394c <HAL_CAN_MspInit+0x150>)
 80038aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ac:	4a27      	ldr	r2, [pc, #156]	@ (800394c <HAL_CAN_MspInit+0x150>)
 80038ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80038b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80038b4:	4b25      	ldr	r3, [pc, #148]	@ (800394c <HAL_CAN_MspInit+0x150>)
 80038b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80038bc:	613b      	str	r3, [r7, #16]
 80038be:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80038c0:	4b21      	ldr	r3, [pc, #132]	@ (8003948 <HAL_CAN_MspInit+0x14c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3301      	adds	r3, #1
 80038c6:	4a20      	ldr	r2, [pc, #128]	@ (8003948 <HAL_CAN_MspInit+0x14c>)
 80038c8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80038ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003948 <HAL_CAN_MspInit+0x14c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d10d      	bne.n	80038ee <HAL_CAN_MspInit+0xf2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80038d2:	2300      	movs	r3, #0
 80038d4:	60fb      	str	r3, [r7, #12]
 80038d6:	4b1d      	ldr	r3, [pc, #116]	@ (800394c <HAL_CAN_MspInit+0x150>)
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	4a1c      	ldr	r2, [pc, #112]	@ (800394c <HAL_CAN_MspInit+0x150>)
 80038dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80038e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80038e2:	4b1a      	ldr	r3, [pc, #104]	@ (800394c <HAL_CAN_MspInit+0x150>)
 80038e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ea:	60fb      	str	r3, [r7, #12]
 80038ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ee:	2300      	movs	r3, #0
 80038f0:	60bb      	str	r3, [r7, #8]
 80038f2:	4b16      	ldr	r3, [pc, #88]	@ (800394c <HAL_CAN_MspInit+0x150>)
 80038f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f6:	4a15      	ldr	r2, [pc, #84]	@ (800394c <HAL_CAN_MspInit+0x150>)
 80038f8:	f043 0302 	orr.w	r3, r3, #2
 80038fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80038fe:	4b13      	ldr	r3, [pc, #76]	@ (800394c <HAL_CAN_MspInit+0x150>)
 8003900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	60bb      	str	r3, [r7, #8]
 8003908:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800390a:	2360      	movs	r3, #96	@ 0x60
 800390c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800390e:	2302      	movs	r3, #2
 8003910:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003912:	2300      	movs	r3, #0
 8003914:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003916:	2303      	movs	r3, #3
 8003918:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800391a:	2309      	movs	r3, #9
 800391c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800391e:	f107 031c 	add.w	r3, r7, #28
 8003922:	4619      	mov	r1, r3
 8003924:	480c      	ldr	r0, [pc, #48]	@ (8003958 <HAL_CAN_MspInit+0x15c>)
 8003926:	f002 fab9 	bl	8005e9c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 800392a:	2200      	movs	r2, #0
 800392c:	2105      	movs	r1, #5
 800392e:	2040      	movs	r0, #64	@ 0x40
 8003930:	f001 fe7b 	bl	800562a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8003934:	2040      	movs	r0, #64	@ 0x40
 8003936:	f001 fe94 	bl	8005662 <HAL_NVIC_EnableIRQ>
}
 800393a:	bf00      	nop
 800393c:	3730      	adds	r7, #48	@ 0x30
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	40006400 	.word	0x40006400
 8003948:	20000e88 	.word	0x20000e88
 800394c:	40023800 	.word	0x40023800
 8003950:	40020c00 	.word	0x40020c00
 8003954:	40006800 	.word	0x40006800
 8003958:	40020400 	.word	0x40020400

0800395c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b08a      	sub	sp, #40	@ 0x28
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003964:	f107 0314 	add.w	r3, r7, #20
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	605a      	str	r2, [r3, #4]
 800396e:	609a      	str	r2, [r3, #8]
 8003970:	60da      	str	r2, [r3, #12]
 8003972:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a29      	ldr	r2, [pc, #164]	@ (8003a20 <HAL_I2C_MspInit+0xc4>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d14b      	bne.n	8003a16 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800397e:	2300      	movs	r3, #0
 8003980:	613b      	str	r3, [r7, #16]
 8003982:	4b28      	ldr	r3, [pc, #160]	@ (8003a24 <HAL_I2C_MspInit+0xc8>)
 8003984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003986:	4a27      	ldr	r2, [pc, #156]	@ (8003a24 <HAL_I2C_MspInit+0xc8>)
 8003988:	f043 0304 	orr.w	r3, r3, #4
 800398c:	6313      	str	r3, [r2, #48]	@ 0x30
 800398e:	4b25      	ldr	r3, [pc, #148]	@ (8003a24 <HAL_I2C_MspInit+0xc8>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003992:	f003 0304 	and.w	r3, r3, #4
 8003996:	613b      	str	r3, [r7, #16]
 8003998:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800399a:	2300      	movs	r3, #0
 800399c:	60fb      	str	r3, [r7, #12]
 800399e:	4b21      	ldr	r3, [pc, #132]	@ (8003a24 <HAL_I2C_MspInit+0xc8>)
 80039a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a2:	4a20      	ldr	r2, [pc, #128]	@ (8003a24 <HAL_I2C_MspInit+0xc8>)
 80039a4:	f043 0301 	orr.w	r3, r3, #1
 80039a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80039aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003a24 <HAL_I2C_MspInit+0xc8>)
 80039ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	60fb      	str	r3, [r7, #12]
 80039b4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80039b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039bc:	2312      	movs	r3, #18
 80039be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039c4:	2303      	movs	r3, #3
 80039c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80039c8:	2304      	movs	r3, #4
 80039ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039cc:	f107 0314 	add.w	r3, r7, #20
 80039d0:	4619      	mov	r1, r3
 80039d2:	4815      	ldr	r0, [pc, #84]	@ (8003a28 <HAL_I2C_MspInit+0xcc>)
 80039d4:	f002 fa62 	bl	8005e9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80039d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039de:	2312      	movs	r3, #18
 80039e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e2:	2300      	movs	r3, #0
 80039e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039e6:	2303      	movs	r3, #3
 80039e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80039ea:	2304      	movs	r3, #4
 80039ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ee:	f107 0314 	add.w	r3, r7, #20
 80039f2:	4619      	mov	r1, r3
 80039f4:	480d      	ldr	r0, [pc, #52]	@ (8003a2c <HAL_I2C_MspInit+0xd0>)
 80039f6:	f002 fa51 	bl	8005e9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80039fa:	2300      	movs	r3, #0
 80039fc:	60bb      	str	r3, [r7, #8]
 80039fe:	4b09      	ldr	r3, [pc, #36]	@ (8003a24 <HAL_I2C_MspInit+0xc8>)
 8003a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a02:	4a08      	ldr	r2, [pc, #32]	@ (8003a24 <HAL_I2C_MspInit+0xc8>)
 8003a04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a0a:	4b06      	ldr	r3, [pc, #24]	@ (8003a24 <HAL_I2C_MspInit+0xc8>)
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a12:	60bb      	str	r3, [r7, #8]
 8003a14:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003a16:	bf00      	nop
 8003a18:	3728      	adds	r7, #40	@ 0x28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40005c00 	.word	0x40005c00
 8003a24:	40023800 	.word	0x40023800
 8003a28:	40020800 	.word	0x40020800
 8003a2c:	40020000 	.word	0x40020000

08003a30 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b08a      	sub	sp, #40	@ 0x28
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a38:	f107 0314 	add.w	r3, r7, #20
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	605a      	str	r2, [r3, #4]
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	60da      	str	r2, [r3, #12]
 8003a46:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a28      	ldr	r2, [pc, #160]	@ (8003af0 <HAL_SPI_MspInit+0xc0>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d149      	bne.n	8003ae6 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a52:	2300      	movs	r3, #0
 8003a54:	613b      	str	r3, [r7, #16]
 8003a56:	4b27      	ldr	r3, [pc, #156]	@ (8003af4 <HAL_SPI_MspInit+0xc4>)
 8003a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a5a:	4a26      	ldr	r2, [pc, #152]	@ (8003af4 <HAL_SPI_MspInit+0xc4>)
 8003a5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a60:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a62:	4b24      	ldr	r3, [pc, #144]	@ (8003af4 <HAL_SPI_MspInit+0xc4>)
 8003a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	4b20      	ldr	r3, [pc, #128]	@ (8003af4 <HAL_SPI_MspInit+0xc4>)
 8003a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a76:	4a1f      	ldr	r2, [pc, #124]	@ (8003af4 <HAL_SPI_MspInit+0xc4>)
 8003a78:	f043 0302 	orr.w	r3, r3, #2
 8003a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003af4 <HAL_SPI_MspInit+0xc4>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	60fb      	str	r3, [r7, #12]
 8003a88:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	4b19      	ldr	r3, [pc, #100]	@ (8003af4 <HAL_SPI_MspInit+0xc4>)
 8003a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a92:	4a18      	ldr	r2, [pc, #96]	@ (8003af4 <HAL_SPI_MspInit+0xc4>)
 8003a94:	f043 0301 	orr.w	r3, r3, #1
 8003a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a9a:	4b16      	ldr	r3, [pc, #88]	@ (8003af4 <HAL_SPI_MspInit+0xc4>)
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	60bb      	str	r3, [r7, #8]
 8003aa4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8003aa6:	2318      	movs	r3, #24
 8003aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aaa:	2302      	movs	r3, #2
 8003aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ab6:	2305      	movs	r3, #5
 8003ab8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aba:	f107 0314 	add.w	r3, r7, #20
 8003abe:	4619      	mov	r1, r3
 8003ac0:	480d      	ldr	r0, [pc, #52]	@ (8003af8 <HAL_SPI_MspInit+0xc8>)
 8003ac2:	f002 f9eb 	bl	8005e9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003ac6:	2380      	movs	r3, #128	@ 0x80
 8003ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aca:	2302      	movs	r3, #2
 8003acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ad6:	2305      	movs	r3, #5
 8003ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ada:	f107 0314 	add.w	r3, r7, #20
 8003ade:	4619      	mov	r1, r3
 8003ae0:	4806      	ldr	r0, [pc, #24]	@ (8003afc <HAL_SPI_MspInit+0xcc>)
 8003ae2:	f002 f9db 	bl	8005e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003ae6:	bf00      	nop
 8003ae8:	3728      	adds	r7, #40	@ 0x28
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	40013000 	.word	0x40013000
 8003af4:	40023800 	.word	0x40023800
 8003af8:	40020400 	.word	0x40020400
 8003afc:	40020000 	.word	0x40020000

08003b00 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a83      	ldr	r2, [pc, #524]	@ (8003d1c <HAL_TIM_PWM_MspInit+0x21c>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d13e      	bne.n	8003b90 <HAL_TIM_PWM_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b12:	2300      	movs	r3, #0
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	4b82      	ldr	r3, [pc, #520]	@ (8003d20 <HAL_TIM_PWM_MspInit+0x220>)
 8003b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1a:	4a81      	ldr	r2, [pc, #516]	@ (8003d20 <HAL_TIM_PWM_MspInit+0x220>)
 8003b1c:	f043 0301 	orr.w	r3, r3, #1
 8003b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b22:	4b7f      	ldr	r3, [pc, #508]	@ (8003d20 <HAL_TIM_PWM_MspInit+0x220>)
 8003b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	617b      	str	r3, [r7, #20]
 8003b2c:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 8003b2e:	4b7d      	ldr	r3, [pc, #500]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b30:	4a7d      	ldr	r2, [pc, #500]	@ (8003d28 <HAL_TIM_PWM_MspInit+0x228>)
 8003b32:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8003b34:	4b7b      	ldr	r3, [pc, #492]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b36:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8003b3a:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b3c:	4b79      	ldr	r3, [pc, #484]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b42:	4b78      	ldr	r3, [pc, #480]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003b48:	4b76      	ldr	r3, [pc, #472]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b4e:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b50:	4b74      	ldr	r3, [pc, #464]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b56:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b58:	4b72      	ldr	r3, [pc, #456]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b5e:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8003b60:	4b70      	ldr	r3, [pc, #448]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003b66:	4b6f      	ldr	r3, [pc, #444]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b6c:	4b6d      	ldr	r3, [pc, #436]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8003b72:	486c      	ldr	r0, [pc, #432]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b74:	f001 fd90 	bl	8005698 <HAL_DMA_Init>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_TIM_PWM_MspInit+0x82>
    {
      Error_Handler();
 8003b7e:	f7ff f801 	bl	8002b84 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a67      	ldr	r2, [pc, #412]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b86:	625a      	str	r2, [r3, #36]	@ 0x24
 8003b88:	4a66      	ldr	r2, [pc, #408]	@ (8003d24 <HAL_TIM_PWM_MspInit+0x224>)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003b8e:	e0c1      	b.n	8003d14 <HAL_TIM_PWM_MspInit+0x214>
  else if(htim_pwm->Instance==TIM5)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a65      	ldr	r2, [pc, #404]	@ (8003d2c <HAL_TIM_PWM_MspInit+0x22c>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d16e      	bne.n	8003c78 <HAL_TIM_PWM_MspInit+0x178>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	4b60      	ldr	r3, [pc, #384]	@ (8003d20 <HAL_TIM_PWM_MspInit+0x220>)
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba2:	4a5f      	ldr	r2, [pc, #380]	@ (8003d20 <HAL_TIM_PWM_MspInit+0x220>)
 8003ba4:	f043 0308 	orr.w	r3, r3, #8
 8003ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003baa:	4b5d      	ldr	r3, [pc, #372]	@ (8003d20 <HAL_TIM_PWM_MspInit+0x220>)
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	f003 0308 	and.w	r3, r3, #8
 8003bb2:	613b      	str	r3, [r7, #16]
 8003bb4:	693b      	ldr	r3, [r7, #16]
    hdma_tim5_ch1.Instance = DMA1_Stream2;
 8003bb6:	4b5e      	ldr	r3, [pc, #376]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bb8:	4a5e      	ldr	r2, [pc, #376]	@ (8003d34 <HAL_TIM_PWM_MspInit+0x234>)
 8003bba:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch1.Init.Channel = DMA_CHANNEL_6;
 8003bbc:	4b5c      	ldr	r3, [pc, #368]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bbe:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8003bc2:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bc4:	4b5a      	ldr	r3, [pc, #360]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bca:	4b59      	ldr	r3, [pc, #356]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003bd0:	4b57      	ldr	r3, [pc, #348]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003bd6:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003bd8:	4b55      	ldr	r3, [pc, #340]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bda:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003bde:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003be0:	4b53      	ldr	r3, [pc, #332]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003be2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003be6:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch1.Init.Mode = DMA_NORMAL;
 8003be8:	4b51      	ldr	r3, [pc, #324]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003bee:	4b50      	ldr	r3, [pc, #320]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003bf4:	4b4e      	ldr	r3, [pc, #312]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 8003bfa:	484d      	ldr	r0, [pc, #308]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003bfc:	f001 fd4c 	bl	8005698 <HAL_DMA_Init>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d001      	beq.n	8003c0a <HAL_TIM_PWM_MspInit+0x10a>
      Error_Handler();
 8003c06:	f7fe ffbd 	bl	8002b84 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a48      	ldr	r2, [pc, #288]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003c0e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003c10:	4a47      	ldr	r2, [pc, #284]	@ (8003d30 <HAL_TIM_PWM_MspInit+0x230>)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 8003c16:	4b48      	ldr	r3, [pc, #288]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c18:	4a48      	ldr	r2, [pc, #288]	@ (8003d3c <HAL_TIM_PWM_MspInit+0x23c>)
 8003c1a:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Channel = DMA_CHANNEL_6;
 8003c1c:	4b46      	ldr	r3, [pc, #280]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c1e:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8003c22:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c24:	4b44      	ldr	r3, [pc, #272]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c2a:	4b43      	ldr	r3, [pc, #268]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8003c30:	4b41      	ldr	r3, [pc, #260]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c36:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003c38:	4b3f      	ldr	r3, [pc, #252]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c3a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c3e:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003c40:	4b3d      	ldr	r3, [pc, #244]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003c46:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 8003c48:	4b3b      	ldr	r3, [pc, #236]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003c4e:	4b3a      	ldr	r3, [pc, #232]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c54:	4b38      	ldr	r3, [pc, #224]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 8003c5a:	4837      	ldr	r0, [pc, #220]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c5c:	f001 fd1c 	bl	8005698 <HAL_DMA_Init>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <HAL_TIM_PWM_MspInit+0x16a>
      Error_Handler();
 8003c66:	f7fe ff8d 	bl	8002b84 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a32      	ldr	r2, [pc, #200]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003c70:	4a31      	ldr	r2, [pc, #196]	@ (8003d38 <HAL_TIM_PWM_MspInit+0x238>)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003c76:	e04d      	b.n	8003d14 <HAL_TIM_PWM_MspInit+0x214>
  else if(htim_pwm->Instance==TIM8)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a30      	ldr	r2, [pc, #192]	@ (8003d40 <HAL_TIM_PWM_MspInit+0x240>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d148      	bne.n	8003d14 <HAL_TIM_PWM_MspInit+0x214>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003c82:	2300      	movs	r3, #0
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	4b26      	ldr	r3, [pc, #152]	@ (8003d20 <HAL_TIM_PWM_MspInit+0x220>)
 8003c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8a:	4a25      	ldr	r2, [pc, #148]	@ (8003d20 <HAL_TIM_PWM_MspInit+0x220>)
 8003c8c:	f043 0302 	orr.w	r3, r3, #2
 8003c90:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c92:	4b23      	ldr	r3, [pc, #140]	@ (8003d20 <HAL_TIM_PWM_MspInit+0x220>)
 8003c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	60fb      	str	r3, [r7, #12]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
    hdma_tim8_ch1_ch2_ch3.Instance = DMA2_Stream2;
 8003c9e:	4b29      	ldr	r3, [pc, #164]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003ca0:	4a29      	ldr	r2, [pc, #164]	@ (8003d48 <HAL_TIM_PWM_MspInit+0x248>)
 8003ca2:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1_ch2_ch3.Init.Channel = DMA_CHANNEL_0;
 8003ca4:	4b27      	ldr	r3, [pc, #156]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1_ch2_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003caa:	4b26      	ldr	r3, [pc, #152]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1_ch2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cb0:	4b24      	ldr	r3, [pc, #144]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1_ch2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003cb6:	4b23      	ldr	r3, [pc, #140]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003cbc:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1_ch2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003cbe:	4b21      	ldr	r3, [pc, #132]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cc0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003cc4:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1_ch2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003cc6:	4b1f      	ldr	r3, [pc, #124]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ccc:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1_ch2_ch3.Init.Mode = DMA_NORMAL;
 8003cce:	4b1d      	ldr	r3, [pc, #116]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1_ch2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1_ch2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003cda:	4b1a      	ldr	r3, [pc, #104]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1_ch2_ch3) != HAL_OK)
 8003ce0:	4818      	ldr	r0, [pc, #96]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003ce2:	f001 fcd9 	bl	8005698 <HAL_DMA_Init>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <HAL_TIM_PWM_MspInit+0x1f0>
      Error_Handler();
 8003cec:	f7fe ff4a 	bl	8002b84 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1_ch2_ch3);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a14      	ldr	r2, [pc, #80]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cf4:	625a      	str	r2, [r3, #36]	@ 0x24
 8003cf6:	4a13      	ldr	r2, [pc, #76]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch1_ch2_ch3);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a11      	ldr	r2, [pc, #68]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003d00:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d02:	4a10      	ldr	r2, [pc, #64]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim8_ch1_ch2_ch3);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a0e      	ldr	r2, [pc, #56]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003d0c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003d0e:	4a0d      	ldr	r2, [pc, #52]	@ (8003d44 <HAL_TIM_PWM_MspInit+0x244>)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003d14:	bf00      	nop
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	40010000 	.word	0x40010000
 8003d20:	40023800 	.word	0x40023800
 8003d24:	200008f4 	.word	0x200008f4
 8003d28:	40026458 	.word	0x40026458
 8003d2c:	40000c00 	.word	0x40000c00
 8003d30:	200009b4 	.word	0x200009b4
 8003d34:	40026040 	.word	0x40026040
 8003d38:	20000a14 	.word	0x20000a14
 8003d3c:	40026070 	.word	0x40026070
 8003d40:	40010400 	.word	0x40010400
 8003d44:	20000a74 	.word	0x20000a74
 8003d48:	40026440 	.word	0x40026440

08003d4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a2c      	ldr	r2, [pc, #176]	@ (8003e0c <HAL_TIM_Base_MspInit+0xc0>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d13e      	bne.n	8003ddc <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003d5e:	2300      	movs	r3, #0
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	4b2b      	ldr	r3, [pc, #172]	@ (8003e10 <HAL_TIM_Base_MspInit+0xc4>)
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	4a2a      	ldr	r2, [pc, #168]	@ (8003e10 <HAL_TIM_Base_MspInit+0xc4>)
 8003d68:	f043 0304 	orr.w	r3, r3, #4
 8003d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d6e:	4b28      	ldr	r3, [pc, #160]	@ (8003e10 <HAL_TIM_Base_MspInit+0xc4>)
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	f003 0304 	and.w	r3, r3, #4
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Stream7;
 8003d7a:	4b26      	ldr	r3, [pc, #152]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003d7c:	4a26      	ldr	r2, [pc, #152]	@ (8003e18 <HAL_TIM_Base_MspInit+0xcc>)
 8003d7e:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 8003d80:	4b24      	ldr	r3, [pc, #144]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003d82:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003d86:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d88:	4b22      	ldr	r3, [pc, #136]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d8e:	4b21      	ldr	r3, [pc, #132]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003d94:	4b1f      	ldr	r3, [pc, #124]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003d96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d9a:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003d9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003da2:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003da4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003da6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003daa:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8003dac:	4b19      	ldr	r3, [pc, #100]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003db2:	4b18      	ldr	r3, [pc, #96]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003db8:	4b16      	ldr	r3, [pc, #88]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8003dbe:	4815      	ldr	r0, [pc, #84]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003dc0:	f001 fc6a 	bl	8005698 <HAL_DMA_Init>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8003dca:	f7fe fedb 	bl	8002b84 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a10      	ldr	r2, [pc, #64]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003dd2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003dd4:	4a0f      	ldr	r2, [pc, #60]	@ (8003e14 <HAL_TIM_Base_MspInit+0xc8>)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8003dda:	e012      	b.n	8003e02 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM10)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a0e      	ldr	r2, [pc, #56]	@ (8003e1c <HAL_TIM_Base_MspInit+0xd0>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d10d      	bne.n	8003e02 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003de6:	2300      	movs	r3, #0
 8003de8:	60bb      	str	r3, [r7, #8]
 8003dea:	4b09      	ldr	r3, [pc, #36]	@ (8003e10 <HAL_TIM_Base_MspInit+0xc4>)
 8003dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dee:	4a08      	ldr	r2, [pc, #32]	@ (8003e10 <HAL_TIM_Base_MspInit+0xc4>)
 8003df0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003df4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003df6:	4b06      	ldr	r3, [pc, #24]	@ (8003e10 <HAL_TIM_Base_MspInit+0xc4>)
 8003df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dfe:	60bb      	str	r3, [r7, #8]
 8003e00:	68bb      	ldr	r3, [r7, #8]
}
 8003e02:	bf00      	nop
 8003e04:	3710      	adds	r7, #16
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	40000800 	.word	0x40000800
 8003e10:	40023800 	.word	0x40023800
 8003e14:	20000954 	.word	0x20000954
 8003e18:	400260b8 	.word	0x400260b8
 8003e1c:	40014400 	.word	0x40014400

08003e20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b08e      	sub	sp, #56	@ 0x38
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	605a      	str	r2, [r3, #4]
 8003e32:	609a      	str	r2, [r3, #8]
 8003e34:	60da      	str	r2, [r3, #12]
 8003e36:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a6a      	ldr	r2, [pc, #424]	@ (8003fe8 <HAL_TIM_MspPostInit+0x1c8>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d11f      	bne.n	8003e82 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e42:	2300      	movs	r3, #0
 8003e44:	623b      	str	r3, [r7, #32]
 8003e46:	4b69      	ldr	r3, [pc, #420]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e4a:	4a68      	ldr	r2, [pc, #416]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003e4c:	f043 0310 	orr.w	r3, r3, #16
 8003e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e52:	4b66      	ldr	r3, [pc, #408]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e56:	f003 0310 	and.w	r3, r3, #16
 8003e5a:	623b      	str	r3, [r7, #32]
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
    PE13     ------> TIM1_CH3
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14;
 8003e5e:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8003e62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e64:	2302      	movs	r3, #2
 8003e66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003e70:	2301      	movs	r3, #1
 8003e72:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e78:	4619      	mov	r1, r3
 8003e7a:	485d      	ldr	r0, [pc, #372]	@ (8003ff0 <HAL_TIM_MspPostInit+0x1d0>)
 8003e7c:	f002 f80e 	bl	8005e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8003e80:	e0ae      	b.n	8003fe0 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM4)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a5b      	ldr	r2, [pc, #364]	@ (8003ff4 <HAL_TIM_MspPostInit+0x1d4>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d11f      	bne.n	8003ecc <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	61fb      	str	r3, [r7, #28]
 8003e90:	4b56      	ldr	r3, [pc, #344]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e94:	4a55      	ldr	r2, [pc, #340]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003e96:	f043 0308 	orr.w	r3, r3, #8
 8003e9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e9c:	4b53      	ldr	r3, [pc, #332]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea0:	f003 0308 	and.w	r3, r3, #8
 8003ea4:	61fb      	str	r3, [r7, #28]
 8003ea6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003ea8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003eac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eae:	2302      	movs	r3, #2
 8003eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003eba:	2302      	movs	r3, #2
 8003ebc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ebe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	484c      	ldr	r0, [pc, #304]	@ (8003ff8 <HAL_TIM_MspPostInit+0x1d8>)
 8003ec6:	f001 ffe9 	bl	8005e9c <HAL_GPIO_Init>
}
 8003eca:	e089      	b.n	8003fe0 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM5)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a4a      	ldr	r2, [pc, #296]	@ (8003ffc <HAL_TIM_MspPostInit+0x1dc>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d11f      	bne.n	8003f16 <HAL_TIM_MspPostInit+0xf6>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	61bb      	str	r3, [r7, #24]
 8003eda:	4b44      	ldr	r3, [pc, #272]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ede:	4a43      	ldr	r2, [pc, #268]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003ee0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ee6:	4b41      	ldr	r3, [pc, #260]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eee:	61bb      	str	r3, [r7, #24]
 8003ef0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 8003ef2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003ef6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ef8:	2302      	movs	r3, #2
 8003efa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003efc:	2300      	movs	r3, #0
 8003efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f00:	2300      	movs	r3, #0
 8003f02:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003f04:	2302      	movs	r3, #2
 8003f06:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003f08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	483c      	ldr	r0, [pc, #240]	@ (8004000 <HAL_TIM_MspPostInit+0x1e0>)
 8003f10:	f001 ffc4 	bl	8005e9c <HAL_GPIO_Init>
}
 8003f14:	e064      	b.n	8003fe0 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM8)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a3a      	ldr	r2, [pc, #232]	@ (8004004 <HAL_TIM_MspPostInit+0x1e4>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d13c      	bne.n	8003f9a <HAL_TIM_MspPostInit+0x17a>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003f20:	2300      	movs	r3, #0
 8003f22:	617b      	str	r3, [r7, #20]
 8003f24:	4b31      	ldr	r3, [pc, #196]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f28:	4a30      	ldr	r2, [pc, #192]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003f2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f30:	4b2e      	ldr	r3, [pc, #184]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f38:	617b      	str	r3, [r7, #20]
 8003f3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	613b      	str	r3, [r7, #16]
 8003f40:	4b2a      	ldr	r3, [pc, #168]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f44:	4a29      	ldr	r2, [pc, #164]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003f46:	f043 0304 	orr.w	r3, r3, #4
 8003f4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f4c:	4b27      	ldr	r3, [pc, #156]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f50:	f003 0304 	and.w	r3, r3, #4
 8003f54:	613b      	str	r3, [r7, #16]
 8003f56:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8003f58:	23c0      	movs	r3, #192	@ 0xc0
 8003f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f60:	2300      	movs	r3, #0
 8003f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f64:	2300      	movs	r3, #0
 8003f66:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003f6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f70:	4619      	mov	r1, r3
 8003f72:	4825      	ldr	r0, [pc, #148]	@ (8004008 <HAL_TIM_MspPostInit+0x1e8>)
 8003f74:	f001 ff92 	bl	8005e9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003f78:	2340      	movs	r3, #64	@ 0x40
 8003f7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f80:	2300      	movs	r3, #0
 8003f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f84:	2300      	movs	r3, #0
 8003f86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f90:	4619      	mov	r1, r3
 8003f92:	481e      	ldr	r0, [pc, #120]	@ (800400c <HAL_TIM_MspPostInit+0x1ec>)
 8003f94:	f001 ff82 	bl	8005e9c <HAL_GPIO_Init>
}
 8003f98:	e022      	b.n	8003fe0 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM10)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a1c      	ldr	r2, [pc, #112]	@ (8004010 <HAL_TIM_MspPostInit+0x1f0>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d11d      	bne.n	8003fe0 <HAL_TIM_MspPostInit+0x1c0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	60fb      	str	r3, [r7, #12]
 8003fa8:	4b10      	ldr	r3, [pc, #64]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fac:	4a0f      	ldr	r2, [pc, #60]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003fae:	f043 0320 	orr.w	r3, r3, #32
 8003fb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8003fec <HAL_TIM_MspPostInit+0x1cc>)
 8003fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb8:	f003 0320 	and.w	r3, r3, #32
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003fc0:	2340      	movs	r3, #64	@ 0x40
 8003fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fcc:	2302      	movs	r3, #2
 8003fce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003fd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fd8:	4619      	mov	r1, r3
 8003fda:	480e      	ldr	r0, [pc, #56]	@ (8004014 <HAL_TIM_MspPostInit+0x1f4>)
 8003fdc:	f001 ff5e 	bl	8005e9c <HAL_GPIO_Init>
}
 8003fe0:	bf00      	nop
 8003fe2:	3738      	adds	r7, #56	@ 0x38
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40010000 	.word	0x40010000
 8003fec:	40023800 	.word	0x40023800
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	40000800 	.word	0x40000800
 8003ff8:	40020c00 	.word	0x40020c00
 8003ffc:	40000c00 	.word	0x40000c00
 8004000:	40021c00 	.word	0x40021c00
 8004004:	40010400 	.word	0x40010400
 8004008:	40022000 	.word	0x40022000
 800400c:	40020800 	.word	0x40020800
 8004010:	40014400 	.word	0x40014400
 8004014:	40021400 	.word	0x40021400

08004018 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b08e      	sub	sp, #56	@ 0x38
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004020:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
 8004028:	605a      	str	r2, [r3, #4]
 800402a:	609a      	str	r2, [r3, #8]
 800402c:	60da      	str	r2, [r3, #12]
 800402e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a90      	ldr	r2, [pc, #576]	@ (8004278 <HAL_UART_MspInit+0x260>)
 8004036:	4293      	cmp	r3, r2
 8004038:	f040 80b2 	bne.w	80041a0 <HAL_UART_MspInit+0x188>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800403c:	2300      	movs	r3, #0
 800403e:	623b      	str	r3, [r7, #32]
 8004040:	4b8e      	ldr	r3, [pc, #568]	@ (800427c <HAL_UART_MspInit+0x264>)
 8004042:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004044:	4a8d      	ldr	r2, [pc, #564]	@ (800427c <HAL_UART_MspInit+0x264>)
 8004046:	f043 0310 	orr.w	r3, r3, #16
 800404a:	6453      	str	r3, [r2, #68]	@ 0x44
 800404c:	4b8b      	ldr	r3, [pc, #556]	@ (800427c <HAL_UART_MspInit+0x264>)
 800404e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004050:	f003 0310 	and.w	r3, r3, #16
 8004054:	623b      	str	r3, [r7, #32]
 8004056:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004058:	2300      	movs	r3, #0
 800405a:	61fb      	str	r3, [r7, #28]
 800405c:	4b87      	ldr	r3, [pc, #540]	@ (800427c <HAL_UART_MspInit+0x264>)
 800405e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004060:	4a86      	ldr	r2, [pc, #536]	@ (800427c <HAL_UART_MspInit+0x264>)
 8004062:	f043 0302 	orr.w	r3, r3, #2
 8004066:	6313      	str	r3, [r2, #48]	@ 0x30
 8004068:	4b84      	ldr	r3, [pc, #528]	@ (800427c <HAL_UART_MspInit+0x264>)
 800406a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	61fb      	str	r3, [r7, #28]
 8004072:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004074:	2300      	movs	r3, #0
 8004076:	61bb      	str	r3, [r7, #24]
 8004078:	4b80      	ldr	r3, [pc, #512]	@ (800427c <HAL_UART_MspInit+0x264>)
 800407a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407c:	4a7f      	ldr	r2, [pc, #508]	@ (800427c <HAL_UART_MspInit+0x264>)
 800407e:	f043 0301 	orr.w	r3, r3, #1
 8004082:	6313      	str	r3, [r2, #48]	@ 0x30
 8004084:	4b7d      	ldr	r3, [pc, #500]	@ (800427c <HAL_UART_MspInit+0x264>)
 8004086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004090:	2380      	movs	r3, #128	@ 0x80
 8004092:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004094:	2302      	movs	r3, #2
 8004096:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004098:	2300      	movs	r3, #0
 800409a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800409c:	2303      	movs	r3, #3
 800409e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80040a0:	2307      	movs	r3, #7
 80040a2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040a8:	4619      	mov	r1, r3
 80040aa:	4875      	ldr	r0, [pc, #468]	@ (8004280 <HAL_UART_MspInit+0x268>)
 80040ac:	f001 fef6 	bl	8005e9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80040b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040b6:	2302      	movs	r3, #2
 80040b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ba:	2300      	movs	r3, #0
 80040bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040be:	2303      	movs	r3, #3
 80040c0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80040c2:	2307      	movs	r3, #7
 80040c4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040ca:	4619      	mov	r1, r3
 80040cc:	486d      	ldr	r0, [pc, #436]	@ (8004284 <HAL_UART_MspInit+0x26c>)
 80040ce:	f001 fee5 	bl	8005e9c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80040d2:	4b6d      	ldr	r3, [pc, #436]	@ (8004288 <HAL_UART_MspInit+0x270>)
 80040d4:	4a6d      	ldr	r2, [pc, #436]	@ (800428c <HAL_UART_MspInit+0x274>)
 80040d6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80040d8:	4b6b      	ldr	r3, [pc, #428]	@ (8004288 <HAL_UART_MspInit+0x270>)
 80040da:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80040de:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80040e0:	4b69      	ldr	r3, [pc, #420]	@ (8004288 <HAL_UART_MspInit+0x270>)
 80040e2:	2240      	movs	r2, #64	@ 0x40
 80040e4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040e6:	4b68      	ldr	r3, [pc, #416]	@ (8004288 <HAL_UART_MspInit+0x270>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80040ec:	4b66      	ldr	r3, [pc, #408]	@ (8004288 <HAL_UART_MspInit+0x270>)
 80040ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80040f2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040f4:	4b64      	ldr	r3, [pc, #400]	@ (8004288 <HAL_UART_MspInit+0x270>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80040fa:	4b63      	ldr	r3, [pc, #396]	@ (8004288 <HAL_UART_MspInit+0x270>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004100:	4b61      	ldr	r3, [pc, #388]	@ (8004288 <HAL_UART_MspInit+0x270>)
 8004102:	2200      	movs	r2, #0
 8004104:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004106:	4b60      	ldr	r3, [pc, #384]	@ (8004288 <HAL_UART_MspInit+0x270>)
 8004108:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800410c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800410e:	4b5e      	ldr	r3, [pc, #376]	@ (8004288 <HAL_UART_MspInit+0x270>)
 8004110:	2200      	movs	r2, #0
 8004112:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004114:	485c      	ldr	r0, [pc, #368]	@ (8004288 <HAL_UART_MspInit+0x270>)
 8004116:	f001 fabf 	bl	8005698 <HAL_DMA_Init>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8004120:	f7fe fd30 	bl	8002b84 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a58      	ldr	r2, [pc, #352]	@ (8004288 <HAL_UART_MspInit+0x270>)
 8004128:	639a      	str	r2, [r3, #56]	@ 0x38
 800412a:	4a57      	ldr	r2, [pc, #348]	@ (8004288 <HAL_UART_MspInit+0x270>)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 8004130:	4b57      	ldr	r3, [pc, #348]	@ (8004290 <HAL_UART_MspInit+0x278>)
 8004132:	4a58      	ldr	r2, [pc, #352]	@ (8004294 <HAL_UART_MspInit+0x27c>)
 8004134:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004136:	4b56      	ldr	r3, [pc, #344]	@ (8004290 <HAL_UART_MspInit+0x278>)
 8004138:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800413c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800413e:	4b54      	ldr	r3, [pc, #336]	@ (8004290 <HAL_UART_MspInit+0x278>)
 8004140:	2200      	movs	r2, #0
 8004142:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004144:	4b52      	ldr	r3, [pc, #328]	@ (8004290 <HAL_UART_MspInit+0x278>)
 8004146:	2200      	movs	r2, #0
 8004148:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800414a:	4b51      	ldr	r3, [pc, #324]	@ (8004290 <HAL_UART_MspInit+0x278>)
 800414c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004150:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004152:	4b4f      	ldr	r3, [pc, #316]	@ (8004290 <HAL_UART_MspInit+0x278>)
 8004154:	2200      	movs	r2, #0
 8004156:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004158:	4b4d      	ldr	r3, [pc, #308]	@ (8004290 <HAL_UART_MspInit+0x278>)
 800415a:	2200      	movs	r2, #0
 800415c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800415e:	4b4c      	ldr	r3, [pc, #304]	@ (8004290 <HAL_UART_MspInit+0x278>)
 8004160:	2200      	movs	r2, #0
 8004162:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004164:	4b4a      	ldr	r3, [pc, #296]	@ (8004290 <HAL_UART_MspInit+0x278>)
 8004166:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800416a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800416c:	4b48      	ldr	r3, [pc, #288]	@ (8004290 <HAL_UART_MspInit+0x278>)
 800416e:	2200      	movs	r2, #0
 8004170:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004172:	4847      	ldr	r0, [pc, #284]	@ (8004290 <HAL_UART_MspInit+0x278>)
 8004174:	f001 fa90 	bl	8005698 <HAL_DMA_Init>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 800417e:	f7fe fd01 	bl	8002b84 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a42      	ldr	r2, [pc, #264]	@ (8004290 <HAL_UART_MspInit+0x278>)
 8004186:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004188:	4a41      	ldr	r2, [pc, #260]	@ (8004290 <HAL_UART_MspInit+0x278>)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800418e:	2200      	movs	r2, #0
 8004190:	2105      	movs	r1, #5
 8004192:	2025      	movs	r0, #37	@ 0x25
 8004194:	f001 fa49 	bl	800562a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004198:	2025      	movs	r0, #37	@ 0x25
 800419a:	f001 fa62 	bl	8005662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800419e:	e11c      	b.n	80043da <HAL_UART_MspInit+0x3c2>
  else if(huart->Instance==USART3)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a3c      	ldr	r2, [pc, #240]	@ (8004298 <HAL_UART_MspInit+0x280>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d17e      	bne.n	80042a8 <HAL_UART_MspInit+0x290>
    __HAL_RCC_USART3_CLK_ENABLE();
 80041aa:	2300      	movs	r3, #0
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	4b33      	ldr	r3, [pc, #204]	@ (800427c <HAL_UART_MspInit+0x264>)
 80041b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b2:	4a32      	ldr	r2, [pc, #200]	@ (800427c <HAL_UART_MspInit+0x264>)
 80041b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80041ba:	4b30      	ldr	r3, [pc, #192]	@ (800427c <HAL_UART_MspInit+0x264>)
 80041bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041c6:	2300      	movs	r3, #0
 80041c8:	613b      	str	r3, [r7, #16]
 80041ca:	4b2c      	ldr	r3, [pc, #176]	@ (800427c <HAL_UART_MspInit+0x264>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ce:	4a2b      	ldr	r2, [pc, #172]	@ (800427c <HAL_UART_MspInit+0x264>)
 80041d0:	f043 0304 	orr.w	r3, r3, #4
 80041d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80041d6:	4b29      	ldr	r3, [pc, #164]	@ (800427c <HAL_UART_MspInit+0x264>)
 80041d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	613b      	str	r3, [r7, #16]
 80041e0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80041e2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80041e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e8:	2302      	movs	r3, #2
 80041ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041ec:	2300      	movs	r3, #0
 80041ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041f0:	2303      	movs	r3, #3
 80041f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80041f4:	2307      	movs	r3, #7
 80041f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041fc:	4619      	mov	r1, r3
 80041fe:	4827      	ldr	r0, [pc, #156]	@ (800429c <HAL_UART_MspInit+0x284>)
 8004200:	f001 fe4c 	bl	8005e9c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8004204:	4b26      	ldr	r3, [pc, #152]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 8004206:	4a27      	ldr	r2, [pc, #156]	@ (80042a4 <HAL_UART_MspInit+0x28c>)
 8004208:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800420a:	4b25      	ldr	r3, [pc, #148]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 800420c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004210:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004212:	4b23      	ldr	r3, [pc, #140]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 8004214:	2200      	movs	r2, #0
 8004216:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004218:	4b21      	ldr	r3, [pc, #132]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 800421a:	2200      	movs	r2, #0
 800421c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800421e:	4b20      	ldr	r3, [pc, #128]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 8004220:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004224:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004226:	4b1e      	ldr	r3, [pc, #120]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 8004228:	2200      	movs	r2, #0
 800422a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800422c:	4b1c      	ldr	r3, [pc, #112]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 800422e:	2200      	movs	r2, #0
 8004230:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004232:	4b1b      	ldr	r3, [pc, #108]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 8004234:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004238:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800423a:	4b19      	ldr	r3, [pc, #100]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 800423c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004240:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004242:	4b17      	ldr	r3, [pc, #92]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 8004244:	2200      	movs	r2, #0
 8004246:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004248:	4815      	ldr	r0, [pc, #84]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 800424a:	f001 fa25 	bl	8005698 <HAL_DMA_Init>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <HAL_UART_MspInit+0x240>
      Error_Handler();
 8004254:	f7fe fc96 	bl	8002b84 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a11      	ldr	r2, [pc, #68]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 800425c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800425e:	4a10      	ldr	r2, [pc, #64]	@ (80042a0 <HAL_UART_MspInit+0x288>)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8004264:	2200      	movs	r2, #0
 8004266:	2105      	movs	r1, #5
 8004268:	2027      	movs	r0, #39	@ 0x27
 800426a:	f001 f9de 	bl	800562a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800426e:	2027      	movs	r0, #39	@ 0x27
 8004270:	f001 f9f7 	bl	8005662 <HAL_NVIC_EnableIRQ>
}
 8004274:	e0b1      	b.n	80043da <HAL_UART_MspInit+0x3c2>
 8004276:	bf00      	nop
 8004278:	40011000 	.word	0x40011000
 800427c:	40023800 	.word	0x40023800
 8004280:	40020400 	.word	0x40020400
 8004284:	40020000 	.word	0x40020000
 8004288:	20000bac 	.word	0x20000bac
 800428c:	400264b8 	.word	0x400264b8
 8004290:	20000c0c 	.word	0x20000c0c
 8004294:	40026488 	.word	0x40026488
 8004298:	40004800 	.word	0x40004800
 800429c:	40020800 	.word	0x40020800
 80042a0:	20000c6c 	.word	0x20000c6c
 80042a4:	40026028 	.word	0x40026028
  else if(huart->Instance==USART6)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a4d      	ldr	r2, [pc, #308]	@ (80043e4 <HAL_UART_MspInit+0x3cc>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	f040 8093 	bne.w	80043da <HAL_UART_MspInit+0x3c2>
    __HAL_RCC_USART6_CLK_ENABLE();
 80042b4:	2300      	movs	r3, #0
 80042b6:	60fb      	str	r3, [r7, #12]
 80042b8:	4b4b      	ldr	r3, [pc, #300]	@ (80043e8 <HAL_UART_MspInit+0x3d0>)
 80042ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042bc:	4a4a      	ldr	r2, [pc, #296]	@ (80043e8 <HAL_UART_MspInit+0x3d0>)
 80042be:	f043 0320 	orr.w	r3, r3, #32
 80042c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80042c4:	4b48      	ldr	r3, [pc, #288]	@ (80043e8 <HAL_UART_MspInit+0x3d0>)
 80042c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c8:	f003 0320 	and.w	r3, r3, #32
 80042cc:	60fb      	str	r3, [r7, #12]
 80042ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80042d0:	2300      	movs	r3, #0
 80042d2:	60bb      	str	r3, [r7, #8]
 80042d4:	4b44      	ldr	r3, [pc, #272]	@ (80043e8 <HAL_UART_MspInit+0x3d0>)
 80042d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d8:	4a43      	ldr	r2, [pc, #268]	@ (80043e8 <HAL_UART_MspInit+0x3d0>)
 80042da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042de:	6313      	str	r3, [r2, #48]	@ 0x30
 80042e0:	4b41      	ldr	r3, [pc, #260]	@ (80043e8 <HAL_UART_MspInit+0x3d0>)
 80042e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80042ec:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80042f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f2:	2302      	movs	r3, #2
 80042f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f6:	2300      	movs	r3, #0
 80042f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042fa:	2303      	movs	r3, #3
 80042fc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80042fe:	2308      	movs	r3, #8
 8004300:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004302:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004306:	4619      	mov	r1, r3
 8004308:	4838      	ldr	r0, [pc, #224]	@ (80043ec <HAL_UART_MspInit+0x3d4>)
 800430a:	f001 fdc7 	bl	8005e9c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800430e:	4b38      	ldr	r3, [pc, #224]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 8004310:	4a38      	ldr	r2, [pc, #224]	@ (80043f4 <HAL_UART_MspInit+0x3dc>)
 8004312:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8004314:	4b36      	ldr	r3, [pc, #216]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 8004316:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800431a:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800431c:	4b34      	ldr	r3, [pc, #208]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 800431e:	2200      	movs	r2, #0
 8004320:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004322:	4b33      	ldr	r3, [pc, #204]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 8004324:	2200      	movs	r2, #0
 8004326:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004328:	4b31      	ldr	r3, [pc, #196]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 800432a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800432e:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004330:	4b2f      	ldr	r3, [pc, #188]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 8004332:	2200      	movs	r2, #0
 8004334:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004336:	4b2e      	ldr	r3, [pc, #184]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 8004338:	2200      	movs	r2, #0
 800433a:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800433c:	4b2c      	ldr	r3, [pc, #176]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 800433e:	2200      	movs	r2, #0
 8004340:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004342:	4b2b      	ldr	r3, [pc, #172]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 8004344:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004348:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800434a:	4b29      	ldr	r3, [pc, #164]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 800434c:	2200      	movs	r2, #0
 800434e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004350:	4827      	ldr	r0, [pc, #156]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 8004352:	f001 f9a1 	bl	8005698 <HAL_DMA_Init>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <HAL_UART_MspInit+0x348>
      Error_Handler();
 800435c:	f7fe fc12 	bl	8002b84 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a23      	ldr	r2, [pc, #140]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 8004364:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004366:	4a22      	ldr	r2, [pc, #136]	@ (80043f0 <HAL_UART_MspInit+0x3d8>)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800436c:	4b22      	ldr	r3, [pc, #136]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 800436e:	4a23      	ldr	r2, [pc, #140]	@ (80043fc <HAL_UART_MspInit+0x3e4>)
 8004370:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8004372:	4b21      	ldr	r3, [pc, #132]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 8004374:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8004378:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800437a:	4b1f      	ldr	r3, [pc, #124]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 800437c:	2240      	movs	r2, #64	@ 0x40
 800437e:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004380:	4b1d      	ldr	r3, [pc, #116]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 8004382:	2200      	movs	r2, #0
 8004384:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004386:	4b1c      	ldr	r3, [pc, #112]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 8004388:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800438c:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800438e:	4b1a      	ldr	r3, [pc, #104]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 8004390:	2200      	movs	r2, #0
 8004392:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004394:	4b18      	ldr	r3, [pc, #96]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 8004396:	2200      	movs	r2, #0
 8004398:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800439a:	4b17      	ldr	r3, [pc, #92]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 800439c:	2200      	movs	r2, #0
 800439e:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80043a0:	4b15      	ldr	r3, [pc, #84]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 80043a2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80043a6:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043a8:	4b13      	ldr	r3, [pc, #76]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 80043aa:	2200      	movs	r2, #0
 80043ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80043ae:	4812      	ldr	r0, [pc, #72]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 80043b0:	f001 f972 	bl	8005698 <HAL_DMA_Init>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <HAL_UART_MspInit+0x3a6>
      Error_Handler();
 80043ba:	f7fe fbe3 	bl	8002b84 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a0d      	ldr	r2, [pc, #52]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 80043c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80043c4:	4a0c      	ldr	r2, [pc, #48]	@ (80043f8 <HAL_UART_MspInit+0x3e0>)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80043ca:	2200      	movs	r2, #0
 80043cc:	2105      	movs	r1, #5
 80043ce:	2047      	movs	r0, #71	@ 0x47
 80043d0:	f001 f92b 	bl	800562a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80043d4:	2047      	movs	r0, #71	@ 0x47
 80043d6:	f001 f944 	bl	8005662 <HAL_NVIC_EnableIRQ>
}
 80043da:	bf00      	nop
 80043dc:	3738      	adds	r7, #56	@ 0x38
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	40011400 	.word	0x40011400
 80043e8:	40023800 	.word	0x40023800
 80043ec:	40021800 	.word	0x40021800
 80043f0:	20000ccc 	.word	0x20000ccc
 80043f4:	40026428 	.word	0x40026428
 80043f8:	20000d2c 	.word	0x20000d2c
 80043fc:	400264a0 	.word	0x400264a0

08004400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8004404:	f003 fba0 	bl	8007b48 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004408:	bf00      	nop
 800440a:	e7fd      	b.n	8004408 <NMI_Handler+0x8>

0800440c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004410:	bf00      	nop
 8004412:	e7fd      	b.n	8004410 <HardFault_Handler+0x4>

08004414 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004414:	b480      	push	{r7}
 8004416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004418:	bf00      	nop
 800441a:	e7fd      	b.n	8004418 <MemManage_Handler+0x4>

0800441c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004420:	bf00      	nop
 8004422:	e7fd      	b.n	8004420 <BusFault_Handler+0x4>

08004424 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004424:	b480      	push	{r7}
 8004426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004428:	bf00      	nop
 800442a:	e7fd      	b.n	8004428 <UsageFault_Handler+0x4>

0800442c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800442c:	b480      	push	{r7}
 800442e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004430:	bf00      	nop
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800443e:	f000 f96d 	bl	800471c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004442:	f007 fd77 	bl	800bf34 <xTaskGetSchedulerState>
 8004446:	4603      	mov	r3, r0
 8004448:	2b01      	cmp	r3, #1
 800444a:	d001      	beq.n	8004450 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800444c:	f008 fc54 	bl	800ccf8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004450:	bf00      	nop
 8004452:	bd80      	pop	{r7, pc}

08004454 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004458:	2008      	movs	r0, #8
 800445a:	f001 fed5 	bl	8006208 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  ist8310_read_mag(magnetometerData);
 800445e:	4802      	ldr	r0, [pc, #8]	@ (8004468 <EXTI3_IRQHandler+0x14>)
 8004460:	f7fd fa9c 	bl	800199c <ist8310_read_mag>
  /* USER CODE END EXTI3_IRQn 1 */
}
 8004464:	bf00      	nop
 8004466:	bd80      	pop	{r7, pc}
 8004468:	20000684 	.word	0x20000684

0800446c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_ACCEL_Pin_Pin);
 8004470:	2010      	movs	r0, #16
 8004472:	f001 fec9 	bl	8006208 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004476:	bf00      	nop
 8004478:	bd80      	pop	{r7, pc}
	...

0800447c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004480:	4802      	ldr	r0, [pc, #8]	@ (800448c <DMA1_Stream1_IRQHandler+0x10>)
 8004482:	f001 faa1 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004486:	bf00      	nop
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	20000c6c 	.word	0x20000c6c

08004490 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch1);
 8004494:	4802      	ldr	r0, [pc, #8]	@ (80044a0 <DMA1_Stream2_IRQHandler+0x10>)
 8004496:	f001 fa97 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800449a:	bf00      	nop
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	200009b4 	.word	0x200009b4

080044a4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 80044a8:	4802      	ldr	r0, [pc, #8]	@ (80044b4 <DMA1_Stream4_IRQHandler+0x10>)
 80044aa:	f001 fa8d 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80044ae:	bf00      	nop
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	20000a14 	.word	0x20000a14

080044b8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80044bc:	4802      	ldr	r0, [pc, #8]	@ (80044c8 <CAN1_RX0_IRQHandler+0x10>)
 80044be:	f000 fda9 	bl	8005014 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80044c2:	bf00      	nop
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	20000690 	.word	0x20000690

080044cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80044d0:	4802      	ldr	r0, [pc, #8]	@ (80044dc <USART1_IRQHandler+0x10>)
 80044d2:	f004 fddd 	bl	8009090 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80044d6:	bf00      	nop
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	20000ad4 	.word	0x20000ad4

080044e0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 80044e4:	4802      	ldr	r0, [pc, #8]	@ (80044f0 <DMA1_Stream7_IRQHandler+0x10>)
 80044e6:	f001 fa6f 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80044ea:	bf00      	nop
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	20000954 	.word	0x20000954

080044f4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80044f8:	4802      	ldr	r0, [pc, #8]	@ (8004504 <DMA2_Stream1_IRQHandler+0x10>)
 80044fa:	f001 fa65 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80044fe:	bf00      	nop
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	20000ccc 	.word	0x20000ccc

08004508 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1_ch2_ch3);
 800450c:	4802      	ldr	r0, [pc, #8]	@ (8004518 <DMA2_Stream2_IRQHandler+0x10>)
 800450e:	f001 fa5b 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004512:	bf00      	nop
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	20000a74 	.word	0x20000a74

0800451c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8004520:	4802      	ldr	r0, [pc, #8]	@ (800452c <DMA2_Stream3_IRQHandler+0x10>)
 8004522:	f001 fa51 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004526:	bf00      	nop
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	200008f4 	.word	0x200008f4

08004530 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004534:	4802      	ldr	r0, [pc, #8]	@ (8004540 <CAN2_RX0_IRQHandler+0x10>)
 8004536:	f000 fd6d 	bl	8005014 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800453a:	bf00      	nop
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	200006b8 	.word	0x200006b8

08004544 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004548:	4802      	ldr	r0, [pc, #8]	@ (8004554 <DMA2_Stream5_IRQHandler+0x10>)
 800454a:	f001 fa3d 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800454e:	bf00      	nop
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	20000c0c 	.word	0x20000c0c

08004558 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800455c:	4802      	ldr	r0, [pc, #8]	@ (8004568 <DMA2_Stream6_IRQHandler+0x10>)
 800455e:	f001 fa33 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004562:	bf00      	nop
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	20000d2c 	.word	0x20000d2c

0800456c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004570:	4802      	ldr	r0, [pc, #8]	@ (800457c <DMA2_Stream7_IRQHandler+0x10>)
 8004572:	f001 fa29 	bl	80059c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8004576:	bf00      	nop
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	20000bac 	.word	0x20000bac

08004580 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004584:	4802      	ldr	r0, [pc, #8]	@ (8004590 <USART6_IRQHandler+0x10>)
 8004586:	f004 fd83 	bl	8009090 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800458a:	bf00      	nop
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	20000b64 	.word	0x20000b64

08004594 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800459c:	4a14      	ldr	r2, [pc, #80]	@ (80045f0 <_sbrk+0x5c>)
 800459e:	4b15      	ldr	r3, [pc, #84]	@ (80045f4 <_sbrk+0x60>)
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80045a8:	4b13      	ldr	r3, [pc, #76]	@ (80045f8 <_sbrk+0x64>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d102      	bne.n	80045b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80045b0:	4b11      	ldr	r3, [pc, #68]	@ (80045f8 <_sbrk+0x64>)
 80045b2:	4a12      	ldr	r2, [pc, #72]	@ (80045fc <_sbrk+0x68>)
 80045b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80045b6:	4b10      	ldr	r3, [pc, #64]	@ (80045f8 <_sbrk+0x64>)
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4413      	add	r3, r2
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d207      	bcs.n	80045d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80045c4:	f008 fe96 	bl	800d2f4 <__errno>
 80045c8:	4603      	mov	r3, r0
 80045ca:	220c      	movs	r2, #12
 80045cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80045ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80045d2:	e009      	b.n	80045e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80045d4:	4b08      	ldr	r3, [pc, #32]	@ (80045f8 <_sbrk+0x64>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80045da:	4b07      	ldr	r3, [pc, #28]	@ (80045f8 <_sbrk+0x64>)
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4413      	add	r3, r2
 80045e2:	4a05      	ldr	r2, [pc, #20]	@ (80045f8 <_sbrk+0x64>)
 80045e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80045e6:	68fb      	ldr	r3, [r7, #12]
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3718      	adds	r7, #24
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	20020000 	.word	0x20020000
 80045f4:	00000400 	.word	0x00000400
 80045f8:	20000e8c 	.word	0x20000e8c
 80045fc:	200059c8 	.word	0x200059c8

08004600 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004600:	b480      	push	{r7}
 8004602:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004604:	4b06      	ldr	r3, [pc, #24]	@ (8004620 <SystemInit+0x20>)
 8004606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800460a:	4a05      	ldr	r2, [pc, #20]	@ (8004620 <SystemInit+0x20>)
 800460c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004610:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004614:	bf00      	nop
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	e000ed00 	.word	0xe000ed00

08004624 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004624:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800465c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004628:	f7ff ffea 	bl	8004600 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800462c:	480c      	ldr	r0, [pc, #48]	@ (8004660 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800462e:	490d      	ldr	r1, [pc, #52]	@ (8004664 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004630:	4a0d      	ldr	r2, [pc, #52]	@ (8004668 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004632:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004634:	e002      	b.n	800463c <LoopCopyDataInit>

08004636 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004636:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004638:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800463a:	3304      	adds	r3, #4

0800463c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800463c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800463e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004640:	d3f9      	bcc.n	8004636 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004642:	4a0a      	ldr	r2, [pc, #40]	@ (800466c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004644:	4c0a      	ldr	r4, [pc, #40]	@ (8004670 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004646:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004648:	e001      	b.n	800464e <LoopFillZerobss>

0800464a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800464a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800464c:	3204      	adds	r2, #4

0800464e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800464e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004650:	d3fb      	bcc.n	800464a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004652:	f008 fe55 	bl	800d300 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004656:	f7fd fac1 	bl	8001bdc <main>
  bx  lr    
 800465a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800465c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004660:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004664:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8004668:	0800dda0 	.word	0x0800dda0
  ldr r2, =_sbss
 800466c:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8004670:	200059c4 	.word	0x200059c4

08004674 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004674:	e7fe      	b.n	8004674 <ADC_IRQHandler>
	...

08004678 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800467c:	4b0e      	ldr	r3, [pc, #56]	@ (80046b8 <HAL_Init+0x40>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a0d      	ldr	r2, [pc, #52]	@ (80046b8 <HAL_Init+0x40>)
 8004682:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004686:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004688:	4b0b      	ldr	r3, [pc, #44]	@ (80046b8 <HAL_Init+0x40>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a0a      	ldr	r2, [pc, #40]	@ (80046b8 <HAL_Init+0x40>)
 800468e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004692:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004694:	4b08      	ldr	r3, [pc, #32]	@ (80046b8 <HAL_Init+0x40>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a07      	ldr	r2, [pc, #28]	@ (80046b8 <HAL_Init+0x40>)
 800469a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800469e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046a0:	2003      	movs	r0, #3
 80046a2:	f000 ffb7 	bl	8005614 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046a6:	200f      	movs	r0, #15
 80046a8:	f000 f808 	bl	80046bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046ac:	f7ff f87a 	bl	80037a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	40023c00 	.word	0x40023c00

080046bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80046c4:	4b12      	ldr	r3, [pc, #72]	@ (8004710 <HAL_InitTick+0x54>)
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	4b12      	ldr	r3, [pc, #72]	@ (8004714 <HAL_InitTick+0x58>)
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	4619      	mov	r1, r3
 80046ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80046d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80046d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80046da:	4618      	mov	r0, r3
 80046dc:	f000 ffcf 	bl	800567e <HAL_SYSTICK_Config>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e00e      	b.n	8004708 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b0f      	cmp	r3, #15
 80046ee:	d80a      	bhi.n	8004706 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046f0:	2200      	movs	r2, #0
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80046f8:	f000 ff97 	bl	800562a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80046fc:	4a06      	ldr	r2, [pc, #24]	@ (8004718 <HAL_InitTick+0x5c>)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004702:	2300      	movs	r3, #0
 8004704:	e000      	b.n	8004708 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
}
 8004708:	4618      	mov	r0, r3
 800470a:	3708      	adds	r7, #8
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	20000054 	.word	0x20000054
 8004714:	2000005c 	.word	0x2000005c
 8004718:	20000058 	.word	0x20000058

0800471c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004720:	4b06      	ldr	r3, [pc, #24]	@ (800473c <HAL_IncTick+0x20>)
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	461a      	mov	r2, r3
 8004726:	4b06      	ldr	r3, [pc, #24]	@ (8004740 <HAL_IncTick+0x24>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4413      	add	r3, r2
 800472c:	4a04      	ldr	r2, [pc, #16]	@ (8004740 <HAL_IncTick+0x24>)
 800472e:	6013      	str	r3, [r2, #0]
}
 8004730:	bf00      	nop
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	2000005c 	.word	0x2000005c
 8004740:	20000e90 	.word	0x20000e90

08004744 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004744:	b480      	push	{r7}
 8004746:	af00      	add	r7, sp, #0
  return uwTick;
 8004748:	4b03      	ldr	r3, [pc, #12]	@ (8004758 <HAL_GetTick+0x14>)
 800474a:	681b      	ldr	r3, [r3, #0]
}
 800474c:	4618      	mov	r0, r3
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	20000e90 	.word	0x20000e90

0800475c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004764:	f7ff ffee 	bl	8004744 <HAL_GetTick>
 8004768:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004774:	d005      	beq.n	8004782 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004776:	4b0a      	ldr	r3, [pc, #40]	@ (80047a0 <HAL_Delay+0x44>)
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	461a      	mov	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	4413      	add	r3, r2
 8004780:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004782:	bf00      	nop
 8004784:	f7ff ffde 	bl	8004744 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	429a      	cmp	r2, r3
 8004792:	d8f7      	bhi.n	8004784 <HAL_Delay+0x28>
  {
  }
}
 8004794:	bf00      	nop
 8004796:	bf00      	nop
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	2000005c 	.word	0x2000005c

080047a4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e0ed      	b.n	8004992 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d102      	bne.n	80047c8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7ff f81a 	bl	80037fc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0201 	orr.w	r2, r2, #1
 80047d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047d8:	f7ff ffb4 	bl	8004744 <HAL_GetTick>
 80047dc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80047de:	e012      	b.n	8004806 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80047e0:	f7ff ffb0 	bl	8004744 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b0a      	cmp	r3, #10
 80047ec:	d90b      	bls.n	8004806 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2205      	movs	r2, #5
 80047fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e0c5      	b.n	8004992 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	2b00      	cmp	r3, #0
 8004812:	d0e5      	beq.n	80047e0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 0202 	bic.w	r2, r2, #2
 8004822:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004824:	f7ff ff8e 	bl	8004744 <HAL_GetTick>
 8004828:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800482a:	e012      	b.n	8004852 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800482c:	f7ff ff8a 	bl	8004744 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b0a      	cmp	r3, #10
 8004838:	d90b      	bls.n	8004852 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2205      	movs	r2, #5
 800484a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e09f      	b.n	8004992 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d1e5      	bne.n	800482c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	7e1b      	ldrb	r3, [r3, #24]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d108      	bne.n	800487a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004876:	601a      	str	r2, [r3, #0]
 8004878:	e007      	b.n	800488a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004888:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	7e5b      	ldrb	r3, [r3, #25]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d108      	bne.n	80048a4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	e007      	b.n	80048b4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	7e9b      	ldrb	r3, [r3, #26]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d108      	bne.n	80048ce <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f042 0220 	orr.w	r2, r2, #32
 80048ca:	601a      	str	r2, [r3, #0]
 80048cc:	e007      	b.n	80048de <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0220 	bic.w	r2, r2, #32
 80048dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	7edb      	ldrb	r3, [r3, #27]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d108      	bne.n	80048f8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 0210 	bic.w	r2, r2, #16
 80048f4:	601a      	str	r2, [r3, #0]
 80048f6:	e007      	b.n	8004908 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0210 	orr.w	r2, r2, #16
 8004906:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	7f1b      	ldrb	r3, [r3, #28]
 800490c:	2b01      	cmp	r3, #1
 800490e:	d108      	bne.n	8004922 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0208 	orr.w	r2, r2, #8
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	e007      	b.n	8004932 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f022 0208 	bic.w	r2, r2, #8
 8004930:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	7f5b      	ldrb	r3, [r3, #29]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d108      	bne.n	800494c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f042 0204 	orr.w	r2, r2, #4
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	e007      	b.n	800495c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f022 0204 	bic.w	r2, r2, #4
 800495a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689a      	ldr	r2, [r3, #8]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	431a      	orrs	r2, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	431a      	orrs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	ea42 0103 	orr.w	r1, r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	1e5a      	subs	r2, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	430a      	orrs	r2, r1
 8004980:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
	...

0800499c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800499c:	b480      	push	{r7}
 800499e:	b087      	sub	sp, #28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049b2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80049b4:	7cfb      	ldrb	r3, [r7, #19]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d003      	beq.n	80049c2 <HAL_CAN_ConfigFilter+0x26>
 80049ba:	7cfb      	ldrb	r3, [r7, #19]
 80049bc:	2b02      	cmp	r3, #2
 80049be:	f040 80be 	bne.w	8004b3e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80049c2:	4b65      	ldr	r3, [pc, #404]	@ (8004b58 <HAL_CAN_ConfigFilter+0x1bc>)
 80049c4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80049cc:	f043 0201 	orr.w	r2, r3, #1
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80049dc:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f0:	021b      	lsls	r3, r3, #8
 80049f2:	431a      	orrs	r2, r3
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	f003 031f 	and.w	r3, r3, #31
 8004a02:	2201      	movs	r2, #1
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	43db      	mvns	r3, r3
 8004a14:	401a      	ands	r2, r3
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	69db      	ldr	r3, [r3, #28]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d123      	bne.n	8004a6c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	43db      	mvns	r3, r3
 8004a2e:	401a      	ands	r2, r3
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a42:	683a      	ldr	r2, [r7, #0]
 8004a44:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004a46:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	3248      	adds	r2, #72	@ 0x48
 8004a4c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004a60:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004a62:	6979      	ldr	r1, [r7, #20]
 8004a64:	3348      	adds	r3, #72	@ 0x48
 8004a66:	00db      	lsls	r3, r3, #3
 8004a68:	440b      	add	r3, r1
 8004a6a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	69db      	ldr	r3, [r3, #28]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d122      	bne.n	8004aba <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004a94:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	3248      	adds	r2, #72	@ 0x48
 8004a9a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004aae:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004ab0:	6979      	ldr	r1, [r7, #20]
 8004ab2:	3348      	adds	r3, #72	@ 0x48
 8004ab4:	00db      	lsls	r3, r3, #3
 8004ab6:	440b      	add	r3, r1
 8004ab8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d109      	bne.n	8004ad6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	43db      	mvns	r3, r3
 8004acc:	401a      	ands	r2, r3
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8004ad4:	e007      	b.n	8004ae6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	431a      	orrs	r2, r3
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d109      	bne.n	8004b02 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	43db      	mvns	r3, r3
 8004af8:	401a      	ands	r2, r3
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004b00:	e007      	b.n	8004b12 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	431a      	orrs	r2, r3
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d107      	bne.n	8004b2a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	431a      	orrs	r2, r3
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004b30:	f023 0201 	bic.w	r2, r3, #1
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	e006      	b.n	8004b4c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b42:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
  }
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	371c      	adds	r7, #28
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	40006400 	.word	0x40006400

08004b5c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d12e      	bne.n	8004bce <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2202      	movs	r2, #2
 8004b74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0201 	bic.w	r2, r2, #1
 8004b86:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004b88:	f7ff fddc 	bl	8004744 <HAL_GetTick>
 8004b8c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004b8e:	e012      	b.n	8004bb6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004b90:	f7ff fdd8 	bl	8004744 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b0a      	cmp	r3, #10
 8004b9c:	d90b      	bls.n	8004bb6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2205      	movs	r2, #5
 8004bae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e012      	b.n	8004bdc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1e5      	bne.n	8004b90 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	e006      	b.n	8004bdc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
  }
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b089      	sub	sp, #36	@ 0x24
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bf8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004c02:	7ffb      	ldrb	r3, [r7, #31]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d003      	beq.n	8004c10 <HAL_CAN_AddTxMessage+0x2c>
 8004c08:	7ffb      	ldrb	r3, [r7, #31]
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	f040 80ad 	bne.w	8004d6a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d10a      	bne.n	8004c30 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d105      	bne.n	8004c30 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f000 8095 	beq.w	8004d5a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	0e1b      	lsrs	r3, r3, #24
 8004c34:	f003 0303 	and.w	r3, r3, #3
 8004c38:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	409a      	lsls	r2, r3
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d10d      	bne.n	8004c68 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004c56:	68f9      	ldr	r1, [r7, #12]
 8004c58:	6809      	ldr	r1, [r1, #0]
 8004c5a:	431a      	orrs	r2, r3
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	3318      	adds	r3, #24
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	440b      	add	r3, r1
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	e00f      	b.n	8004c88 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004c72:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004c78:	68f9      	ldr	r1, [r7, #12]
 8004c7a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004c7c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	3318      	adds	r3, #24
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	440b      	add	r3, r1
 8004c86:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6819      	ldr	r1, [r3, #0]
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	691a      	ldr	r2, [r3, #16]
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	3318      	adds	r3, #24
 8004c94:	011b      	lsls	r3, r3, #4
 8004c96:	440b      	add	r3, r1
 8004c98:	3304      	adds	r3, #4
 8004c9a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	7d1b      	ldrb	r3, [r3, #20]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d111      	bne.n	8004cc8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	3318      	adds	r3, #24
 8004cac:	011b      	lsls	r3, r3, #4
 8004cae:	4413      	add	r3, r2
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	6811      	ldr	r1, [r2, #0]
 8004cb8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	3318      	adds	r3, #24
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	440b      	add	r3, r1
 8004cc4:	3304      	adds	r3, #4
 8004cc6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	3307      	adds	r3, #7
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	061a      	lsls	r2, r3, #24
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	3306      	adds	r3, #6
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	041b      	lsls	r3, r3, #16
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	3305      	adds	r3, #5
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	021b      	lsls	r3, r3, #8
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	3204      	adds	r2, #4
 8004ce8:	7812      	ldrb	r2, [r2, #0]
 8004cea:	4610      	mov	r0, r2
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	6811      	ldr	r1, [r2, #0]
 8004cf0:	ea43 0200 	orr.w	r2, r3, r0
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	011b      	lsls	r3, r3, #4
 8004cf8:	440b      	add	r3, r1
 8004cfa:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004cfe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	3303      	adds	r3, #3
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	061a      	lsls	r2, r3, #24
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	3302      	adds	r3, #2
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	041b      	lsls	r3, r3, #16
 8004d10:	431a      	orrs	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	3301      	adds	r3, #1
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	021b      	lsls	r3, r3, #8
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	7812      	ldrb	r2, [r2, #0]
 8004d20:	4610      	mov	r0, r2
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	6811      	ldr	r1, [r2, #0]
 8004d26:	ea43 0200 	orr.w	r2, r3, r0
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	011b      	lsls	r3, r3, #4
 8004d2e:	440b      	add	r3, r1
 8004d30:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004d34:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	3318      	adds	r3, #24
 8004d3e:	011b      	lsls	r3, r3, #4
 8004d40:	4413      	add	r3, r2
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	6811      	ldr	r1, [r2, #0]
 8004d48:	f043 0201 	orr.w	r2, r3, #1
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	3318      	adds	r3, #24
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	440b      	add	r3, r1
 8004d54:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004d56:	2300      	movs	r3, #0
 8004d58:	e00e      	b.n	8004d78 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e006      	b.n	8004d78 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
  }
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3724      	adds	r7, #36	@ 0x24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004d84:	b480      	push	{r7}
 8004d86:	b087      	sub	sp, #28
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
 8004d90:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d98:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004d9a:	7dfb      	ldrb	r3, [r7, #23]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d003      	beq.n	8004da8 <HAL_CAN_GetRxMessage+0x24>
 8004da0:	7dfb      	ldrb	r3, [r7, #23]
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	f040 8103 	bne.w	8004fae <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10e      	bne.n	8004dcc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	f003 0303 	and.w	r3, r3, #3
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d116      	bne.n	8004dea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e0f7      	b.n	8004fbc <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	f003 0303 	and.w	r3, r3, #3
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d107      	bne.n	8004dea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dde:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e0e8      	b.n	8004fbc <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	331b      	adds	r3, #27
 8004df2:	011b      	lsls	r3, r3, #4
 8004df4:	4413      	add	r3, r2
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0204 	and.w	r2, r3, #4
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10c      	bne.n	8004e22 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	331b      	adds	r3, #27
 8004e10:	011b      	lsls	r3, r3, #4
 8004e12:	4413      	add	r3, r2
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	0d5b      	lsrs	r3, r3, #21
 8004e18:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	e00b      	b.n	8004e3a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	331b      	adds	r3, #27
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	4413      	add	r3, r2
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	08db      	lsrs	r3, r3, #3
 8004e32:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	331b      	adds	r3, #27
 8004e42:	011b      	lsls	r3, r3, #4
 8004e44:	4413      	add	r3, r2
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0202 	and.w	r2, r3, #2
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	331b      	adds	r3, #27
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	4413      	add	r3, r2
 8004e5c:	3304      	adds	r3, #4
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0308 	and.w	r3, r3, #8
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d003      	beq.n	8004e70 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2208      	movs	r2, #8
 8004e6c:	611a      	str	r2, [r3, #16]
 8004e6e:	e00b      	b.n	8004e88 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	331b      	adds	r3, #27
 8004e78:	011b      	lsls	r3, r3, #4
 8004e7a:	4413      	add	r3, r2
 8004e7c:	3304      	adds	r3, #4
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 020f 	and.w	r2, r3, #15
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	331b      	adds	r3, #27
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	4413      	add	r3, r2
 8004e94:	3304      	adds	r3, #4
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	0a1b      	lsrs	r3, r3, #8
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	331b      	adds	r3, #27
 8004ea8:	011b      	lsls	r3, r3, #4
 8004eaa:	4413      	add	r3, r2
 8004eac:	3304      	adds	r3, #4
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	0c1b      	lsrs	r3, r3, #16
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	011b      	lsls	r3, r3, #4
 8004ec0:	4413      	add	r3, r2
 8004ec2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	b2da      	uxtb	r2, r3
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	011b      	lsls	r3, r3, #4
 8004ed6:	4413      	add	r3, r2
 8004ed8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	0a1a      	lsrs	r2, r3, #8
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	b2d2      	uxtb	r2, r2
 8004ee6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	011b      	lsls	r3, r3, #4
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	0c1a      	lsrs	r2, r3, #16
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	3302      	adds	r3, #2
 8004efe:	b2d2      	uxtb	r2, r2
 8004f00:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	011b      	lsls	r3, r3, #4
 8004f0a:	4413      	add	r3, r2
 8004f0c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	0e1a      	lsrs	r2, r3, #24
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	3303      	adds	r3, #3
 8004f18:	b2d2      	uxtb	r2, r2
 8004f1a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	011b      	lsls	r3, r3, #4
 8004f24:	4413      	add	r3, r2
 8004f26:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	3304      	adds	r3, #4
 8004f30:	b2d2      	uxtb	r2, r2
 8004f32:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	011b      	lsls	r3, r3, #4
 8004f3c:	4413      	add	r3, r2
 8004f3e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	0a1a      	lsrs	r2, r3, #8
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	3305      	adds	r3, #5
 8004f4a:	b2d2      	uxtb	r2, r2
 8004f4c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	011b      	lsls	r3, r3, #4
 8004f56:	4413      	add	r3, r2
 8004f58:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	0c1a      	lsrs	r2, r3, #16
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	3306      	adds	r3, #6
 8004f64:	b2d2      	uxtb	r2, r2
 8004f66:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	011b      	lsls	r3, r3, #4
 8004f70:	4413      	add	r3, r2
 8004f72:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	0e1a      	lsrs	r2, r3, #24
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	3307      	adds	r3, #7
 8004f7e:	b2d2      	uxtb	r2, r2
 8004f80:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d108      	bne.n	8004f9a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68da      	ldr	r2, [r3, #12]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f042 0220 	orr.w	r2, r2, #32
 8004f96:	60da      	str	r2, [r3, #12]
 8004f98:	e007      	b.n	8004faa <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	691a      	ldr	r2, [r3, #16]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f042 0220 	orr.w	r2, r2, #32
 8004fa8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004faa:	2300      	movs	r3, #0
 8004fac:	e006      	b.n	8004fbc <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
  }
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	371c      	adds	r7, #28
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fd8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d002      	beq.n	8004fe6 <HAL_CAN_ActivateNotification+0x1e>
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d109      	bne.n	8004ffa <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	6959      	ldr	r1, [r3, #20]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	e006      	b.n	8005008 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
  }
}
 8005008:	4618      	mov	r0, r3
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b08a      	sub	sp, #40	@ 0x28
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800501c:	2300      	movs	r3, #0
 800501e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	d07c      	beq.n	8005154 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	f003 0301 	and.w	r3, r3, #1
 8005060:	2b00      	cmp	r3, #0
 8005062:	d023      	beq.n	80050ac <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2201      	movs	r2, #1
 800506a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d003      	beq.n	800507e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f983 	bl	8005382 <HAL_CAN_TxMailbox0CompleteCallback>
 800507c:	e016      	b.n	80050ac <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	f003 0304 	and.w	r3, r3, #4
 8005084:	2b00      	cmp	r3, #0
 8005086:	d004      	beq.n	8005092 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800508e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005090:	e00c      	b.n	80050ac <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	f003 0308 	and.w	r3, r3, #8
 8005098:	2b00      	cmp	r3, #0
 800509a:	d004      	beq.n	80050a6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800509c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80050a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80050a4:	e002      	b.n	80050ac <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 f989 	bl	80053be <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d024      	beq.n	8005100 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80050be:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d003      	beq.n	80050d2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 f963 	bl	8005396 <HAL_CAN_TxMailbox1CompleteCallback>
 80050d0:	e016      	b.n	8005100 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d004      	beq.n	80050e6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80050dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80050e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80050e4:	e00c      	b.n	8005100 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d004      	beq.n	80050fa <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80050f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80050f8:	e002      	b.n	8005100 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f969 	bl	80053d2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d024      	beq.n	8005154 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005112:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f943 	bl	80053aa <HAL_CAN_TxMailbox2CompleteCallback>
 8005124:	e016      	b.n	8005154 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d004      	beq.n	800513a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005132:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005136:	627b      	str	r3, [r7, #36]	@ 0x24
 8005138:	e00c      	b.n	8005154 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005140:	2b00      	cmp	r3, #0
 8005142:	d004      	beq.n	800514e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005146:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800514a:	627b      	str	r3, [r7, #36]	@ 0x24
 800514c:	e002      	b.n	8005154 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 f949 	bl	80053e6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005154:	6a3b      	ldr	r3, [r7, #32]
 8005156:	f003 0308 	and.w	r3, r3, #8
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00c      	beq.n	8005178 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f003 0310 	and.w	r3, r3, #16
 8005164:	2b00      	cmp	r3, #0
 8005166:	d007      	beq.n	8005178 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800516e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2210      	movs	r2, #16
 8005176:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005178:	6a3b      	ldr	r3, [r7, #32]
 800517a:	f003 0304 	and.w	r3, r3, #4
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00b      	beq.n	800519a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f003 0308 	and.w	r3, r3, #8
 8005188:	2b00      	cmp	r3, #0
 800518a:	d006      	beq.n	800519a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2208      	movs	r2, #8
 8005192:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f930 	bl	80053fa <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800519a:	6a3b      	ldr	r3, [r7, #32]
 800519c:	f003 0302 	and.w	r3, r3, #2
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d009      	beq.n	80051b8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	f003 0303 	and.w	r3, r3, #3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d002      	beq.n	80051b8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f7fb fd2e 	bl	8000c14 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80051b8:	6a3b      	ldr	r3, [r7, #32]
 80051ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00c      	beq.n	80051dc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	f003 0310 	and.w	r3, r3, #16
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d007      	beq.n	80051dc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80051cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80051d2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2210      	movs	r2, #16
 80051da:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80051dc:	6a3b      	ldr	r3, [r7, #32]
 80051de:	f003 0320 	and.w	r3, r3, #32
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00b      	beq.n	80051fe <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	f003 0308 	and.w	r3, r3, #8
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d006      	beq.n	80051fe <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2208      	movs	r2, #8
 80051f6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 f912 	bl	8005422 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80051fe:	6a3b      	ldr	r3, [r7, #32]
 8005200:	f003 0310 	and.w	r3, r3, #16
 8005204:	2b00      	cmp	r3, #0
 8005206:	d009      	beq.n	800521c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d002      	beq.n	800521c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f8f9 	bl	800540e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d00b      	beq.n	800523e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	f003 0310 	and.w	r3, r3, #16
 800522c:	2b00      	cmp	r3, #0
 800522e:	d006      	beq.n	800523e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2210      	movs	r2, #16
 8005236:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f8fc 	bl	8005436 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800523e:	6a3b      	ldr	r3, [r7, #32]
 8005240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00b      	beq.n	8005260 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	f003 0308 	and.w	r3, r3, #8
 800524e:	2b00      	cmp	r3, #0
 8005250:	d006      	beq.n	8005260 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2208      	movs	r2, #8
 8005258:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f8f5 	bl	800544a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005260:	6a3b      	ldr	r3, [r7, #32]
 8005262:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d07b      	beq.n	8005362 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	f003 0304 	and.w	r3, r3, #4
 8005270:	2b00      	cmp	r3, #0
 8005272:	d072      	beq.n	800535a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005274:	6a3b      	ldr	r3, [r7, #32]
 8005276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800527a:	2b00      	cmp	r3, #0
 800527c:	d008      	beq.n	8005290 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	f043 0301 	orr.w	r3, r3, #1
 800528e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005290:	6a3b      	ldr	r3, [r7, #32]
 8005292:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005296:	2b00      	cmp	r3, #0
 8005298:	d008      	beq.n	80052ac <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d003      	beq.n	80052ac <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80052a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a6:	f043 0302 	orr.w	r3, r3, #2
 80052aa:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80052ac:	6a3b      	ldr	r3, [r7, #32]
 80052ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d008      	beq.n	80052c8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d003      	beq.n	80052c8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80052c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c2:	f043 0304 	orr.w	r3, r3, #4
 80052c6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80052c8:	6a3b      	ldr	r3, [r7, #32]
 80052ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d043      	beq.n	800535a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d03e      	beq.n	800535a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80052e2:	2b60      	cmp	r3, #96	@ 0x60
 80052e4:	d02b      	beq.n	800533e <HAL_CAN_IRQHandler+0x32a>
 80052e6:	2b60      	cmp	r3, #96	@ 0x60
 80052e8:	d82e      	bhi.n	8005348 <HAL_CAN_IRQHandler+0x334>
 80052ea:	2b50      	cmp	r3, #80	@ 0x50
 80052ec:	d022      	beq.n	8005334 <HAL_CAN_IRQHandler+0x320>
 80052ee:	2b50      	cmp	r3, #80	@ 0x50
 80052f0:	d82a      	bhi.n	8005348 <HAL_CAN_IRQHandler+0x334>
 80052f2:	2b40      	cmp	r3, #64	@ 0x40
 80052f4:	d019      	beq.n	800532a <HAL_CAN_IRQHandler+0x316>
 80052f6:	2b40      	cmp	r3, #64	@ 0x40
 80052f8:	d826      	bhi.n	8005348 <HAL_CAN_IRQHandler+0x334>
 80052fa:	2b30      	cmp	r3, #48	@ 0x30
 80052fc:	d010      	beq.n	8005320 <HAL_CAN_IRQHandler+0x30c>
 80052fe:	2b30      	cmp	r3, #48	@ 0x30
 8005300:	d822      	bhi.n	8005348 <HAL_CAN_IRQHandler+0x334>
 8005302:	2b10      	cmp	r3, #16
 8005304:	d002      	beq.n	800530c <HAL_CAN_IRQHandler+0x2f8>
 8005306:	2b20      	cmp	r3, #32
 8005308:	d005      	beq.n	8005316 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800530a:	e01d      	b.n	8005348 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800530c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530e:	f043 0308 	orr.w	r3, r3, #8
 8005312:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005314:	e019      	b.n	800534a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005318:	f043 0310 	orr.w	r3, r3, #16
 800531c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800531e:	e014      	b.n	800534a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005322:	f043 0320 	orr.w	r3, r3, #32
 8005326:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005328:	e00f      	b.n	800534a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005330:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005332:	e00a      	b.n	800534a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005336:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800533a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800533c:	e005      	b.n	800534a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800533e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005344:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005346:	e000      	b.n	800534a <HAL_CAN_IRQHandler+0x336>
            break;
 8005348:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	699a      	ldr	r2, [r3, #24]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005358:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2204      	movs	r2, #4
 8005360:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005364:	2b00      	cmp	r3, #0
 8005366:	d008      	beq.n	800537a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800536c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800536e:	431a      	orrs	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 f872 	bl	800545e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800537a:	bf00      	nop
 800537c:	3728      	adds	r7, #40	@ 0x28
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005382:	b480      	push	{r7}
 8005384:	b083      	sub	sp, #12
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800538a:	bf00      	nop
 800538c:	370c      	adds	r7, #12
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr

08005396 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005396:	b480      	push	{r7}
 8005398:	b083      	sub	sp, #12
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800539e:	bf00      	nop
 80053a0:	370c      	adds	r7, #12
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr

080053aa <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80053aa:	b480      	push	{r7}
 80053ac:	b083      	sub	sp, #12
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80053b2:	bf00      	nop
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr

080053be <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80053c6:	bf00      	nop
 80053c8:	370c      	adds	r7, #12
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr

080053d2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80053d2:	b480      	push	{r7}
 80053d4:	b083      	sub	sp, #12
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr

080053e6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80053e6:	b480      	push	{r7}
 80053e8:	b083      	sub	sp, #12
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80053ee:	bf00      	nop
 80053f0:	370c      	adds	r7, #12
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr

080053fa <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80053fa:	b480      	push	{r7}
 80053fc:	b083      	sub	sp, #12
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005402:	bf00      	nop
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr

0800540e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800540e:	b480      	push	{r7}
 8005410:	b083      	sub	sp, #12
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005416:	bf00      	nop
 8005418:	370c      	adds	r7, #12
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr

08005422 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005422:	b480      	push	{r7}
 8005424:	b083      	sub	sp, #12
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800542a:	bf00      	nop
 800542c:	370c      	adds	r7, #12
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr

08005436 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005436:	b480      	push	{r7}
 8005438:	b083      	sub	sp, #12
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800543e:	bf00      	nop
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr

0800544a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005452:	bf00      	nop
 8005454:	370c      	adds	r7, #12
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
	...

08005474 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005474:	b480      	push	{r7}
 8005476:	b085      	sub	sp, #20
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f003 0307 	and.w	r3, r3, #7
 8005482:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005484:	4b0c      	ldr	r3, [pc, #48]	@ (80054b8 <__NVIC_SetPriorityGrouping+0x44>)
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005490:	4013      	ands	r3, r2
 8005492:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800549c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80054a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054a6:	4a04      	ldr	r2, [pc, #16]	@ (80054b8 <__NVIC_SetPriorityGrouping+0x44>)
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	60d3      	str	r3, [r2, #12]
}
 80054ac:	bf00      	nop
 80054ae:	3714      	adds	r7, #20
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr
 80054b8:	e000ed00 	.word	0xe000ed00

080054bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054bc:	b480      	push	{r7}
 80054be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054c0:	4b04      	ldr	r3, [pc, #16]	@ (80054d4 <__NVIC_GetPriorityGrouping+0x18>)
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	0a1b      	lsrs	r3, r3, #8
 80054c6:	f003 0307 	and.w	r3, r3, #7
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr
 80054d4:	e000ed00 	.word	0xe000ed00

080054d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	4603      	mov	r3, r0
 80054e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	db0b      	blt.n	8005502 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054ea:	79fb      	ldrb	r3, [r7, #7]
 80054ec:	f003 021f 	and.w	r2, r3, #31
 80054f0:	4907      	ldr	r1, [pc, #28]	@ (8005510 <__NVIC_EnableIRQ+0x38>)
 80054f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054f6:	095b      	lsrs	r3, r3, #5
 80054f8:	2001      	movs	r0, #1
 80054fa:	fa00 f202 	lsl.w	r2, r0, r2
 80054fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005502:	bf00      	nop
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	e000e100 	.word	0xe000e100

08005514 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
 800551a:	4603      	mov	r3, r0
 800551c:	6039      	str	r1, [r7, #0]
 800551e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005524:	2b00      	cmp	r3, #0
 8005526:	db0a      	blt.n	800553e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	b2da      	uxtb	r2, r3
 800552c:	490c      	ldr	r1, [pc, #48]	@ (8005560 <__NVIC_SetPriority+0x4c>)
 800552e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005532:	0112      	lsls	r2, r2, #4
 8005534:	b2d2      	uxtb	r2, r2
 8005536:	440b      	add	r3, r1
 8005538:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800553c:	e00a      	b.n	8005554 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	b2da      	uxtb	r2, r3
 8005542:	4908      	ldr	r1, [pc, #32]	@ (8005564 <__NVIC_SetPriority+0x50>)
 8005544:	79fb      	ldrb	r3, [r7, #7]
 8005546:	f003 030f 	and.w	r3, r3, #15
 800554a:	3b04      	subs	r3, #4
 800554c:	0112      	lsls	r2, r2, #4
 800554e:	b2d2      	uxtb	r2, r2
 8005550:	440b      	add	r3, r1
 8005552:	761a      	strb	r2, [r3, #24]
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr
 8005560:	e000e100 	.word	0xe000e100
 8005564:	e000ed00 	.word	0xe000ed00

08005568 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005568:	b480      	push	{r7}
 800556a:	b089      	sub	sp, #36	@ 0x24
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f003 0307 	and.w	r3, r3, #7
 800557a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	f1c3 0307 	rsb	r3, r3, #7
 8005582:	2b04      	cmp	r3, #4
 8005584:	bf28      	it	cs
 8005586:	2304      	movcs	r3, #4
 8005588:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	3304      	adds	r3, #4
 800558e:	2b06      	cmp	r3, #6
 8005590:	d902      	bls.n	8005598 <NVIC_EncodePriority+0x30>
 8005592:	69fb      	ldr	r3, [r7, #28]
 8005594:	3b03      	subs	r3, #3
 8005596:	e000      	b.n	800559a <NVIC_EncodePriority+0x32>
 8005598:	2300      	movs	r3, #0
 800559a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800559c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	fa02 f303 	lsl.w	r3, r2, r3
 80055a6:	43da      	mvns	r2, r3
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	401a      	ands	r2, r3
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	fa01 f303 	lsl.w	r3, r1, r3
 80055ba:	43d9      	mvns	r1, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055c0:	4313      	orrs	r3, r2
         );
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3724      	adds	r7, #36	@ 0x24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
	...

080055d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	3b01      	subs	r3, #1
 80055dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055e0:	d301      	bcc.n	80055e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80055e2:	2301      	movs	r3, #1
 80055e4:	e00f      	b.n	8005606 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055e6:	4a0a      	ldr	r2, [pc, #40]	@ (8005610 <SysTick_Config+0x40>)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	3b01      	subs	r3, #1
 80055ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055ee:	210f      	movs	r1, #15
 80055f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80055f4:	f7ff ff8e 	bl	8005514 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055f8:	4b05      	ldr	r3, [pc, #20]	@ (8005610 <SysTick_Config+0x40>)
 80055fa:	2200      	movs	r2, #0
 80055fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055fe:	4b04      	ldr	r3, [pc, #16]	@ (8005610 <SysTick_Config+0x40>)
 8005600:	2207      	movs	r2, #7
 8005602:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005604:	2300      	movs	r3, #0
}
 8005606:	4618      	mov	r0, r3
 8005608:	3708      	adds	r7, #8
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	e000e010 	.word	0xe000e010

08005614 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f7ff ff29 	bl	8005474 <__NVIC_SetPriorityGrouping>
}
 8005622:	bf00      	nop
 8005624:	3708      	adds	r7, #8
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800562a:	b580      	push	{r7, lr}
 800562c:	b086      	sub	sp, #24
 800562e:	af00      	add	r7, sp, #0
 8005630:	4603      	mov	r3, r0
 8005632:	60b9      	str	r1, [r7, #8]
 8005634:	607a      	str	r2, [r7, #4]
 8005636:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005638:	2300      	movs	r3, #0
 800563a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800563c:	f7ff ff3e 	bl	80054bc <__NVIC_GetPriorityGrouping>
 8005640:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	68b9      	ldr	r1, [r7, #8]
 8005646:	6978      	ldr	r0, [r7, #20]
 8005648:	f7ff ff8e 	bl	8005568 <NVIC_EncodePriority>
 800564c:	4602      	mov	r2, r0
 800564e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005652:	4611      	mov	r1, r2
 8005654:	4618      	mov	r0, r3
 8005656:	f7ff ff5d 	bl	8005514 <__NVIC_SetPriority>
}
 800565a:	bf00      	nop
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b082      	sub	sp, #8
 8005666:	af00      	add	r7, sp, #0
 8005668:	4603      	mov	r3, r0
 800566a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800566c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005670:	4618      	mov	r0, r3
 8005672:	f7ff ff31 	bl	80054d8 <__NVIC_EnableIRQ>
}
 8005676:	bf00      	nop
 8005678:	3708      	adds	r7, #8
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800567e:	b580      	push	{r7, lr}
 8005680:	b082      	sub	sp, #8
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f7ff ffa2 	bl	80055d0 <SysTick_Config>
 800568c:	4603      	mov	r3, r0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3708      	adds	r7, #8
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
	...

08005698 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b086      	sub	sp, #24
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80056a0:	2300      	movs	r3, #0
 80056a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80056a4:	f7ff f84e 	bl	8004744 <HAL_GetTick>
 80056a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e099      	b.n	80057e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2202      	movs	r2, #2
 80056b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f022 0201 	bic.w	r2, r2, #1
 80056d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056d4:	e00f      	b.n	80056f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80056d6:	f7ff f835 	bl	8004744 <HAL_GetTick>
 80056da:	4602      	mov	r2, r0
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	2b05      	cmp	r3, #5
 80056e2:	d908      	bls.n	80056f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2220      	movs	r2, #32
 80056e8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2203      	movs	r2, #3
 80056ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e078      	b.n	80057e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	2b00      	cmp	r3, #0
 8005702:	d1e8      	bne.n	80056d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800570c:	697a      	ldr	r2, [r7, #20]
 800570e:	4b38      	ldr	r3, [pc, #224]	@ (80057f0 <HAL_DMA_Init+0x158>)
 8005710:	4013      	ands	r3, r2
 8005712:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685a      	ldr	r2, [r3, #4]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005722:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800572e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800573a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a1b      	ldr	r3, [r3, #32]
 8005740:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	4313      	orrs	r3, r2
 8005746:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574c:	2b04      	cmp	r3, #4
 800574e:	d107      	bne.n	8005760 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005758:	4313      	orrs	r3, r2
 800575a:	697a      	ldr	r2, [r7, #20]
 800575c:	4313      	orrs	r3, r2
 800575e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	695b      	ldr	r3, [r3, #20]
 800576e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	f023 0307 	bic.w	r3, r3, #7
 8005776:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577c:	697a      	ldr	r2, [r7, #20]
 800577e:	4313      	orrs	r3, r2
 8005780:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005786:	2b04      	cmp	r3, #4
 8005788:	d117      	bne.n	80057ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800578e:	697a      	ldr	r2, [r7, #20]
 8005790:	4313      	orrs	r3, r2
 8005792:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00e      	beq.n	80057ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 fb01 	bl	8005da4 <DMA_CheckFifoParam>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d008      	beq.n	80057ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2240      	movs	r2, #64	@ 0x40
 80057ac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80057b6:	2301      	movs	r3, #1
 80057b8:	e016      	b.n	80057e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	697a      	ldr	r2, [r7, #20]
 80057c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fab8 	bl	8005d38 <DMA_CalcBaseAndBitshift>
 80057c8:	4603      	mov	r3, r0
 80057ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057d0:	223f      	movs	r2, #63	@ 0x3f
 80057d2:	409a      	lsls	r2, r3
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3718      	adds	r7, #24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	f010803f 	.word	0xf010803f

080057f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	607a      	str	r2, [r7, #4]
 8005800:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005802:	2300      	movs	r3, #0
 8005804:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800580a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005812:	2b01      	cmp	r3, #1
 8005814:	d101      	bne.n	800581a <HAL_DMA_Start_IT+0x26>
 8005816:	2302      	movs	r3, #2
 8005818:	e040      	b.n	800589c <HAL_DMA_Start_IT+0xa8>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b01      	cmp	r3, #1
 800582c:	d12f      	bne.n	800588e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2202      	movs	r2, #2
 8005832:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	68b9      	ldr	r1, [r7, #8]
 8005842:	68f8      	ldr	r0, [r7, #12]
 8005844:	f000 fa4a 	bl	8005cdc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800584c:	223f      	movs	r2, #63	@ 0x3f
 800584e:	409a      	lsls	r2, r3
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0216 	orr.w	r2, r2, #22
 8005862:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005868:	2b00      	cmp	r3, #0
 800586a:	d007      	beq.n	800587c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f042 0208 	orr.w	r2, r2, #8
 800587a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 0201 	orr.w	r2, r2, #1
 800588a:	601a      	str	r2, [r3, #0]
 800588c:	e005      	b.n	800589a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005896:	2302      	movs	r3, #2
 8005898:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800589a:	7dfb      	ldrb	r3, [r7, #23]
}
 800589c:	4618      	mov	r0, r3
 800589e:	3718      	adds	r7, #24
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80058b2:	f7fe ff47 	bl	8004744 <HAL_GetTick>
 80058b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b02      	cmp	r3, #2
 80058c2:	d008      	beq.n	80058d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2280      	movs	r2, #128	@ 0x80
 80058c8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e052      	b.n	800597c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f022 0216 	bic.w	r2, r2, #22
 80058e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	695a      	ldr	r2, [r3, #20]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d103      	bne.n	8005906 <HAL_DMA_Abort+0x62>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005902:	2b00      	cmp	r3, #0
 8005904:	d007      	beq.n	8005916 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f022 0208 	bic.w	r2, r2, #8
 8005914:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f022 0201 	bic.w	r2, r2, #1
 8005924:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005926:	e013      	b.n	8005950 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005928:	f7fe ff0c 	bl	8004744 <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	2b05      	cmp	r3, #5
 8005934:	d90c      	bls.n	8005950 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2220      	movs	r2, #32
 800593a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2203      	movs	r2, #3
 8005940:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e015      	b.n	800597c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1e4      	bne.n	8005928 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005962:	223f      	movs	r2, #63	@ 0x3f
 8005964:	409a      	lsls	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005992:	b2db      	uxtb	r3, r3
 8005994:	2b02      	cmp	r3, #2
 8005996:	d004      	beq.n	80059a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2280      	movs	r2, #128	@ 0x80
 800599c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e00c      	b.n	80059bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2205      	movs	r2, #5
 80059a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f022 0201 	bic.w	r2, r2, #1
 80059b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80059ba:	2300      	movs	r3, #0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b086      	sub	sp, #24
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80059d4:	4b8e      	ldr	r3, [pc, #568]	@ (8005c10 <HAL_DMA_IRQHandler+0x248>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a8e      	ldr	r2, [pc, #568]	@ (8005c14 <HAL_DMA_IRQHandler+0x24c>)
 80059da:	fba2 2303 	umull	r2, r3, r2, r3
 80059de:	0a9b      	lsrs	r3, r3, #10
 80059e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059f2:	2208      	movs	r2, #8
 80059f4:	409a      	lsls	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	4013      	ands	r3, r2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d01a      	beq.n	8005a34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0304 	and.w	r3, r3, #4
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d013      	beq.n	8005a34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 0204 	bic.w	r2, r2, #4
 8005a1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a20:	2208      	movs	r2, #8
 8005a22:	409a      	lsls	r2, r3
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a2c:	f043 0201 	orr.w	r2, r3, #1
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a38:	2201      	movs	r2, #1
 8005a3a:	409a      	lsls	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	4013      	ands	r3, r2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d012      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d00b      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a56:	2201      	movs	r2, #1
 8005a58:	409a      	lsls	r2, r3
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a62:	f043 0202 	orr.w	r2, r3, #2
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a6e:	2204      	movs	r2, #4
 8005a70:	409a      	lsls	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	4013      	ands	r3, r2
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d012      	beq.n	8005aa0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0302 	and.w	r3, r3, #2
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00b      	beq.n	8005aa0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a8c:	2204      	movs	r2, #4
 8005a8e:	409a      	lsls	r2, r3
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a98:	f043 0204 	orr.w	r2, r3, #4
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aa4:	2210      	movs	r2, #16
 8005aa6:	409a      	lsls	r2, r3
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	4013      	ands	r3, r2
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d043      	beq.n	8005b38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d03c      	beq.n	8005b38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ac2:	2210      	movs	r2, #16
 8005ac4:	409a      	lsls	r2, r3
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d018      	beq.n	8005b0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d108      	bne.n	8005af8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d024      	beq.n	8005b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	4798      	blx	r3
 8005af6:	e01f      	b.n	8005b38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d01b      	beq.n	8005b38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	4798      	blx	r3
 8005b08:	e016      	b.n	8005b38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d107      	bne.n	8005b28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 0208 	bic.w	r2, r2, #8
 8005b26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d003      	beq.n	8005b38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	409a      	lsls	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	4013      	ands	r3, r2
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 808f 	beq.w	8005c68 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0310 	and.w	r3, r3, #16
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	f000 8087 	beq.w	8005c68 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b5e:	2220      	movs	r2, #32
 8005b60:	409a      	lsls	r2, r3
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b05      	cmp	r3, #5
 8005b70:	d136      	bne.n	8005be0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 0216 	bic.w	r2, r2, #22
 8005b80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	695a      	ldr	r2, [r3, #20]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d103      	bne.n	8005ba2 <HAL_DMA_IRQHandler+0x1da>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d007      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f022 0208 	bic.w	r2, r2, #8
 8005bb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bb6:	223f      	movs	r2, #63	@ 0x3f
 8005bb8:	409a      	lsls	r2, r3
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d07e      	beq.n	8005cd4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	4798      	blx	r3
        }
        return;
 8005bde:	e079      	b.n	8005cd4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d01d      	beq.n	8005c2a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d10d      	bne.n	8005c18 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d031      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	4798      	blx	r3
 8005c0c:	e02c      	b.n	8005c68 <HAL_DMA_IRQHandler+0x2a0>
 8005c0e:	bf00      	nop
 8005c10:	20000054 	.word	0x20000054
 8005c14:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d023      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	4798      	blx	r3
 8005c28:	e01e      	b.n	8005c68 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d10f      	bne.n	8005c58 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f022 0210 	bic.w	r2, r2, #16
 8005c46:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2200      	movs	r2, #0
 8005c54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d003      	beq.n	8005c68 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d032      	beq.n	8005cd6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c74:	f003 0301 	and.w	r3, r3, #1
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d022      	beq.n	8005cc2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2205      	movs	r2, #5
 8005c80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f022 0201 	bic.w	r2, r2, #1
 8005c92:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	3301      	adds	r3, #1
 8005c98:	60bb      	str	r3, [r7, #8]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d307      	bcc.n	8005cb0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1f2      	bne.n	8005c94 <HAL_DMA_IRQHandler+0x2cc>
 8005cae:	e000      	b.n	8005cb2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005cb0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d005      	beq.n	8005cd6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	4798      	blx	r3
 8005cd2:	e000      	b.n	8005cd6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005cd4:	bf00      	nop
    }
  }
}
 8005cd6:	3718      	adds	r7, #24
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005cf8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	683a      	ldr	r2, [r7, #0]
 8005d00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	2b40      	cmp	r3, #64	@ 0x40
 8005d08:	d108      	bne.n	8005d1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68ba      	ldr	r2, [r7, #8]
 8005d18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005d1a:	e007      	b.n	8005d2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68ba      	ldr	r2, [r7, #8]
 8005d22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	60da      	str	r2, [r3, #12]
}
 8005d2c:	bf00      	nop
 8005d2e:	3714      	adds	r7, #20
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	3b10      	subs	r3, #16
 8005d48:	4a14      	ldr	r2, [pc, #80]	@ (8005d9c <DMA_CalcBaseAndBitshift+0x64>)
 8005d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d4e:	091b      	lsrs	r3, r3, #4
 8005d50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005d52:	4a13      	ldr	r2, [pc, #76]	@ (8005da0 <DMA_CalcBaseAndBitshift+0x68>)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	4413      	add	r3, r2
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2b03      	cmp	r3, #3
 8005d64:	d909      	bls.n	8005d7a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005d6e:	f023 0303 	bic.w	r3, r3, #3
 8005d72:	1d1a      	adds	r2, r3, #4
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	659a      	str	r2, [r3, #88]	@ 0x58
 8005d78:	e007      	b.n	8005d8a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005d82:	f023 0303 	bic.w	r3, r3, #3
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3714      	adds	r7, #20
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
 8005d9a:	bf00      	nop
 8005d9c:	aaaaaaab 	.word	0xaaaaaaab
 8005da0:	0800dd54 	.word	0x0800dd54

08005da4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dac:	2300      	movs	r3, #0
 8005dae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d11f      	bne.n	8005dfe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	2b03      	cmp	r3, #3
 8005dc2:	d856      	bhi.n	8005e72 <DMA_CheckFifoParam+0xce>
 8005dc4:	a201      	add	r2, pc, #4	@ (adr r2, 8005dcc <DMA_CheckFifoParam+0x28>)
 8005dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dca:	bf00      	nop
 8005dcc:	08005ddd 	.word	0x08005ddd
 8005dd0:	08005def 	.word	0x08005def
 8005dd4:	08005ddd 	.word	0x08005ddd
 8005dd8:	08005e73 	.word	0x08005e73
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d046      	beq.n	8005e76 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dec:	e043      	b.n	8005e76 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005df6:	d140      	bne.n	8005e7a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dfc:	e03d      	b.n	8005e7a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e06:	d121      	bne.n	8005e4c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	d837      	bhi.n	8005e7e <DMA_CheckFifoParam+0xda>
 8005e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8005e14 <DMA_CheckFifoParam+0x70>)
 8005e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e14:	08005e25 	.word	0x08005e25
 8005e18:	08005e2b 	.word	0x08005e2b
 8005e1c:	08005e25 	.word	0x08005e25
 8005e20:	08005e3d 	.word	0x08005e3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	73fb      	strb	r3, [r7, #15]
      break;
 8005e28:	e030      	b.n	8005e8c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d025      	beq.n	8005e82 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e3a:	e022      	b.n	8005e82 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e40:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005e44:	d11f      	bne.n	8005e86 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005e4a:	e01c      	b.n	8005e86 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d903      	bls.n	8005e5a <DMA_CheckFifoParam+0xb6>
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	2b03      	cmp	r3, #3
 8005e56:	d003      	beq.n	8005e60 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005e58:	e018      	b.n	8005e8c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	73fb      	strb	r3, [r7, #15]
      break;
 8005e5e:	e015      	b.n	8005e8c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00e      	beq.n	8005e8a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e70:	e00b      	b.n	8005e8a <DMA_CheckFifoParam+0xe6>
      break;
 8005e72:	bf00      	nop
 8005e74:	e00a      	b.n	8005e8c <DMA_CheckFifoParam+0xe8>
      break;
 8005e76:	bf00      	nop
 8005e78:	e008      	b.n	8005e8c <DMA_CheckFifoParam+0xe8>
      break;
 8005e7a:	bf00      	nop
 8005e7c:	e006      	b.n	8005e8c <DMA_CheckFifoParam+0xe8>
      break;
 8005e7e:	bf00      	nop
 8005e80:	e004      	b.n	8005e8c <DMA_CheckFifoParam+0xe8>
      break;
 8005e82:	bf00      	nop
 8005e84:	e002      	b.n	8005e8c <DMA_CheckFifoParam+0xe8>
      break;   
 8005e86:	bf00      	nop
 8005e88:	e000      	b.n	8005e8c <DMA_CheckFifoParam+0xe8>
      break;
 8005e8a:	bf00      	nop
    }
  } 
  
  return status; 
 8005e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3714      	adds	r7, #20
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop

08005e9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b089      	sub	sp, #36	@ 0x24
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	61fb      	str	r3, [r7, #28]
 8005eb6:	e16b      	b.n	8006190 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005eb8:	2201      	movs	r2, #1
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	4013      	ands	r3, r2
 8005eca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	f040 815a 	bne.w	800618a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d005      	beq.n	8005eee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d130      	bne.n	8005f50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	005b      	lsls	r3, r3, #1
 8005ef8:	2203      	movs	r2, #3
 8005efa:	fa02 f303 	lsl.w	r3, r2, r3
 8005efe:	43db      	mvns	r3, r3
 8005f00:	69ba      	ldr	r2, [r7, #24]
 8005f02:	4013      	ands	r3, r2
 8005f04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	68da      	ldr	r2, [r3, #12]
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	005b      	lsls	r3, r3, #1
 8005f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f12:	69ba      	ldr	r2, [r7, #24]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	69ba      	ldr	r2, [r7, #24]
 8005f1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f24:	2201      	movs	r2, #1
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2c:	43db      	mvns	r3, r3
 8005f2e:	69ba      	ldr	r2, [r7, #24]
 8005f30:	4013      	ands	r3, r2
 8005f32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	091b      	lsrs	r3, r3, #4
 8005f3a:	f003 0201 	and.w	r2, r3, #1
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	fa02 f303 	lsl.w	r3, r2, r3
 8005f44:	69ba      	ldr	r2, [r7, #24]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	69ba      	ldr	r2, [r7, #24]
 8005f4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	f003 0303 	and.w	r3, r3, #3
 8005f58:	2b03      	cmp	r3, #3
 8005f5a:	d017      	beq.n	8005f8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	005b      	lsls	r3, r3, #1
 8005f66:	2203      	movs	r2, #3
 8005f68:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6c:	43db      	mvns	r3, r3
 8005f6e:	69ba      	ldr	r2, [r7, #24]
 8005f70:	4013      	ands	r3, r2
 8005f72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	689a      	ldr	r2, [r3, #8]
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	005b      	lsls	r3, r3, #1
 8005f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f80:	69ba      	ldr	r2, [r7, #24]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	f003 0303 	and.w	r3, r3, #3
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	d123      	bne.n	8005fe0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	08da      	lsrs	r2, r3, #3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	3208      	adds	r2, #8
 8005fa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	f003 0307 	and.w	r3, r3, #7
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	220f      	movs	r2, #15
 8005fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb4:	43db      	mvns	r3, r3
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	4013      	ands	r3, r2
 8005fba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	691a      	ldr	r2, [r3, #16]
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	f003 0307 	and.w	r3, r3, #7
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fcc:	69ba      	ldr	r2, [r7, #24]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	08da      	lsrs	r2, r3, #3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	3208      	adds	r2, #8
 8005fda:	69b9      	ldr	r1, [r7, #24]
 8005fdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	005b      	lsls	r3, r3, #1
 8005fea:	2203      	movs	r2, #3
 8005fec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff0:	43db      	mvns	r3, r3
 8005ff2:	69ba      	ldr	r2, [r7, #24]
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	f003 0203 	and.w	r2, r3, #3
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	005b      	lsls	r3, r3, #1
 8006004:	fa02 f303 	lsl.w	r3, r2, r3
 8006008:	69ba      	ldr	r2, [r7, #24]
 800600a:	4313      	orrs	r3, r2
 800600c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	69ba      	ldr	r2, [r7, #24]
 8006012:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 80b4 	beq.w	800618a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006022:	2300      	movs	r3, #0
 8006024:	60fb      	str	r3, [r7, #12]
 8006026:	4b60      	ldr	r3, [pc, #384]	@ (80061a8 <HAL_GPIO_Init+0x30c>)
 8006028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800602a:	4a5f      	ldr	r2, [pc, #380]	@ (80061a8 <HAL_GPIO_Init+0x30c>)
 800602c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006030:	6453      	str	r3, [r2, #68]	@ 0x44
 8006032:	4b5d      	ldr	r3, [pc, #372]	@ (80061a8 <HAL_GPIO_Init+0x30c>)
 8006034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006036:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800603a:	60fb      	str	r3, [r7, #12]
 800603c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800603e:	4a5b      	ldr	r2, [pc, #364]	@ (80061ac <HAL_GPIO_Init+0x310>)
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	089b      	lsrs	r3, r3, #2
 8006044:	3302      	adds	r3, #2
 8006046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800604a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	f003 0303 	and.w	r3, r3, #3
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	220f      	movs	r2, #15
 8006056:	fa02 f303 	lsl.w	r3, r2, r3
 800605a:	43db      	mvns	r3, r3
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	4013      	ands	r3, r2
 8006060:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a52      	ldr	r2, [pc, #328]	@ (80061b0 <HAL_GPIO_Init+0x314>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d02b      	beq.n	80060c2 <HAL_GPIO_Init+0x226>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a51      	ldr	r2, [pc, #324]	@ (80061b4 <HAL_GPIO_Init+0x318>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d025      	beq.n	80060be <HAL_GPIO_Init+0x222>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a50      	ldr	r2, [pc, #320]	@ (80061b8 <HAL_GPIO_Init+0x31c>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d01f      	beq.n	80060ba <HAL_GPIO_Init+0x21e>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a4f      	ldr	r2, [pc, #316]	@ (80061bc <HAL_GPIO_Init+0x320>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d019      	beq.n	80060b6 <HAL_GPIO_Init+0x21a>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a4e      	ldr	r2, [pc, #312]	@ (80061c0 <HAL_GPIO_Init+0x324>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d013      	beq.n	80060b2 <HAL_GPIO_Init+0x216>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a4d      	ldr	r2, [pc, #308]	@ (80061c4 <HAL_GPIO_Init+0x328>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d00d      	beq.n	80060ae <HAL_GPIO_Init+0x212>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a4c      	ldr	r2, [pc, #304]	@ (80061c8 <HAL_GPIO_Init+0x32c>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d007      	beq.n	80060aa <HAL_GPIO_Init+0x20e>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a4b      	ldr	r2, [pc, #300]	@ (80061cc <HAL_GPIO_Init+0x330>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d101      	bne.n	80060a6 <HAL_GPIO_Init+0x20a>
 80060a2:	2307      	movs	r3, #7
 80060a4:	e00e      	b.n	80060c4 <HAL_GPIO_Init+0x228>
 80060a6:	2308      	movs	r3, #8
 80060a8:	e00c      	b.n	80060c4 <HAL_GPIO_Init+0x228>
 80060aa:	2306      	movs	r3, #6
 80060ac:	e00a      	b.n	80060c4 <HAL_GPIO_Init+0x228>
 80060ae:	2305      	movs	r3, #5
 80060b0:	e008      	b.n	80060c4 <HAL_GPIO_Init+0x228>
 80060b2:	2304      	movs	r3, #4
 80060b4:	e006      	b.n	80060c4 <HAL_GPIO_Init+0x228>
 80060b6:	2303      	movs	r3, #3
 80060b8:	e004      	b.n	80060c4 <HAL_GPIO_Init+0x228>
 80060ba:	2302      	movs	r3, #2
 80060bc:	e002      	b.n	80060c4 <HAL_GPIO_Init+0x228>
 80060be:	2301      	movs	r3, #1
 80060c0:	e000      	b.n	80060c4 <HAL_GPIO_Init+0x228>
 80060c2:	2300      	movs	r3, #0
 80060c4:	69fa      	ldr	r2, [r7, #28]
 80060c6:	f002 0203 	and.w	r2, r2, #3
 80060ca:	0092      	lsls	r2, r2, #2
 80060cc:	4093      	lsls	r3, r2
 80060ce:	69ba      	ldr	r2, [r7, #24]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80060d4:	4935      	ldr	r1, [pc, #212]	@ (80061ac <HAL_GPIO_Init+0x310>)
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	089b      	lsrs	r3, r3, #2
 80060da:	3302      	adds	r3, #2
 80060dc:	69ba      	ldr	r2, [r7, #24]
 80060de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80060e2:	4b3b      	ldr	r3, [pc, #236]	@ (80061d0 <HAL_GPIO_Init+0x334>)
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	43db      	mvns	r3, r3
 80060ec:	69ba      	ldr	r2, [r7, #24]
 80060ee:	4013      	ands	r3, r2
 80060f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d003      	beq.n	8006106 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80060fe:	69ba      	ldr	r2, [r7, #24]
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	4313      	orrs	r3, r2
 8006104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006106:	4a32      	ldr	r2, [pc, #200]	@ (80061d0 <HAL_GPIO_Init+0x334>)
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800610c:	4b30      	ldr	r3, [pc, #192]	@ (80061d0 <HAL_GPIO_Init+0x334>)
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	43db      	mvns	r3, r3
 8006116:	69ba      	ldr	r2, [r7, #24]
 8006118:	4013      	ands	r3, r2
 800611a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d003      	beq.n	8006130 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	4313      	orrs	r3, r2
 800612e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006130:	4a27      	ldr	r2, [pc, #156]	@ (80061d0 <HAL_GPIO_Init+0x334>)
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006136:	4b26      	ldr	r3, [pc, #152]	@ (80061d0 <HAL_GPIO_Init+0x334>)
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	43db      	mvns	r3, r3
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	4013      	ands	r3, r2
 8006144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800614e:	2b00      	cmp	r3, #0
 8006150:	d003      	beq.n	800615a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006152:	69ba      	ldr	r2, [r7, #24]
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	4313      	orrs	r3, r2
 8006158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800615a:	4a1d      	ldr	r2, [pc, #116]	@ (80061d0 <HAL_GPIO_Init+0x334>)
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006160:	4b1b      	ldr	r3, [pc, #108]	@ (80061d0 <HAL_GPIO_Init+0x334>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	43db      	mvns	r3, r3
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	4013      	ands	r3, r2
 800616e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d003      	beq.n	8006184 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800617c:	69ba      	ldr	r2, [r7, #24]
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	4313      	orrs	r3, r2
 8006182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006184:	4a12      	ldr	r2, [pc, #72]	@ (80061d0 <HAL_GPIO_Init+0x334>)
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	3301      	adds	r3, #1
 800618e:	61fb      	str	r3, [r7, #28]
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	2b0f      	cmp	r3, #15
 8006194:	f67f ae90 	bls.w	8005eb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006198:	bf00      	nop
 800619a:	bf00      	nop
 800619c:	3724      	adds	r7, #36	@ 0x24
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	40023800 	.word	0x40023800
 80061ac:	40013800 	.word	0x40013800
 80061b0:	40020000 	.word	0x40020000
 80061b4:	40020400 	.word	0x40020400
 80061b8:	40020800 	.word	0x40020800
 80061bc:	40020c00 	.word	0x40020c00
 80061c0:	40021000 	.word	0x40021000
 80061c4:	40021400 	.word	0x40021400
 80061c8:	40021800 	.word	0x40021800
 80061cc:	40021c00 	.word	0x40021c00
 80061d0:	40013c00 	.word	0x40013c00

080061d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	460b      	mov	r3, r1
 80061de:	807b      	strh	r3, [r7, #2]
 80061e0:	4613      	mov	r3, r2
 80061e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80061e4:	787b      	ldrb	r3, [r7, #1]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80061ea:	887a      	ldrh	r2, [r7, #2]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80061f0:	e003      	b.n	80061fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80061f2:	887b      	ldrh	r3, [r7, #2]
 80061f4:	041a      	lsls	r2, r3, #16
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	619a      	str	r2, [r3, #24]
}
 80061fa:	bf00      	nop
 80061fc:	370c      	adds	r7, #12
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
	...

08006208 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	4603      	mov	r3, r0
 8006210:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006212:	4b08      	ldr	r3, [pc, #32]	@ (8006234 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006214:	695a      	ldr	r2, [r3, #20]
 8006216:	88fb      	ldrh	r3, [r7, #6]
 8006218:	4013      	ands	r3, r2
 800621a:	2b00      	cmp	r3, #0
 800621c:	d006      	beq.n	800622c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800621e:	4a05      	ldr	r2, [pc, #20]	@ (8006234 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006220:	88fb      	ldrh	r3, [r7, #6]
 8006222:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006224:	88fb      	ldrh	r3, [r7, #6]
 8006226:	4618      	mov	r0, r3
 8006228:	f7fb fb10 	bl	800184c <HAL_GPIO_EXTI_Callback>
  }
}
 800622c:	bf00      	nop
 800622e:	3708      	adds	r7, #8
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	40013c00 	.word	0x40013c00

08006238 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d101      	bne.n	800624a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e12b      	b.n	80064a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b00      	cmp	r3, #0
 8006254:	d106      	bne.n	8006264 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2200      	movs	r2, #0
 800625a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f7fd fb7c 	bl	800395c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2224      	movs	r2, #36	@ 0x24
 8006268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f022 0201 	bic.w	r2, r2, #1
 800627a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800628a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800629a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800629c:	f001 fc2c 	bl	8007af8 <HAL_RCC_GetPCLK1Freq>
 80062a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	4a81      	ldr	r2, [pc, #516]	@ (80064ac <HAL_I2C_Init+0x274>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d807      	bhi.n	80062bc <HAL_I2C_Init+0x84>
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	4a80      	ldr	r2, [pc, #512]	@ (80064b0 <HAL_I2C_Init+0x278>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	bf94      	ite	ls
 80062b4:	2301      	movls	r3, #1
 80062b6:	2300      	movhi	r3, #0
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	e006      	b.n	80062ca <HAL_I2C_Init+0x92>
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	4a7d      	ldr	r2, [pc, #500]	@ (80064b4 <HAL_I2C_Init+0x27c>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	bf94      	ite	ls
 80062c4:	2301      	movls	r3, #1
 80062c6:	2300      	movhi	r3, #0
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e0e7      	b.n	80064a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	4a78      	ldr	r2, [pc, #480]	@ (80064b8 <HAL_I2C_Init+0x280>)
 80062d6:	fba2 2303 	umull	r2, r3, r2, r3
 80062da:	0c9b      	lsrs	r3, r3, #18
 80062dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68ba      	ldr	r2, [r7, #8]
 80062ee:	430a      	orrs	r2, r1
 80062f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	4a6a      	ldr	r2, [pc, #424]	@ (80064ac <HAL_I2C_Init+0x274>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d802      	bhi.n	800630c <HAL_I2C_Init+0xd4>
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	3301      	adds	r3, #1
 800630a:	e009      	b.n	8006320 <HAL_I2C_Init+0xe8>
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006312:	fb02 f303 	mul.w	r3, r2, r3
 8006316:	4a69      	ldr	r2, [pc, #420]	@ (80064bc <HAL_I2C_Init+0x284>)
 8006318:	fba2 2303 	umull	r2, r3, r2, r3
 800631c:	099b      	lsrs	r3, r3, #6
 800631e:	3301      	adds	r3, #1
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	6812      	ldr	r2, [r2, #0]
 8006324:	430b      	orrs	r3, r1
 8006326:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	69db      	ldr	r3, [r3, #28]
 800632e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006332:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	495c      	ldr	r1, [pc, #368]	@ (80064ac <HAL_I2C_Init+0x274>)
 800633c:	428b      	cmp	r3, r1
 800633e:	d819      	bhi.n	8006374 <HAL_I2C_Init+0x13c>
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	1e59      	subs	r1, r3, #1
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	005b      	lsls	r3, r3, #1
 800634a:	fbb1 f3f3 	udiv	r3, r1, r3
 800634e:	1c59      	adds	r1, r3, #1
 8006350:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006354:	400b      	ands	r3, r1
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00a      	beq.n	8006370 <HAL_I2C_Init+0x138>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	1e59      	subs	r1, r3, #1
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	005b      	lsls	r3, r3, #1
 8006364:	fbb1 f3f3 	udiv	r3, r1, r3
 8006368:	3301      	adds	r3, #1
 800636a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800636e:	e051      	b.n	8006414 <HAL_I2C_Init+0x1dc>
 8006370:	2304      	movs	r3, #4
 8006372:	e04f      	b.n	8006414 <HAL_I2C_Init+0x1dc>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d111      	bne.n	80063a0 <HAL_I2C_Init+0x168>
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	1e58      	subs	r0, r3, #1
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6859      	ldr	r1, [r3, #4]
 8006384:	460b      	mov	r3, r1
 8006386:	005b      	lsls	r3, r3, #1
 8006388:	440b      	add	r3, r1
 800638a:	fbb0 f3f3 	udiv	r3, r0, r3
 800638e:	3301      	adds	r3, #1
 8006390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006394:	2b00      	cmp	r3, #0
 8006396:	bf0c      	ite	eq
 8006398:	2301      	moveq	r3, #1
 800639a:	2300      	movne	r3, #0
 800639c:	b2db      	uxtb	r3, r3
 800639e:	e012      	b.n	80063c6 <HAL_I2C_Init+0x18e>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	1e58      	subs	r0, r3, #1
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6859      	ldr	r1, [r3, #4]
 80063a8:	460b      	mov	r3, r1
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	440b      	add	r3, r1
 80063ae:	0099      	lsls	r1, r3, #2
 80063b0:	440b      	add	r3, r1
 80063b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80063b6:	3301      	adds	r3, #1
 80063b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063bc:	2b00      	cmp	r3, #0
 80063be:	bf0c      	ite	eq
 80063c0:	2301      	moveq	r3, #1
 80063c2:	2300      	movne	r3, #0
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d001      	beq.n	80063ce <HAL_I2C_Init+0x196>
 80063ca:	2301      	movs	r3, #1
 80063cc:	e022      	b.n	8006414 <HAL_I2C_Init+0x1dc>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10e      	bne.n	80063f4 <HAL_I2C_Init+0x1bc>
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	1e58      	subs	r0, r3, #1
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6859      	ldr	r1, [r3, #4]
 80063de:	460b      	mov	r3, r1
 80063e0:	005b      	lsls	r3, r3, #1
 80063e2:	440b      	add	r3, r1
 80063e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80063e8:	3301      	adds	r3, #1
 80063ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063f2:	e00f      	b.n	8006414 <HAL_I2C_Init+0x1dc>
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	1e58      	subs	r0, r3, #1
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6859      	ldr	r1, [r3, #4]
 80063fc:	460b      	mov	r3, r1
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	440b      	add	r3, r1
 8006402:	0099      	lsls	r1, r3, #2
 8006404:	440b      	add	r3, r1
 8006406:	fbb0 f3f3 	udiv	r3, r0, r3
 800640a:	3301      	adds	r3, #1
 800640c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006410:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006414:	6879      	ldr	r1, [r7, #4]
 8006416:	6809      	ldr	r1, [r1, #0]
 8006418:	4313      	orrs	r3, r2
 800641a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	69da      	ldr	r2, [r3, #28]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	431a      	orrs	r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	430a      	orrs	r2, r1
 8006436:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006442:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	6911      	ldr	r1, [r2, #16]
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	68d2      	ldr	r2, [r2, #12]
 800644e:	4311      	orrs	r1, r2
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	6812      	ldr	r2, [r2, #0]
 8006454:	430b      	orrs	r3, r1
 8006456:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	695a      	ldr	r2, [r3, #20]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	431a      	orrs	r2, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f042 0201 	orr.w	r2, r2, #1
 8006482:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2220      	movs	r2, #32
 800648e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	000186a0 	.word	0x000186a0
 80064b0:	001e847f 	.word	0x001e847f
 80064b4:	003d08ff 	.word	0x003d08ff
 80064b8:	431bde83 	.word	0x431bde83
 80064bc:	10624dd3 	.word	0x10624dd3

080064c0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af02      	add	r7, sp, #8
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	4608      	mov	r0, r1
 80064ca:	4611      	mov	r1, r2
 80064cc:	461a      	mov	r2, r3
 80064ce:	4603      	mov	r3, r0
 80064d0:	817b      	strh	r3, [r7, #10]
 80064d2:	460b      	mov	r3, r1
 80064d4:	813b      	strh	r3, [r7, #8]
 80064d6:	4613      	mov	r3, r2
 80064d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80064da:	f7fe f933 	bl	8004744 <HAL_GetTick>
 80064de:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b20      	cmp	r3, #32
 80064ea:	f040 80d9 	bne.w	80066a0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	9300      	str	r3, [sp, #0]
 80064f2:	2319      	movs	r3, #25
 80064f4:	2201      	movs	r2, #1
 80064f6:	496d      	ldr	r1, [pc, #436]	@ (80066ac <HAL_I2C_Mem_Write+0x1ec>)
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f000 fc8b 	bl	8006e14 <I2C_WaitOnFlagUntilTimeout>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d001      	beq.n	8006508 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006504:	2302      	movs	r3, #2
 8006506:	e0cc      	b.n	80066a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800650e:	2b01      	cmp	r3, #1
 8006510:	d101      	bne.n	8006516 <HAL_I2C_Mem_Write+0x56>
 8006512:	2302      	movs	r3, #2
 8006514:	e0c5      	b.n	80066a2 <HAL_I2C_Mem_Write+0x1e2>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0301 	and.w	r3, r3, #1
 8006528:	2b01      	cmp	r3, #1
 800652a:	d007      	beq.n	800653c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f042 0201 	orr.w	r2, r2, #1
 800653a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800654a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2221      	movs	r2, #33	@ 0x21
 8006550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2240      	movs	r2, #64	@ 0x40
 8006558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6a3a      	ldr	r2, [r7, #32]
 8006566:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800656c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006572:	b29a      	uxth	r2, r3
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	4a4d      	ldr	r2, [pc, #308]	@ (80066b0 <HAL_I2C_Mem_Write+0x1f0>)
 800657c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800657e:	88f8      	ldrh	r0, [r7, #6]
 8006580:	893a      	ldrh	r2, [r7, #8]
 8006582:	8979      	ldrh	r1, [r7, #10]
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	9301      	str	r3, [sp, #4]
 8006588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800658a:	9300      	str	r3, [sp, #0]
 800658c:	4603      	mov	r3, r0
 800658e:	68f8      	ldr	r0, [r7, #12]
 8006590:	f000 fac2 	bl	8006b18 <I2C_RequestMemoryWrite>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d052      	beq.n	8006640 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e081      	b.n	80066a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f000 fd50 	bl	8007048 <I2C_WaitOnTXEFlagUntilTimeout>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00d      	beq.n	80065ca <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b2:	2b04      	cmp	r3, #4
 80065b4:	d107      	bne.n	80065c6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e06b      	b.n	80066a2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ce:	781a      	ldrb	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065da:	1c5a      	adds	r2, r3, #1
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065e4:	3b01      	subs	r3, #1
 80065e6:	b29a      	uxth	r2, r3
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	3b01      	subs	r3, #1
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	695b      	ldr	r3, [r3, #20]
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b04      	cmp	r3, #4
 8006606:	d11b      	bne.n	8006640 <HAL_I2C_Mem_Write+0x180>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800660c:	2b00      	cmp	r3, #0
 800660e:	d017      	beq.n	8006640 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006614:	781a      	ldrb	r2, [r3, #0]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006620:	1c5a      	adds	r2, r3, #1
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800662a:	3b01      	subs	r3, #1
 800662c:	b29a      	uxth	r2, r3
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006636:	b29b      	uxth	r3, r3
 8006638:	3b01      	subs	r3, #1
 800663a:	b29a      	uxth	r2, r3
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1aa      	bne.n	800659e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800664c:	68f8      	ldr	r0, [r7, #12]
 800664e:	f000 fd43 	bl	80070d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8006652:	4603      	mov	r3, r0
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00d      	beq.n	8006674 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800665c:	2b04      	cmp	r3, #4
 800665e:	d107      	bne.n	8006670 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800666e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e016      	b.n	80066a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006682:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2220      	movs	r2, #32
 8006688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2200      	movs	r2, #0
 8006698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800669c:	2300      	movs	r3, #0
 800669e:	e000      	b.n	80066a2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80066a0:	2302      	movs	r3, #2
  }
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3718      	adds	r7, #24
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}
 80066aa:	bf00      	nop
 80066ac:	00100002 	.word	0x00100002
 80066b0:	ffff0000 	.word	0xffff0000

080066b4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b08c      	sub	sp, #48	@ 0x30
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	4608      	mov	r0, r1
 80066be:	4611      	mov	r1, r2
 80066c0:	461a      	mov	r2, r3
 80066c2:	4603      	mov	r3, r0
 80066c4:	817b      	strh	r3, [r7, #10]
 80066c6:	460b      	mov	r3, r1
 80066c8:	813b      	strh	r3, [r7, #8]
 80066ca:	4613      	mov	r3, r2
 80066cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80066ce:	f7fe f839 	bl	8004744 <HAL_GetTick>
 80066d2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	2b20      	cmp	r3, #32
 80066de:	f040 8214 	bne.w	8006b0a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e4:	9300      	str	r3, [sp, #0]
 80066e6:	2319      	movs	r3, #25
 80066e8:	2201      	movs	r2, #1
 80066ea:	497b      	ldr	r1, [pc, #492]	@ (80068d8 <HAL_I2C_Mem_Read+0x224>)
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f000 fb91 	bl	8006e14 <I2C_WaitOnFlagUntilTimeout>
 80066f2:	4603      	mov	r3, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d001      	beq.n	80066fc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80066f8:	2302      	movs	r3, #2
 80066fa:	e207      	b.n	8006b0c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006702:	2b01      	cmp	r3, #1
 8006704:	d101      	bne.n	800670a <HAL_I2C_Mem_Read+0x56>
 8006706:	2302      	movs	r3, #2
 8006708:	e200      	b.n	8006b0c <HAL_I2C_Mem_Read+0x458>
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b01      	cmp	r3, #1
 800671e:	d007      	beq.n	8006730 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f042 0201 	orr.w	r2, r2, #1
 800672e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800673e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2222      	movs	r2, #34	@ 0x22
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2240      	movs	r2, #64	@ 0x40
 800674c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800675a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006760:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006766:	b29a      	uxth	r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	4a5b      	ldr	r2, [pc, #364]	@ (80068dc <HAL_I2C_Mem_Read+0x228>)
 8006770:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006772:	88f8      	ldrh	r0, [r7, #6]
 8006774:	893a      	ldrh	r2, [r7, #8]
 8006776:	8979      	ldrh	r1, [r7, #10]
 8006778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677a:	9301      	str	r3, [sp, #4]
 800677c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800677e:	9300      	str	r3, [sp, #0]
 8006780:	4603      	mov	r3, r0
 8006782:	68f8      	ldr	r0, [r7, #12]
 8006784:	f000 fa5e 	bl	8006c44 <I2C_RequestMemoryRead>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d001      	beq.n	8006792 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	e1bc      	b.n	8006b0c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006796:	2b00      	cmp	r3, #0
 8006798:	d113      	bne.n	80067c2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800679a:	2300      	movs	r3, #0
 800679c:	623b      	str	r3, [r7, #32]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	623b      	str	r3, [r7, #32]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	623b      	str	r3, [r7, #32]
 80067ae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067be:	601a      	str	r2, [r3, #0]
 80067c0:	e190      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d11b      	bne.n	8006802 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067da:	2300      	movs	r3, #0
 80067dc:	61fb      	str	r3, [r7, #28]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	61fb      	str	r3, [r7, #28]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	61fb      	str	r3, [r7, #28]
 80067ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067fe:	601a      	str	r2, [r3, #0]
 8006800:	e170      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006806:	2b02      	cmp	r3, #2
 8006808:	d11b      	bne.n	8006842 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006818:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006828:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800682a:	2300      	movs	r3, #0
 800682c:	61bb      	str	r3, [r7, #24]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	695b      	ldr	r3, [r3, #20]
 8006834:	61bb      	str	r3, [r7, #24]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	61bb      	str	r3, [r7, #24]
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	e150      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006842:	2300      	movs	r3, #0
 8006844:	617b      	str	r3, [r7, #20]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	695b      	ldr	r3, [r3, #20]
 800684c:	617b      	str	r3, [r7, #20]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	699b      	ldr	r3, [r3, #24]
 8006854:	617b      	str	r3, [r7, #20]
 8006856:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006858:	e144      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800685e:	2b03      	cmp	r3, #3
 8006860:	f200 80f1 	bhi.w	8006a46 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006868:	2b01      	cmp	r3, #1
 800686a:	d123      	bne.n	80068b4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800686c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800686e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f000 fc79 	bl	8007168 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d001      	beq.n	8006880 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	e145      	b.n	8006b0c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	691a      	ldr	r2, [r3, #16]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688a:	b2d2      	uxtb	r2, r2
 800688c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006892:	1c5a      	adds	r2, r3, #1
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800689c:	3b01      	subs	r3, #1
 800689e:	b29a      	uxth	r2, r3
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	3b01      	subs	r3, #1
 80068ac:	b29a      	uxth	r2, r3
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80068b2:	e117      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068b8:	2b02      	cmp	r3, #2
 80068ba:	d14e      	bne.n	800695a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80068bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c2:	2200      	movs	r2, #0
 80068c4:	4906      	ldr	r1, [pc, #24]	@ (80068e0 <HAL_I2C_Mem_Read+0x22c>)
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f000 faa4 	bl	8006e14 <I2C_WaitOnFlagUntilTimeout>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d008      	beq.n	80068e4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e11a      	b.n	8006b0c <HAL_I2C_Mem_Read+0x458>
 80068d6:	bf00      	nop
 80068d8:	00100002 	.word	0x00100002
 80068dc:	ffff0000 	.word	0xffff0000
 80068e0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	691a      	ldr	r2, [r3, #16]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068fe:	b2d2      	uxtb	r2, r2
 8006900:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006906:	1c5a      	adds	r2, r3, #1
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006910:	3b01      	subs	r3, #1
 8006912:	b29a      	uxth	r2, r3
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800691c:	b29b      	uxth	r3, r3
 800691e:	3b01      	subs	r3, #1
 8006920:	b29a      	uxth	r2, r3
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	691a      	ldr	r2, [r3, #16]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006930:	b2d2      	uxtb	r2, r2
 8006932:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006938:	1c5a      	adds	r2, r3, #1
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006942:	3b01      	subs	r3, #1
 8006944:	b29a      	uxth	r2, r3
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800694e:	b29b      	uxth	r3, r3
 8006950:	3b01      	subs	r3, #1
 8006952:	b29a      	uxth	r2, r3
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006958:	e0c4      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800695a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695c:	9300      	str	r3, [sp, #0]
 800695e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006960:	2200      	movs	r2, #0
 8006962:	496c      	ldr	r1, [pc, #432]	@ (8006b14 <HAL_I2C_Mem_Read+0x460>)
 8006964:	68f8      	ldr	r0, [r7, #12]
 8006966:	f000 fa55 	bl	8006e14 <I2C_WaitOnFlagUntilTimeout>
 800696a:	4603      	mov	r3, r0
 800696c:	2b00      	cmp	r3, #0
 800696e:	d001      	beq.n	8006974 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006970:	2301      	movs	r3, #1
 8006972:	e0cb      	b.n	8006b0c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006982:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	691a      	ldr	r2, [r3, #16]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800698e:	b2d2      	uxtb	r2, r2
 8006990:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006996:	1c5a      	adds	r2, r3, #1
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069a0:	3b01      	subs	r3, #1
 80069a2:	b29a      	uxth	r2, r3
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	3b01      	subs	r3, #1
 80069b0:	b29a      	uxth	r2, r3
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069bc:	2200      	movs	r2, #0
 80069be:	4955      	ldr	r1, [pc, #340]	@ (8006b14 <HAL_I2C_Mem_Read+0x460>)
 80069c0:	68f8      	ldr	r0, [r7, #12]
 80069c2:	f000 fa27 	bl	8006e14 <I2C_WaitOnFlagUntilTimeout>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d001      	beq.n	80069d0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e09d      	b.n	8006b0c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	691a      	ldr	r2, [r3, #16]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f2:	1c5a      	adds	r2, r3, #1
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069fc:	3b01      	subs	r3, #1
 80069fe:	b29a      	uxth	r2, r3
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	b29a      	uxth	r2, r3
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	691a      	ldr	r2, [r3, #16]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1c:	b2d2      	uxtb	r2, r2
 8006a1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a24:	1c5a      	adds	r2, r3, #1
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	b29a      	uxth	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	3b01      	subs	r3, #1
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a44:	e04e      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a48:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f000 fb8c 	bl	8007168 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d001      	beq.n	8006a5a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e058      	b.n	8006b0c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	691a      	ldr	r2, [r3, #16]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a64:	b2d2      	uxtb	r2, r2
 8006a66:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a6c:	1c5a      	adds	r2, r3, #1
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a76:	3b01      	subs	r3, #1
 8006a78:	b29a      	uxth	r2, r3
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	3b01      	subs	r3, #1
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	f003 0304 	and.w	r3, r3, #4
 8006a96:	2b04      	cmp	r3, #4
 8006a98:	d124      	bne.n	8006ae4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a9e:	2b03      	cmp	r3, #3
 8006aa0:	d107      	bne.n	8006ab2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ab0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	691a      	ldr	r2, [r3, #16]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006abc:	b2d2      	uxtb	r2, r2
 8006abe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac4:	1c5a      	adds	r2, r3, #1
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	b29a      	uxth	r2, r3
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	3b01      	subs	r3, #1
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f47f aeb6 	bne.w	800685a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2220      	movs	r2, #32
 8006af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006b06:	2300      	movs	r3, #0
 8006b08:	e000      	b.n	8006b0c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006b0a:	2302      	movs	r3, #2
  }
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3728      	adds	r7, #40	@ 0x28
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	00010004 	.word	0x00010004

08006b18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b088      	sub	sp, #32
 8006b1c:	af02      	add	r7, sp, #8
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	4608      	mov	r0, r1
 8006b22:	4611      	mov	r1, r2
 8006b24:	461a      	mov	r2, r3
 8006b26:	4603      	mov	r3, r0
 8006b28:	817b      	strh	r3, [r7, #10]
 8006b2a:	460b      	mov	r3, r1
 8006b2c:	813b      	strh	r3, [r7, #8]
 8006b2e:	4613      	mov	r3, r2
 8006b30:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	6a3b      	ldr	r3, [r7, #32]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006b4e:	68f8      	ldr	r0, [r7, #12]
 8006b50:	f000 f960 	bl	8006e14 <I2C_WaitOnFlagUntilTimeout>
 8006b54:	4603      	mov	r3, r0
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00d      	beq.n	8006b76 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b68:	d103      	bne.n	8006b72 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b70:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006b72:	2303      	movs	r3, #3
 8006b74:	e05f      	b.n	8006c36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006b76:	897b      	ldrh	r3, [r7, #10]
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006b84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b88:	6a3a      	ldr	r2, [r7, #32]
 8006b8a:	492d      	ldr	r1, [pc, #180]	@ (8006c40 <I2C_RequestMemoryWrite+0x128>)
 8006b8c:	68f8      	ldr	r0, [r7, #12]
 8006b8e:	f000 f9bb 	bl	8006f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b92:	4603      	mov	r3, r0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d001      	beq.n	8006b9c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e04c      	b.n	8006c36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	617b      	str	r3, [r7, #20]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	617b      	str	r3, [r7, #20]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	699b      	ldr	r3, [r3, #24]
 8006bae:	617b      	str	r3, [r7, #20]
 8006bb0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bb4:	6a39      	ldr	r1, [r7, #32]
 8006bb6:	68f8      	ldr	r0, [r7, #12]
 8006bb8:	f000 fa46 	bl	8007048 <I2C_WaitOnTXEFlagUntilTimeout>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00d      	beq.n	8006bde <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc6:	2b04      	cmp	r3, #4
 8006bc8:	d107      	bne.n	8006bda <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e02b      	b.n	8006c36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006bde:	88fb      	ldrh	r3, [r7, #6]
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d105      	bne.n	8006bf0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006be4:	893b      	ldrh	r3, [r7, #8]
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	611a      	str	r2, [r3, #16]
 8006bee:	e021      	b.n	8006c34 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006bf0:	893b      	ldrh	r3, [r7, #8]
 8006bf2:	0a1b      	lsrs	r3, r3, #8
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	b2da      	uxtb	r2, r3
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c00:	6a39      	ldr	r1, [r7, #32]
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f000 fa20 	bl	8007048 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00d      	beq.n	8006c2a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c12:	2b04      	cmp	r3, #4
 8006c14:	d107      	bne.n	8006c26 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e005      	b.n	8006c36 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c2a:	893b      	ldrh	r3, [r7, #8]
 8006c2c:	b2da      	uxtb	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	00010002 	.word	0x00010002

08006c44 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b088      	sub	sp, #32
 8006c48:	af02      	add	r7, sp, #8
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	4608      	mov	r0, r1
 8006c4e:	4611      	mov	r1, r2
 8006c50:	461a      	mov	r2, r3
 8006c52:	4603      	mov	r3, r0
 8006c54:	817b      	strh	r3, [r7, #10]
 8006c56:	460b      	mov	r3, r1
 8006c58:	813b      	strh	r3, [r7, #8]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006c6c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	6a3b      	ldr	r3, [r7, #32]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006c8a:	68f8      	ldr	r0, [r7, #12]
 8006c8c:	f000 f8c2 	bl	8006e14 <I2C_WaitOnFlagUntilTimeout>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00d      	beq.n	8006cb2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ca0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ca4:	d103      	bne.n	8006cae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e0aa      	b.n	8006e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006cb2:	897b      	ldrh	r3, [r7, #10]
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006cc0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc4:	6a3a      	ldr	r2, [r7, #32]
 8006cc6:	4952      	ldr	r1, [pc, #328]	@ (8006e10 <I2C_RequestMemoryRead+0x1cc>)
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f000 f91d 	bl	8006f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d001      	beq.n	8006cd8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e097      	b.n	8006e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cd8:	2300      	movs	r3, #0
 8006cda:	617b      	str	r3, [r7, #20]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	617b      	str	r3, [r7, #20]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	699b      	ldr	r3, [r3, #24]
 8006cea:	617b      	str	r3, [r7, #20]
 8006cec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cf0:	6a39      	ldr	r1, [r7, #32]
 8006cf2:	68f8      	ldr	r0, [r7, #12]
 8006cf4:	f000 f9a8 	bl	8007048 <I2C_WaitOnTXEFlagUntilTimeout>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00d      	beq.n	8006d1a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d02:	2b04      	cmp	r3, #4
 8006d04:	d107      	bne.n	8006d16 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e076      	b.n	8006e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d1a:	88fb      	ldrh	r3, [r7, #6]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d105      	bne.n	8006d2c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d20:	893b      	ldrh	r3, [r7, #8]
 8006d22:	b2da      	uxtb	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	611a      	str	r2, [r3, #16]
 8006d2a:	e021      	b.n	8006d70 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d2c:	893b      	ldrh	r3, [r7, #8]
 8006d2e:	0a1b      	lsrs	r3, r3, #8
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	b2da      	uxtb	r2, r3
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d3c:	6a39      	ldr	r1, [r7, #32]
 8006d3e:	68f8      	ldr	r0, [r7, #12]
 8006d40:	f000 f982 	bl	8007048 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00d      	beq.n	8006d66 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4e:	2b04      	cmp	r3, #4
 8006d50:	d107      	bne.n	8006d62 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e050      	b.n	8006e08 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d66:	893b      	ldrh	r3, [r7, #8]
 8006d68:	b2da      	uxtb	r2, r3
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d72:	6a39      	ldr	r1, [r7, #32]
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	f000 f967 	bl	8007048 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d00d      	beq.n	8006d9c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d84:	2b04      	cmp	r3, #4
 8006d86:	d107      	bne.n	8006d98 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d96:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e035      	b.n	8006e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006daa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dae:	9300      	str	r3, [sp, #0]
 8006db0:	6a3b      	ldr	r3, [r7, #32]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f000 f82b 	bl	8006e14 <I2C_WaitOnFlagUntilTimeout>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d00d      	beq.n	8006de0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dd2:	d103      	bne.n	8006ddc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006dda:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e013      	b.n	8006e08 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006de0:	897b      	ldrh	r3, [r7, #10]
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	f043 0301 	orr.w	r3, r3, #1
 8006de8:	b2da      	uxtb	r2, r3
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df2:	6a3a      	ldr	r2, [r7, #32]
 8006df4:	4906      	ldr	r1, [pc, #24]	@ (8006e10 <I2C_RequestMemoryRead+0x1cc>)
 8006df6:	68f8      	ldr	r0, [r7, #12]
 8006df8:	f000 f886 	bl	8006f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d001      	beq.n	8006e06 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e000      	b.n	8006e08 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3718      	adds	r7, #24
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	00010002 	.word	0x00010002

08006e14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	603b      	str	r3, [r7, #0]
 8006e20:	4613      	mov	r3, r2
 8006e22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e24:	e048      	b.n	8006eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e2c:	d044      	beq.n	8006eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e2e:	f7fd fc89 	bl	8004744 <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	683a      	ldr	r2, [r7, #0]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d302      	bcc.n	8006e44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d139      	bne.n	8006eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	0c1b      	lsrs	r3, r3, #16
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d10d      	bne.n	8006e6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	695b      	ldr	r3, [r3, #20]
 8006e54:	43da      	mvns	r2, r3
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	4013      	ands	r3, r2
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	bf0c      	ite	eq
 8006e60:	2301      	moveq	r3, #1
 8006e62:	2300      	movne	r3, #0
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	461a      	mov	r2, r3
 8006e68:	e00c      	b.n	8006e84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	699b      	ldr	r3, [r3, #24]
 8006e70:	43da      	mvns	r2, r3
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	4013      	ands	r3, r2
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	bf0c      	ite	eq
 8006e7c:	2301      	moveq	r3, #1
 8006e7e:	2300      	movne	r3, #0
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	461a      	mov	r2, r3
 8006e84:	79fb      	ldrb	r3, [r7, #7]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d116      	bne.n	8006eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2220      	movs	r2, #32
 8006e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea4:	f043 0220 	orr.w	r2, r3, #32
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e023      	b.n	8006f00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	0c1b      	lsrs	r3, r3, #16
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d10d      	bne.n	8006ede <I2C_WaitOnFlagUntilTimeout+0xca>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	695b      	ldr	r3, [r3, #20]
 8006ec8:	43da      	mvns	r2, r3
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	4013      	ands	r3, r2
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	bf0c      	ite	eq
 8006ed4:	2301      	moveq	r3, #1
 8006ed6:	2300      	movne	r3, #0
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	461a      	mov	r2, r3
 8006edc:	e00c      	b.n	8006ef8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	699b      	ldr	r3, [r3, #24]
 8006ee4:	43da      	mvns	r2, r3
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	4013      	ands	r3, r2
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	bf0c      	ite	eq
 8006ef0:	2301      	moveq	r3, #1
 8006ef2:	2300      	movne	r3, #0
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	79fb      	ldrb	r3, [r7, #7]
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d093      	beq.n	8006e26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	607a      	str	r2, [r7, #4]
 8006f14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f16:	e071      	b.n	8006ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	695b      	ldr	r3, [r3, #20]
 8006f1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f26:	d123      	bne.n	8006f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006f40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2220      	movs	r2, #32
 8006f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f5c:	f043 0204 	orr.w	r2, r3, #4
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2200      	movs	r2, #0
 8006f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e067      	b.n	8007040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f76:	d041      	beq.n	8006ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f78:	f7fd fbe4 	bl	8004744 <HAL_GetTick>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	687a      	ldr	r2, [r7, #4]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d302      	bcc.n	8006f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d136      	bne.n	8006ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	0c1b      	lsrs	r3, r3, #16
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d10c      	bne.n	8006fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	43da      	mvns	r2, r3
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	4013      	ands	r3, r2
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	bf14      	ite	ne
 8006faa:	2301      	movne	r3, #1
 8006fac:	2300      	moveq	r3, #0
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	e00b      	b.n	8006fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	699b      	ldr	r3, [r3, #24]
 8006fb8:	43da      	mvns	r2, r3
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	bf14      	ite	ne
 8006fc4:	2301      	movne	r3, #1
 8006fc6:	2300      	moveq	r3, #0
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d016      	beq.n	8006ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2220      	movs	r2, #32
 8006fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe8:	f043 0220 	orr.w	r2, r3, #32
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e021      	b.n	8007040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	0c1b      	lsrs	r3, r3, #16
 8007000:	b2db      	uxtb	r3, r3
 8007002:	2b01      	cmp	r3, #1
 8007004:	d10c      	bne.n	8007020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	695b      	ldr	r3, [r3, #20]
 800700c:	43da      	mvns	r2, r3
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	4013      	ands	r3, r2
 8007012:	b29b      	uxth	r3, r3
 8007014:	2b00      	cmp	r3, #0
 8007016:	bf14      	ite	ne
 8007018:	2301      	movne	r3, #1
 800701a:	2300      	moveq	r3, #0
 800701c:	b2db      	uxtb	r3, r3
 800701e:	e00b      	b.n	8007038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	43da      	mvns	r2, r3
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	4013      	ands	r3, r2
 800702c:	b29b      	uxth	r3, r3
 800702e:	2b00      	cmp	r3, #0
 8007030:	bf14      	ite	ne
 8007032:	2301      	movne	r3, #1
 8007034:	2300      	moveq	r3, #0
 8007036:	b2db      	uxtb	r3, r3
 8007038:	2b00      	cmp	r3, #0
 800703a:	f47f af6d 	bne.w	8006f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b084      	sub	sp, #16
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007054:	e034      	b.n	80070c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f000 f8e3 	bl	8007222 <I2C_IsAcknowledgeFailed>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d001      	beq.n	8007066 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e034      	b.n	80070d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800706c:	d028      	beq.n	80070c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800706e:	f7fd fb69 	bl	8004744 <HAL_GetTick>
 8007072:	4602      	mov	r2, r0
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	68ba      	ldr	r2, [r7, #8]
 800707a:	429a      	cmp	r2, r3
 800707c:	d302      	bcc.n	8007084 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d11d      	bne.n	80070c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	695b      	ldr	r3, [r3, #20]
 800708a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800708e:	2b80      	cmp	r3, #128	@ 0x80
 8007090:	d016      	beq.n	80070c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2220      	movs	r2, #32
 800709c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ac:	f043 0220 	orr.w	r2, r3, #32
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	e007      	b.n	80070d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	695b      	ldr	r3, [r3, #20]
 80070c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ca:	2b80      	cmp	r3, #128	@ 0x80
 80070cc:	d1c3      	bne.n	8007056 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80070ce:	2300      	movs	r3, #0
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80070e4:	e034      	b.n	8007150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 f89b 	bl	8007222 <I2C_IsAcknowledgeFailed>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d001      	beq.n	80070f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e034      	b.n	8007160 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070fc:	d028      	beq.n	8007150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070fe:	f7fd fb21 	bl	8004744 <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	68ba      	ldr	r2, [r7, #8]
 800710a:	429a      	cmp	r2, r3
 800710c:	d302      	bcc.n	8007114 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d11d      	bne.n	8007150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	695b      	ldr	r3, [r3, #20]
 800711a:	f003 0304 	and.w	r3, r3, #4
 800711e:	2b04      	cmp	r3, #4
 8007120:	d016      	beq.n	8007150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2200      	movs	r2, #0
 8007126:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2220      	movs	r2, #32
 800712c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2200      	movs	r2, #0
 8007134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800713c:	f043 0220 	orr.w	r2, r3, #32
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2200      	movs	r2, #0
 8007148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e007      	b.n	8007160 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	f003 0304 	and.w	r3, r3, #4
 800715a:	2b04      	cmp	r3, #4
 800715c:	d1c3      	bne.n	80070e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3710      	adds	r7, #16
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b084      	sub	sp, #16
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007174:	e049      	b.n	800720a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	f003 0310 	and.w	r3, r3, #16
 8007180:	2b10      	cmp	r3, #16
 8007182:	d119      	bne.n	80071b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f06f 0210 	mvn.w	r2, #16
 800718c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2220      	movs	r2, #32
 8007198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2200      	movs	r2, #0
 80071b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80071b4:	2301      	movs	r3, #1
 80071b6:	e030      	b.n	800721a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071b8:	f7fd fac4 	bl	8004744 <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d302      	bcc.n	80071ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d11d      	bne.n	800720a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	695b      	ldr	r3, [r3, #20]
 80071d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d8:	2b40      	cmp	r3, #64	@ 0x40
 80071da:	d016      	beq.n	800720a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2220      	movs	r2, #32
 80071e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f6:	f043 0220 	orr.w	r2, r3, #32
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2200      	movs	r2, #0
 8007202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e007      	b.n	800721a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	695b      	ldr	r3, [r3, #20]
 8007210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007214:	2b40      	cmp	r3, #64	@ 0x40
 8007216:	d1ae      	bne.n	8007176 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007222:	b480      	push	{r7}
 8007224:	b083      	sub	sp, #12
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	695b      	ldr	r3, [r3, #20]
 8007230:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007238:	d11b      	bne.n	8007272 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007242:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2220      	movs	r2, #32
 800724e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800725e:	f043 0204 	orr.w	r2, r3, #4
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e000      	b.n	8007274 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d101      	bne.n	8007292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e267      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 0301 	and.w	r3, r3, #1
 800729a:	2b00      	cmp	r3, #0
 800729c:	d075      	beq.n	800738a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800729e:	4b88      	ldr	r3, [pc, #544]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	f003 030c 	and.w	r3, r3, #12
 80072a6:	2b04      	cmp	r3, #4
 80072a8:	d00c      	beq.n	80072c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072aa:	4b85      	ldr	r3, [pc, #532]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072b2:	2b08      	cmp	r3, #8
 80072b4:	d112      	bne.n	80072dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072b6:	4b82      	ldr	r3, [pc, #520]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80072c2:	d10b      	bne.n	80072dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072c4:	4b7e      	ldr	r3, [pc, #504]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d05b      	beq.n	8007388 <HAL_RCC_OscConfig+0x108>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d157      	bne.n	8007388 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e242      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072e4:	d106      	bne.n	80072f4 <HAL_RCC_OscConfig+0x74>
 80072e6:	4b76      	ldr	r3, [pc, #472]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a75      	ldr	r2, [pc, #468]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80072ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072f0:	6013      	str	r3, [r2, #0]
 80072f2:	e01d      	b.n	8007330 <HAL_RCC_OscConfig+0xb0>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072fc:	d10c      	bne.n	8007318 <HAL_RCC_OscConfig+0x98>
 80072fe:	4b70      	ldr	r3, [pc, #448]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a6f      	ldr	r2, [pc, #444]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 8007304:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007308:	6013      	str	r3, [r2, #0]
 800730a:	4b6d      	ldr	r3, [pc, #436]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a6c      	ldr	r2, [pc, #432]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 8007310:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007314:	6013      	str	r3, [r2, #0]
 8007316:	e00b      	b.n	8007330 <HAL_RCC_OscConfig+0xb0>
 8007318:	4b69      	ldr	r3, [pc, #420]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a68      	ldr	r2, [pc, #416]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 800731e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007322:	6013      	str	r3, [r2, #0]
 8007324:	4b66      	ldr	r3, [pc, #408]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a65      	ldr	r2, [pc, #404]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 800732a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800732e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d013      	beq.n	8007360 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007338:	f7fd fa04 	bl	8004744 <HAL_GetTick>
 800733c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800733e:	e008      	b.n	8007352 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007340:	f7fd fa00 	bl	8004744 <HAL_GetTick>
 8007344:	4602      	mov	r2, r0
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	1ad3      	subs	r3, r2, r3
 800734a:	2b64      	cmp	r3, #100	@ 0x64
 800734c:	d901      	bls.n	8007352 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800734e:	2303      	movs	r3, #3
 8007350:	e207      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007352:	4b5b      	ldr	r3, [pc, #364]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800735a:	2b00      	cmp	r3, #0
 800735c:	d0f0      	beq.n	8007340 <HAL_RCC_OscConfig+0xc0>
 800735e:	e014      	b.n	800738a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007360:	f7fd f9f0 	bl	8004744 <HAL_GetTick>
 8007364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007366:	e008      	b.n	800737a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007368:	f7fd f9ec 	bl	8004744 <HAL_GetTick>
 800736c:	4602      	mov	r2, r0
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	1ad3      	subs	r3, r2, r3
 8007372:	2b64      	cmp	r3, #100	@ 0x64
 8007374:	d901      	bls.n	800737a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007376:	2303      	movs	r3, #3
 8007378:	e1f3      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800737a:	4b51      	ldr	r3, [pc, #324]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1f0      	bne.n	8007368 <HAL_RCC_OscConfig+0xe8>
 8007386:	e000      	b.n	800738a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 0302 	and.w	r3, r3, #2
 8007392:	2b00      	cmp	r3, #0
 8007394:	d063      	beq.n	800745e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007396:	4b4a      	ldr	r3, [pc, #296]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f003 030c 	and.w	r3, r3, #12
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00b      	beq.n	80073ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073a2:	4b47      	ldr	r3, [pc, #284]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073aa:	2b08      	cmp	r3, #8
 80073ac:	d11c      	bne.n	80073e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073ae:	4b44      	ldr	r3, [pc, #272]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d116      	bne.n	80073e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073ba:	4b41      	ldr	r3, [pc, #260]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f003 0302 	and.w	r3, r3, #2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d005      	beq.n	80073d2 <HAL_RCC_OscConfig+0x152>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d001      	beq.n	80073d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	e1c7      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073d2:	4b3b      	ldr	r3, [pc, #236]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	00db      	lsls	r3, r3, #3
 80073e0:	4937      	ldr	r1, [pc, #220]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 80073e2:	4313      	orrs	r3, r2
 80073e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073e6:	e03a      	b.n	800745e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d020      	beq.n	8007432 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073f0:	4b34      	ldr	r3, [pc, #208]	@ (80074c4 <HAL_RCC_OscConfig+0x244>)
 80073f2:	2201      	movs	r2, #1
 80073f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073f6:	f7fd f9a5 	bl	8004744 <HAL_GetTick>
 80073fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073fc:	e008      	b.n	8007410 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073fe:	f7fd f9a1 	bl	8004744 <HAL_GetTick>
 8007402:	4602      	mov	r2, r0
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	2b02      	cmp	r3, #2
 800740a:	d901      	bls.n	8007410 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800740c:	2303      	movs	r3, #3
 800740e:	e1a8      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007410:	4b2b      	ldr	r3, [pc, #172]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0302 	and.w	r3, r3, #2
 8007418:	2b00      	cmp	r3, #0
 800741a:	d0f0      	beq.n	80073fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800741c:	4b28      	ldr	r3, [pc, #160]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	00db      	lsls	r3, r3, #3
 800742a:	4925      	ldr	r1, [pc, #148]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 800742c:	4313      	orrs	r3, r2
 800742e:	600b      	str	r3, [r1, #0]
 8007430:	e015      	b.n	800745e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007432:	4b24      	ldr	r3, [pc, #144]	@ (80074c4 <HAL_RCC_OscConfig+0x244>)
 8007434:	2200      	movs	r2, #0
 8007436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007438:	f7fd f984 	bl	8004744 <HAL_GetTick>
 800743c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800743e:	e008      	b.n	8007452 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007440:	f7fd f980 	bl	8004744 <HAL_GetTick>
 8007444:	4602      	mov	r2, r0
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	2b02      	cmp	r3, #2
 800744c:	d901      	bls.n	8007452 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e187      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007452:	4b1b      	ldr	r3, [pc, #108]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 0302 	and.w	r3, r3, #2
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1f0      	bne.n	8007440 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 0308 	and.w	r3, r3, #8
 8007466:	2b00      	cmp	r3, #0
 8007468:	d036      	beq.n	80074d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	695b      	ldr	r3, [r3, #20]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d016      	beq.n	80074a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007472:	4b15      	ldr	r3, [pc, #84]	@ (80074c8 <HAL_RCC_OscConfig+0x248>)
 8007474:	2201      	movs	r2, #1
 8007476:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007478:	f7fd f964 	bl	8004744 <HAL_GetTick>
 800747c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800747e:	e008      	b.n	8007492 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007480:	f7fd f960 	bl	8004744 <HAL_GetTick>
 8007484:	4602      	mov	r2, r0
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	2b02      	cmp	r3, #2
 800748c:	d901      	bls.n	8007492 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e167      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007492:	4b0b      	ldr	r3, [pc, #44]	@ (80074c0 <HAL_RCC_OscConfig+0x240>)
 8007494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007496:	f003 0302 	and.w	r3, r3, #2
 800749a:	2b00      	cmp	r3, #0
 800749c:	d0f0      	beq.n	8007480 <HAL_RCC_OscConfig+0x200>
 800749e:	e01b      	b.n	80074d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074a0:	4b09      	ldr	r3, [pc, #36]	@ (80074c8 <HAL_RCC_OscConfig+0x248>)
 80074a2:	2200      	movs	r2, #0
 80074a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074a6:	f7fd f94d 	bl	8004744 <HAL_GetTick>
 80074aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074ac:	e00e      	b.n	80074cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074ae:	f7fd f949 	bl	8004744 <HAL_GetTick>
 80074b2:	4602      	mov	r2, r0
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	d907      	bls.n	80074cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80074bc:	2303      	movs	r3, #3
 80074be:	e150      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
 80074c0:	40023800 	.word	0x40023800
 80074c4:	42470000 	.word	0x42470000
 80074c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074cc:	4b88      	ldr	r3, [pc, #544]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 80074ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074d0:	f003 0302 	and.w	r3, r3, #2
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1ea      	bne.n	80074ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f003 0304 	and.w	r3, r3, #4
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	f000 8097 	beq.w	8007614 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074e6:	2300      	movs	r3, #0
 80074e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074ea:	4b81      	ldr	r3, [pc, #516]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 80074ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d10f      	bne.n	8007516 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074f6:	2300      	movs	r3, #0
 80074f8:	60bb      	str	r3, [r7, #8]
 80074fa:	4b7d      	ldr	r3, [pc, #500]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 80074fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074fe:	4a7c      	ldr	r2, [pc, #496]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007504:	6413      	str	r3, [r2, #64]	@ 0x40
 8007506:	4b7a      	ldr	r3, [pc, #488]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800750a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800750e:	60bb      	str	r3, [r7, #8]
 8007510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007512:	2301      	movs	r3, #1
 8007514:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007516:	4b77      	ldr	r3, [pc, #476]	@ (80076f4 <HAL_RCC_OscConfig+0x474>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800751e:	2b00      	cmp	r3, #0
 8007520:	d118      	bne.n	8007554 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007522:	4b74      	ldr	r3, [pc, #464]	@ (80076f4 <HAL_RCC_OscConfig+0x474>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a73      	ldr	r2, [pc, #460]	@ (80076f4 <HAL_RCC_OscConfig+0x474>)
 8007528:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800752c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800752e:	f7fd f909 	bl	8004744 <HAL_GetTick>
 8007532:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007534:	e008      	b.n	8007548 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007536:	f7fd f905 	bl	8004744 <HAL_GetTick>
 800753a:	4602      	mov	r2, r0
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	2b02      	cmp	r3, #2
 8007542:	d901      	bls.n	8007548 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	e10c      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007548:	4b6a      	ldr	r3, [pc, #424]	@ (80076f4 <HAL_RCC_OscConfig+0x474>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007550:	2b00      	cmp	r3, #0
 8007552:	d0f0      	beq.n	8007536 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	2b01      	cmp	r3, #1
 800755a:	d106      	bne.n	800756a <HAL_RCC_OscConfig+0x2ea>
 800755c:	4b64      	ldr	r3, [pc, #400]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 800755e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007560:	4a63      	ldr	r2, [pc, #396]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007562:	f043 0301 	orr.w	r3, r3, #1
 8007566:	6713      	str	r3, [r2, #112]	@ 0x70
 8007568:	e01c      	b.n	80075a4 <HAL_RCC_OscConfig+0x324>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	689b      	ldr	r3, [r3, #8]
 800756e:	2b05      	cmp	r3, #5
 8007570:	d10c      	bne.n	800758c <HAL_RCC_OscConfig+0x30c>
 8007572:	4b5f      	ldr	r3, [pc, #380]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007576:	4a5e      	ldr	r2, [pc, #376]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007578:	f043 0304 	orr.w	r3, r3, #4
 800757c:	6713      	str	r3, [r2, #112]	@ 0x70
 800757e:	4b5c      	ldr	r3, [pc, #368]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007582:	4a5b      	ldr	r2, [pc, #364]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007584:	f043 0301 	orr.w	r3, r3, #1
 8007588:	6713      	str	r3, [r2, #112]	@ 0x70
 800758a:	e00b      	b.n	80075a4 <HAL_RCC_OscConfig+0x324>
 800758c:	4b58      	ldr	r3, [pc, #352]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 800758e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007590:	4a57      	ldr	r2, [pc, #348]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007592:	f023 0301 	bic.w	r3, r3, #1
 8007596:	6713      	str	r3, [r2, #112]	@ 0x70
 8007598:	4b55      	ldr	r3, [pc, #340]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 800759a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800759c:	4a54      	ldr	r2, [pc, #336]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 800759e:	f023 0304 	bic.w	r3, r3, #4
 80075a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d015      	beq.n	80075d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075ac:	f7fd f8ca 	bl	8004744 <HAL_GetTick>
 80075b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075b2:	e00a      	b.n	80075ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075b4:	f7fd f8c6 	bl	8004744 <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d901      	bls.n	80075ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e0cb      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075ca:	4b49      	ldr	r3, [pc, #292]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 80075cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ce:	f003 0302 	and.w	r3, r3, #2
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d0ee      	beq.n	80075b4 <HAL_RCC_OscConfig+0x334>
 80075d6:	e014      	b.n	8007602 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075d8:	f7fd f8b4 	bl	8004744 <HAL_GetTick>
 80075dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075de:	e00a      	b.n	80075f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075e0:	f7fd f8b0 	bl	8004744 <HAL_GetTick>
 80075e4:	4602      	mov	r2, r0
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d901      	bls.n	80075f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80075f2:	2303      	movs	r3, #3
 80075f4:	e0b5      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075f6:	4b3e      	ldr	r3, [pc, #248]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 80075f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075fa:	f003 0302 	and.w	r3, r3, #2
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1ee      	bne.n	80075e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007602:	7dfb      	ldrb	r3, [r7, #23]
 8007604:	2b01      	cmp	r3, #1
 8007606:	d105      	bne.n	8007614 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007608:	4b39      	ldr	r3, [pc, #228]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 800760a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800760c:	4a38      	ldr	r2, [pc, #224]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 800760e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007612:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	699b      	ldr	r3, [r3, #24]
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 80a1 	beq.w	8007760 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800761e:	4b34      	ldr	r3, [pc, #208]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	f003 030c 	and.w	r3, r3, #12
 8007626:	2b08      	cmp	r3, #8
 8007628:	d05c      	beq.n	80076e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	699b      	ldr	r3, [r3, #24]
 800762e:	2b02      	cmp	r3, #2
 8007630:	d141      	bne.n	80076b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007632:	4b31      	ldr	r3, [pc, #196]	@ (80076f8 <HAL_RCC_OscConfig+0x478>)
 8007634:	2200      	movs	r2, #0
 8007636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007638:	f7fd f884 	bl	8004744 <HAL_GetTick>
 800763c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800763e:	e008      	b.n	8007652 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007640:	f7fd f880 	bl	8004744 <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b02      	cmp	r3, #2
 800764c:	d901      	bls.n	8007652 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e087      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007652:	4b27      	ldr	r3, [pc, #156]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d1f0      	bne.n	8007640 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	69da      	ldr	r2, [r3, #28]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	431a      	orrs	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766c:	019b      	lsls	r3, r3, #6
 800766e:	431a      	orrs	r2, r3
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007674:	085b      	lsrs	r3, r3, #1
 8007676:	3b01      	subs	r3, #1
 8007678:	041b      	lsls	r3, r3, #16
 800767a:	431a      	orrs	r2, r3
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007680:	061b      	lsls	r3, r3, #24
 8007682:	491b      	ldr	r1, [pc, #108]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 8007684:	4313      	orrs	r3, r2
 8007686:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007688:	4b1b      	ldr	r3, [pc, #108]	@ (80076f8 <HAL_RCC_OscConfig+0x478>)
 800768a:	2201      	movs	r2, #1
 800768c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800768e:	f7fd f859 	bl	8004744 <HAL_GetTick>
 8007692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007694:	e008      	b.n	80076a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007696:	f7fd f855 	bl	8004744 <HAL_GetTick>
 800769a:	4602      	mov	r2, r0
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	1ad3      	subs	r3, r2, r3
 80076a0:	2b02      	cmp	r3, #2
 80076a2:	d901      	bls.n	80076a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80076a4:	2303      	movs	r3, #3
 80076a6:	e05c      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076a8:	4b11      	ldr	r3, [pc, #68]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d0f0      	beq.n	8007696 <HAL_RCC_OscConfig+0x416>
 80076b4:	e054      	b.n	8007760 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076b6:	4b10      	ldr	r3, [pc, #64]	@ (80076f8 <HAL_RCC_OscConfig+0x478>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076bc:	f7fd f842 	bl	8004744 <HAL_GetTick>
 80076c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076c2:	e008      	b.n	80076d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076c4:	f7fd f83e 	bl	8004744 <HAL_GetTick>
 80076c8:	4602      	mov	r2, r0
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	2b02      	cmp	r3, #2
 80076d0:	d901      	bls.n	80076d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e045      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076d6:	4b06      	ldr	r3, [pc, #24]	@ (80076f0 <HAL_RCC_OscConfig+0x470>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1f0      	bne.n	80076c4 <HAL_RCC_OscConfig+0x444>
 80076e2:	e03d      	b.n	8007760 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d107      	bne.n	80076fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	e038      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
 80076f0:	40023800 	.word	0x40023800
 80076f4:	40007000 	.word	0x40007000
 80076f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80076fc:	4b1b      	ldr	r3, [pc, #108]	@ (800776c <HAL_RCC_OscConfig+0x4ec>)
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	2b01      	cmp	r3, #1
 8007708:	d028      	beq.n	800775c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007714:	429a      	cmp	r2, r3
 8007716:	d121      	bne.n	800775c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007722:	429a      	cmp	r2, r3
 8007724:	d11a      	bne.n	800775c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800772c:	4013      	ands	r3, r2
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007732:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007734:	4293      	cmp	r3, r2
 8007736:	d111      	bne.n	800775c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007742:	085b      	lsrs	r3, r3, #1
 8007744:	3b01      	subs	r3, #1
 8007746:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007748:	429a      	cmp	r2, r3
 800774a:	d107      	bne.n	800775c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007756:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007758:	429a      	cmp	r2, r3
 800775a:	d001      	beq.n	8007760 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	e000      	b.n	8007762 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3718      	adds	r7, #24
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}
 800776a:	bf00      	nop
 800776c:	40023800 	.word	0x40023800

08007770 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b084      	sub	sp, #16
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d101      	bne.n	8007784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e0cc      	b.n	800791e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007784:	4b68      	ldr	r3, [pc, #416]	@ (8007928 <HAL_RCC_ClockConfig+0x1b8>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 0307 	and.w	r3, r3, #7
 800778c:	683a      	ldr	r2, [r7, #0]
 800778e:	429a      	cmp	r2, r3
 8007790:	d90c      	bls.n	80077ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007792:	4b65      	ldr	r3, [pc, #404]	@ (8007928 <HAL_RCC_ClockConfig+0x1b8>)
 8007794:	683a      	ldr	r2, [r7, #0]
 8007796:	b2d2      	uxtb	r2, r2
 8007798:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800779a:	4b63      	ldr	r3, [pc, #396]	@ (8007928 <HAL_RCC_ClockConfig+0x1b8>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f003 0307 	and.w	r3, r3, #7
 80077a2:	683a      	ldr	r2, [r7, #0]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d001      	beq.n	80077ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	e0b8      	b.n	800791e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f003 0302 	and.w	r3, r3, #2
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d020      	beq.n	80077fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 0304 	and.w	r3, r3, #4
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d005      	beq.n	80077d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077c4:	4b59      	ldr	r3, [pc, #356]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	4a58      	ldr	r2, [pc, #352]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80077ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80077ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0308 	and.w	r3, r3, #8
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d005      	beq.n	80077e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80077dc:	4b53      	ldr	r3, [pc, #332]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	4a52      	ldr	r2, [pc, #328]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80077e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80077e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077e8:	4b50      	ldr	r3, [pc, #320]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	494d      	ldr	r1, [pc, #308]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f003 0301 	and.w	r3, r3, #1
 8007802:	2b00      	cmp	r3, #0
 8007804:	d044      	beq.n	8007890 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	2b01      	cmp	r3, #1
 800780c:	d107      	bne.n	800781e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800780e:	4b47      	ldr	r3, [pc, #284]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d119      	bne.n	800784e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800781a:	2301      	movs	r3, #1
 800781c:	e07f      	b.n	800791e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	2b02      	cmp	r3, #2
 8007824:	d003      	beq.n	800782e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800782a:	2b03      	cmp	r3, #3
 800782c:	d107      	bne.n	800783e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800782e:	4b3f      	ldr	r3, [pc, #252]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007836:	2b00      	cmp	r3, #0
 8007838:	d109      	bne.n	800784e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800783a:	2301      	movs	r3, #1
 800783c:	e06f      	b.n	800791e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800783e:	4b3b      	ldr	r3, [pc, #236]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0302 	and.w	r3, r3, #2
 8007846:	2b00      	cmp	r3, #0
 8007848:	d101      	bne.n	800784e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e067      	b.n	800791e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800784e:	4b37      	ldr	r3, [pc, #220]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	f023 0203 	bic.w	r2, r3, #3
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	4934      	ldr	r1, [pc, #208]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 800785c:	4313      	orrs	r3, r2
 800785e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007860:	f7fc ff70 	bl	8004744 <HAL_GetTick>
 8007864:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007866:	e00a      	b.n	800787e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007868:	f7fc ff6c 	bl	8004744 <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	1ad3      	subs	r3, r2, r3
 8007872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007876:	4293      	cmp	r3, r2
 8007878:	d901      	bls.n	800787e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	e04f      	b.n	800791e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800787e:	4b2b      	ldr	r3, [pc, #172]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	f003 020c 	and.w	r2, r3, #12
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	429a      	cmp	r2, r3
 800788e:	d1eb      	bne.n	8007868 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007890:	4b25      	ldr	r3, [pc, #148]	@ (8007928 <HAL_RCC_ClockConfig+0x1b8>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0307 	and.w	r3, r3, #7
 8007898:	683a      	ldr	r2, [r7, #0]
 800789a:	429a      	cmp	r2, r3
 800789c:	d20c      	bcs.n	80078b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800789e:	4b22      	ldr	r3, [pc, #136]	@ (8007928 <HAL_RCC_ClockConfig+0x1b8>)
 80078a0:	683a      	ldr	r2, [r7, #0]
 80078a2:	b2d2      	uxtb	r2, r2
 80078a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078a6:	4b20      	ldr	r3, [pc, #128]	@ (8007928 <HAL_RCC_ClockConfig+0x1b8>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0307 	and.w	r3, r3, #7
 80078ae:	683a      	ldr	r2, [r7, #0]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d001      	beq.n	80078b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e032      	b.n	800791e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 0304 	and.w	r3, r3, #4
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d008      	beq.n	80078d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078c4:	4b19      	ldr	r3, [pc, #100]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	4916      	ldr	r1, [pc, #88]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80078d2:	4313      	orrs	r3, r2
 80078d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 0308 	and.w	r3, r3, #8
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d009      	beq.n	80078f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80078e2:	4b12      	ldr	r3, [pc, #72]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	691b      	ldr	r3, [r3, #16]
 80078ee:	00db      	lsls	r3, r3, #3
 80078f0:	490e      	ldr	r1, [pc, #56]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80078f2:	4313      	orrs	r3, r2
 80078f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80078f6:	f000 f82d 	bl	8007954 <HAL_RCC_GetSysClockFreq>
 80078fa:	4602      	mov	r2, r0
 80078fc:	4b0b      	ldr	r3, [pc, #44]	@ (800792c <HAL_RCC_ClockConfig+0x1bc>)
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	091b      	lsrs	r3, r3, #4
 8007902:	f003 030f 	and.w	r3, r3, #15
 8007906:	490a      	ldr	r1, [pc, #40]	@ (8007930 <HAL_RCC_ClockConfig+0x1c0>)
 8007908:	5ccb      	ldrb	r3, [r1, r3]
 800790a:	fa22 f303 	lsr.w	r3, r2, r3
 800790e:	4a09      	ldr	r2, [pc, #36]	@ (8007934 <HAL_RCC_ClockConfig+0x1c4>)
 8007910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007912:	4b09      	ldr	r3, [pc, #36]	@ (8007938 <HAL_RCC_ClockConfig+0x1c8>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4618      	mov	r0, r3
 8007918:	f7fc fed0 	bl	80046bc <HAL_InitTick>

  return HAL_OK;
 800791c:	2300      	movs	r3, #0
}
 800791e:	4618      	mov	r0, r3
 8007920:	3710      	adds	r7, #16
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	40023c00 	.word	0x40023c00
 800792c:	40023800 	.word	0x40023800
 8007930:	0800dd3c 	.word	0x0800dd3c
 8007934:	20000054 	.word	0x20000054
 8007938:	20000058 	.word	0x20000058

0800793c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800793c:	b480      	push	{r7}
 800793e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8007940:	4b03      	ldr	r3, [pc, #12]	@ (8007950 <HAL_RCC_EnableCSS+0x14>)
 8007942:	2201      	movs	r2, #1
 8007944:	601a      	str	r2, [r3, #0]
}
 8007946:	bf00      	nop
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr
 8007950:	4247004c 	.word	0x4247004c

08007954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007954:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007958:	b090      	sub	sp, #64	@ 0x40
 800795a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800795c:	2300      	movs	r3, #0
 800795e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007960:	2300      	movs	r3, #0
 8007962:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007964:	2300      	movs	r3, #0
 8007966:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007968:	2300      	movs	r3, #0
 800796a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800796c:	4b59      	ldr	r3, [pc, #356]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x180>)
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f003 030c 	and.w	r3, r3, #12
 8007974:	2b08      	cmp	r3, #8
 8007976:	d00d      	beq.n	8007994 <HAL_RCC_GetSysClockFreq+0x40>
 8007978:	2b08      	cmp	r3, #8
 800797a:	f200 80a1 	bhi.w	8007ac0 <HAL_RCC_GetSysClockFreq+0x16c>
 800797e:	2b00      	cmp	r3, #0
 8007980:	d002      	beq.n	8007988 <HAL_RCC_GetSysClockFreq+0x34>
 8007982:	2b04      	cmp	r3, #4
 8007984:	d003      	beq.n	800798e <HAL_RCC_GetSysClockFreq+0x3a>
 8007986:	e09b      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007988:	4b53      	ldr	r3, [pc, #332]	@ (8007ad8 <HAL_RCC_GetSysClockFreq+0x184>)
 800798a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 800798c:	e09b      	b.n	8007ac6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800798e:	4b53      	ldr	r3, [pc, #332]	@ (8007adc <HAL_RCC_GetSysClockFreq+0x188>)
 8007990:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007992:	e098      	b.n	8007ac6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007994:	4b4f      	ldr	r3, [pc, #316]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800799c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800799e:	4b4d      	ldr	r3, [pc, #308]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x180>)
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d028      	beq.n	80079fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079aa:	4b4a      	ldr	r3, [pc, #296]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x180>)
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	099b      	lsrs	r3, r3, #6
 80079b0:	2200      	movs	r2, #0
 80079b2:	623b      	str	r3, [r7, #32]
 80079b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80079bc:	2100      	movs	r1, #0
 80079be:	4b47      	ldr	r3, [pc, #284]	@ (8007adc <HAL_RCC_GetSysClockFreq+0x188>)
 80079c0:	fb03 f201 	mul.w	r2, r3, r1
 80079c4:	2300      	movs	r3, #0
 80079c6:	fb00 f303 	mul.w	r3, r0, r3
 80079ca:	4413      	add	r3, r2
 80079cc:	4a43      	ldr	r2, [pc, #268]	@ (8007adc <HAL_RCC_GetSysClockFreq+0x188>)
 80079ce:	fba0 1202 	umull	r1, r2, r0, r2
 80079d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079d4:	460a      	mov	r2, r1
 80079d6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80079d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079da:	4413      	add	r3, r2
 80079dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80079de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079e0:	2200      	movs	r2, #0
 80079e2:	61bb      	str	r3, [r7, #24]
 80079e4:	61fa      	str	r2, [r7, #28]
 80079e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80079ee:	f7f8 fc47 	bl	8000280 <__aeabi_uldivmod>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	4613      	mov	r3, r2
 80079f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80079fa:	e053      	b.n	8007aa4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079fc:	4b35      	ldr	r3, [pc, #212]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x180>)
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	099b      	lsrs	r3, r3, #6
 8007a02:	2200      	movs	r2, #0
 8007a04:	613b      	str	r3, [r7, #16]
 8007a06:	617a      	str	r2, [r7, #20]
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007a0e:	f04f 0b00 	mov.w	fp, #0
 8007a12:	4652      	mov	r2, sl
 8007a14:	465b      	mov	r3, fp
 8007a16:	f04f 0000 	mov.w	r0, #0
 8007a1a:	f04f 0100 	mov.w	r1, #0
 8007a1e:	0159      	lsls	r1, r3, #5
 8007a20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a24:	0150      	lsls	r0, r2, #5
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	ebb2 080a 	subs.w	r8, r2, sl
 8007a2e:	eb63 090b 	sbc.w	r9, r3, fp
 8007a32:	f04f 0200 	mov.w	r2, #0
 8007a36:	f04f 0300 	mov.w	r3, #0
 8007a3a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007a3e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007a42:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007a46:	ebb2 0408 	subs.w	r4, r2, r8
 8007a4a:	eb63 0509 	sbc.w	r5, r3, r9
 8007a4e:	f04f 0200 	mov.w	r2, #0
 8007a52:	f04f 0300 	mov.w	r3, #0
 8007a56:	00eb      	lsls	r3, r5, #3
 8007a58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a5c:	00e2      	lsls	r2, r4, #3
 8007a5e:	4614      	mov	r4, r2
 8007a60:	461d      	mov	r5, r3
 8007a62:	eb14 030a 	adds.w	r3, r4, sl
 8007a66:	603b      	str	r3, [r7, #0]
 8007a68:	eb45 030b 	adc.w	r3, r5, fp
 8007a6c:	607b      	str	r3, [r7, #4]
 8007a6e:	f04f 0200 	mov.w	r2, #0
 8007a72:	f04f 0300 	mov.w	r3, #0
 8007a76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007a7a:	4629      	mov	r1, r5
 8007a7c:	028b      	lsls	r3, r1, #10
 8007a7e:	4621      	mov	r1, r4
 8007a80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007a84:	4621      	mov	r1, r4
 8007a86:	028a      	lsls	r2, r1, #10
 8007a88:	4610      	mov	r0, r2
 8007a8a:	4619      	mov	r1, r3
 8007a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a8e:	2200      	movs	r2, #0
 8007a90:	60bb      	str	r3, [r7, #8]
 8007a92:	60fa      	str	r2, [r7, #12]
 8007a94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a98:	f7f8 fbf2 	bl	8000280 <__aeabi_uldivmod>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	4613      	mov	r3, r2
 8007aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	0c1b      	lsrs	r3, r3, #16
 8007aaa:	f003 0303 	and.w	r3, r3, #3
 8007aae:	3301      	adds	r3, #1
 8007ab0:	005b      	lsls	r3, r3, #1
 8007ab2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8007ab4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007abc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007abe:	e002      	b.n	8007ac6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007ac0:	4b05      	ldr	r3, [pc, #20]	@ (8007ad8 <HAL_RCC_GetSysClockFreq+0x184>)
 8007ac2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007ac4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3740      	adds	r7, #64	@ 0x40
 8007acc:	46bd      	mov	sp, r7
 8007ace:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ad2:	bf00      	nop
 8007ad4:	40023800 	.word	0x40023800
 8007ad8:	00f42400 	.word	0x00f42400
 8007adc:	00b71b00 	.word	0x00b71b00

08007ae0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ae4:	4b03      	ldr	r3, [pc, #12]	@ (8007af4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	20000054 	.word	0x20000054

08007af8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007afc:	f7ff fff0 	bl	8007ae0 <HAL_RCC_GetHCLKFreq>
 8007b00:	4602      	mov	r2, r0
 8007b02:	4b05      	ldr	r3, [pc, #20]	@ (8007b18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	0a9b      	lsrs	r3, r3, #10
 8007b08:	f003 0307 	and.w	r3, r3, #7
 8007b0c:	4903      	ldr	r1, [pc, #12]	@ (8007b1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b0e:	5ccb      	ldrb	r3, [r1, r3]
 8007b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	bd80      	pop	{r7, pc}
 8007b18:	40023800 	.word	0x40023800
 8007b1c:	0800dd4c 	.word	0x0800dd4c

08007b20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007b24:	f7ff ffdc 	bl	8007ae0 <HAL_RCC_GetHCLKFreq>
 8007b28:	4602      	mov	r2, r0
 8007b2a:	4b05      	ldr	r3, [pc, #20]	@ (8007b40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	0b5b      	lsrs	r3, r3, #13
 8007b30:	f003 0307 	and.w	r3, r3, #7
 8007b34:	4903      	ldr	r1, [pc, #12]	@ (8007b44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b36:	5ccb      	ldrb	r3, [r1, r3]
 8007b38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	40023800 	.word	0x40023800
 8007b44:	0800dd4c 	.word	0x0800dd4c

08007b48 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8007b4c:	4b06      	ldr	r3, [pc, #24]	@ (8007b68 <HAL_RCC_NMI_IRQHandler+0x20>)
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b54:	2b80      	cmp	r3, #128	@ 0x80
 8007b56:	d104      	bne.n	8007b62 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8007b58:	f000 f80a 	bl	8007b70 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8007b5c:	4b03      	ldr	r3, [pc, #12]	@ (8007b6c <HAL_RCC_NMI_IRQHandler+0x24>)
 8007b5e:	2280      	movs	r2, #128	@ 0x80
 8007b60:	701a      	strb	r2, [r3, #0]
  }
}
 8007b62:	bf00      	nop
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	40023800 	.word	0x40023800
 8007b6c:	4002380e 	.word	0x4002380e

08007b70 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8007b70:	b480      	push	{r7}
 8007b72:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8007b74:	bf00      	nop
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr

08007b7e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b082      	sub	sp, #8
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d101      	bne.n	8007b90 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e07b      	b.n	8007c88 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d108      	bne.n	8007baa <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ba0:	d009      	beq.n	8007bb6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	61da      	str	r2, [r3, #28]
 8007ba8:	e005      	b.n	8007bb6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d106      	bne.n	8007bd6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f7fb ff2d 	bl	8003a30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2202      	movs	r2, #2
 8007bda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681a      	ldr	r2, [r3, #0]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bec:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007bfe:	431a      	orrs	r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c08:	431a      	orrs	r2, r3
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	f003 0302 	and.w	r3, r3, #2
 8007c12:	431a      	orrs	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	695b      	ldr	r3, [r3, #20]
 8007c18:	f003 0301 	and.w	r3, r3, #1
 8007c1c:	431a      	orrs	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	699b      	ldr	r3, [r3, #24]
 8007c22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c26:	431a      	orrs	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	69db      	ldr	r3, [r3, #28]
 8007c2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c30:	431a      	orrs	r2, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c3a:	ea42 0103 	orr.w	r1, r2, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c42:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	430a      	orrs	r2, r1
 8007c4c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	0c1b      	lsrs	r3, r3, #16
 8007c54:	f003 0104 	and.w	r1, r3, #4
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5c:	f003 0210 	and.w	r2, r3, #16
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	430a      	orrs	r2, r1
 8007c66:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	69da      	ldr	r2, [r3, #28]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c76:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2201      	movs	r2, #1
 8007c82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3708      	adds	r7, #8
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b08c      	sub	sp, #48	@ 0x30
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
 8007c9c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d101      	bne.n	8007cb6 <HAL_SPI_TransmitReceive+0x26>
 8007cb2:	2302      	movs	r3, #2
 8007cb4:	e198      	b.n	8007fe8 <HAL_SPI_TransmitReceive+0x358>
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cbe:	f7fc fd41 	bl	8004744 <HAL_GetTick>
 8007cc2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007cca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007cd4:	887b      	ldrh	r3, [r7, #2]
 8007cd6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007cd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d00f      	beq.n	8007d00 <HAL_SPI_TransmitReceive+0x70>
 8007ce0:	69fb      	ldr	r3, [r7, #28]
 8007ce2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ce6:	d107      	bne.n	8007cf8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d103      	bne.n	8007cf8 <HAL_SPI_TransmitReceive+0x68>
 8007cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007cf4:	2b04      	cmp	r3, #4
 8007cf6:	d003      	beq.n	8007d00 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007cfe:	e16d      	b.n	8007fdc <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d005      	beq.n	8007d12 <HAL_SPI_TransmitReceive+0x82>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d002      	beq.n	8007d12 <HAL_SPI_TransmitReceive+0x82>
 8007d0c:	887b      	ldrh	r3, [r7, #2]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d103      	bne.n	8007d1a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007d18:	e160      	b.n	8007fdc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b04      	cmp	r3, #4
 8007d24:	d003      	beq.n	8007d2e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2205      	movs	r2, #5
 8007d2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2200      	movs	r2, #0
 8007d32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	687a      	ldr	r2, [r7, #4]
 8007d38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	887a      	ldrh	r2, [r7, #2]
 8007d3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	887a      	ldrh	r2, [r7, #2]
 8007d44:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	68ba      	ldr	r2, [r7, #8]
 8007d4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	887a      	ldrh	r2, [r7, #2]
 8007d50:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	887a      	ldrh	r2, [r7, #2]
 8007d56:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2200      	movs	r2, #0
 8007d62:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d6e:	2b40      	cmp	r3, #64	@ 0x40
 8007d70:	d007      	beq.n	8007d82 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d80:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d8a:	d17c      	bne.n	8007e86 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d002      	beq.n	8007d9a <HAL_SPI_TransmitReceive+0x10a>
 8007d94:	8b7b      	ldrh	r3, [r7, #26]
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	d16a      	bne.n	8007e70 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d9e:	881a      	ldrh	r2, [r3, #0]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007daa:	1c9a      	adds	r2, r3, #2
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	3b01      	subs	r3, #1
 8007db8:	b29a      	uxth	r2, r3
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dbe:	e057      	b.n	8007e70 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	f003 0302 	and.w	r3, r3, #2
 8007dca:	2b02      	cmp	r3, #2
 8007dcc:	d11b      	bne.n	8007e06 <HAL_SPI_TransmitReceive+0x176>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dd2:	b29b      	uxth	r3, r3
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d016      	beq.n	8007e06 <HAL_SPI_TransmitReceive+0x176>
 8007dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d113      	bne.n	8007e06 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007de2:	881a      	ldrh	r2, [r3, #0]
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dee:	1c9a      	adds	r2, r3, #2
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007df8:	b29b      	uxth	r3, r3
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	b29a      	uxth	r2, r3
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e02:	2300      	movs	r3, #0
 8007e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	f003 0301 	and.w	r3, r3, #1
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d119      	bne.n	8007e48 <HAL_SPI_TransmitReceive+0x1b8>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d014      	beq.n	8007e48 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68da      	ldr	r2, [r3, #12]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e28:	b292      	uxth	r2, r2
 8007e2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e30:	1c9a      	adds	r2, r3, #2
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	b29a      	uxth	r2, r3
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e44:	2301      	movs	r3, #1
 8007e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e48:	f7fc fc7c 	bl	8004744 <HAL_GetTick>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d80b      	bhi.n	8007e70 <HAL_SPI_TransmitReceive+0x1e0>
 8007e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e5e:	d007      	beq.n	8007e70 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8007e60:	2303      	movs	r3, #3
 8007e62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2201      	movs	r2, #1
 8007e6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8007e6e:	e0b5      	b.n	8007fdc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1a2      	bne.n	8007dc0 <HAL_SPI_TransmitReceive+0x130>
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d19d      	bne.n	8007dc0 <HAL_SPI_TransmitReceive+0x130>
 8007e84:	e080      	b.n	8007f88 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d002      	beq.n	8007e94 <HAL_SPI_TransmitReceive+0x204>
 8007e8e:	8b7b      	ldrh	r3, [r7, #26]
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d16f      	bne.n	8007f74 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	330c      	adds	r3, #12
 8007e9e:	7812      	ldrb	r2, [r2, #0]
 8007ea0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ea6:	1c5a      	adds	r2, r3, #1
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	3b01      	subs	r3, #1
 8007eb4:	b29a      	uxth	r2, r3
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007eba:	e05b      	b.n	8007f74 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	f003 0302 	and.w	r3, r3, #2
 8007ec6:	2b02      	cmp	r3, #2
 8007ec8:	d11c      	bne.n	8007f04 <HAL_SPI_TransmitReceive+0x274>
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ece:	b29b      	uxth	r3, r3
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d017      	beq.n	8007f04 <HAL_SPI_TransmitReceive+0x274>
 8007ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d114      	bne.n	8007f04 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	330c      	adds	r3, #12
 8007ee4:	7812      	ldrb	r2, [r2, #0]
 8007ee6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eec:	1c5a      	adds	r2, r3, #1
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	b29a      	uxth	r2, r3
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f00:	2300      	movs	r3, #0
 8007f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	f003 0301 	and.w	r3, r3, #1
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d119      	bne.n	8007f46 <HAL_SPI_TransmitReceive+0x2b6>
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d014      	beq.n	8007f46 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68da      	ldr	r2, [r3, #12]
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f26:	b2d2      	uxtb	r2, r2
 8007f28:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f2e:	1c5a      	adds	r2, r3, #1
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	b29a      	uxth	r2, r3
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f42:	2301      	movs	r3, #1
 8007f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007f46:	f7fc fbfd 	bl	8004744 <HAL_GetTick>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f4e:	1ad3      	subs	r3, r2, r3
 8007f50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d803      	bhi.n	8007f5e <HAL_SPI_TransmitReceive+0x2ce>
 8007f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f5c:	d102      	bne.n	8007f64 <HAL_SPI_TransmitReceive+0x2d4>
 8007f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d107      	bne.n	8007f74 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8007f64:	2303      	movs	r3, #3
 8007f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8007f72:	e033      	b.n	8007fdc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d19e      	bne.n	8007ebc <HAL_SPI_TransmitReceive+0x22c>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d199      	bne.n	8007ebc <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f8a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f000 f8b7 	bl	8008100 <SPI_EndRxTxTransaction>
 8007f92:	4603      	mov	r3, r0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d006      	beq.n	8007fa6 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2220      	movs	r2, #32
 8007fa2:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8007fa4:	e01a      	b.n	8007fdc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10a      	bne.n	8007fc4 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fae:	2300      	movs	r3, #0
 8007fb0:	617b      	str	r3, [r7, #20]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68db      	ldr	r3, [r3, #12]
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	617b      	str	r3, [r7, #20]
 8007fc2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d003      	beq.n	8007fd4 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fd2:	e003      	b.n	8007fdc <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007fe4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3730      	adds	r7, #48	@ 0x30
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b088      	sub	sp, #32
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	60f8      	str	r0, [r7, #12]
 8007ff8:	60b9      	str	r1, [r7, #8]
 8007ffa:	603b      	str	r3, [r7, #0]
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008000:	f7fc fba0 	bl	8004744 <HAL_GetTick>
 8008004:	4602      	mov	r2, r0
 8008006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008008:	1a9b      	subs	r3, r3, r2
 800800a:	683a      	ldr	r2, [r7, #0]
 800800c:	4413      	add	r3, r2
 800800e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008010:	f7fc fb98 	bl	8004744 <HAL_GetTick>
 8008014:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008016:	4b39      	ldr	r3, [pc, #228]	@ (80080fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	015b      	lsls	r3, r3, #5
 800801c:	0d1b      	lsrs	r3, r3, #20
 800801e:	69fa      	ldr	r2, [r7, #28]
 8008020:	fb02 f303 	mul.w	r3, r2, r3
 8008024:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008026:	e054      	b.n	80080d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800802e:	d050      	beq.n	80080d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008030:	f7fc fb88 	bl	8004744 <HAL_GetTick>
 8008034:	4602      	mov	r2, r0
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	1ad3      	subs	r3, r2, r3
 800803a:	69fa      	ldr	r2, [r7, #28]
 800803c:	429a      	cmp	r2, r3
 800803e:	d902      	bls.n	8008046 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d13d      	bne.n	80080c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	685a      	ldr	r2, [r3, #4]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008054:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800805e:	d111      	bne.n	8008084 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008068:	d004      	beq.n	8008074 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008072:	d107      	bne.n	8008084 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008082:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008088:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800808c:	d10f      	bne.n	80080ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800809c:	601a      	str	r2, [r3, #0]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80080ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2201      	movs	r2, #1
 80080b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80080be:	2303      	movs	r3, #3
 80080c0:	e017      	b.n	80080f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d101      	bne.n	80080cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80080c8:	2300      	movs	r3, #0
 80080ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	3b01      	subs	r3, #1
 80080d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	689a      	ldr	r2, [r3, #8]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	4013      	ands	r3, r2
 80080dc:	68ba      	ldr	r2, [r7, #8]
 80080de:	429a      	cmp	r2, r3
 80080e0:	bf0c      	ite	eq
 80080e2:	2301      	moveq	r3, #1
 80080e4:	2300      	movne	r3, #0
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	461a      	mov	r2, r3
 80080ea:	79fb      	ldrb	r3, [r7, #7]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d19b      	bne.n	8008028 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80080f0:	2300      	movs	r3, #0
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	3720      	adds	r7, #32
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}
 80080fa:	bf00      	nop
 80080fc:	20000054 	.word	0x20000054

08008100 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b088      	sub	sp, #32
 8008104:	af02      	add	r7, sp, #8
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	9300      	str	r3, [sp, #0]
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	2201      	movs	r2, #1
 8008114:	2102      	movs	r1, #2
 8008116:	68f8      	ldr	r0, [r7, #12]
 8008118:	f7ff ff6a 	bl	8007ff0 <SPI_WaitFlagStateUntilTimeout>
 800811c:	4603      	mov	r3, r0
 800811e:	2b00      	cmp	r3, #0
 8008120:	d007      	beq.n	8008132 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008126:	f043 0220 	orr.w	r2, r3, #32
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800812e:	2303      	movs	r3, #3
 8008130:	e032      	b.n	8008198 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008132:	4b1b      	ldr	r3, [pc, #108]	@ (80081a0 <SPI_EndRxTxTransaction+0xa0>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a1b      	ldr	r2, [pc, #108]	@ (80081a4 <SPI_EndRxTxTransaction+0xa4>)
 8008138:	fba2 2303 	umull	r2, r3, r2, r3
 800813c:	0d5b      	lsrs	r3, r3, #21
 800813e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008142:	fb02 f303 	mul.w	r3, r2, r3
 8008146:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008150:	d112      	bne.n	8008178 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	9300      	str	r3, [sp, #0]
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	2200      	movs	r2, #0
 800815a:	2180      	movs	r1, #128	@ 0x80
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f7ff ff47 	bl	8007ff0 <SPI_WaitFlagStateUntilTimeout>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d016      	beq.n	8008196 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800816c:	f043 0220 	orr.w	r2, r3, #32
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008174:	2303      	movs	r3, #3
 8008176:	e00f      	b.n	8008198 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d00a      	beq.n	8008194 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	3b01      	subs	r3, #1
 8008182:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800818e:	2b80      	cmp	r3, #128	@ 0x80
 8008190:	d0f2      	beq.n	8008178 <SPI_EndRxTxTransaction+0x78>
 8008192:	e000      	b.n	8008196 <SPI_EndRxTxTransaction+0x96>
        break;
 8008194:	bf00      	nop
  }

  return HAL_OK;
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3718      	adds	r7, #24
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	20000054 	.word	0x20000054
 80081a4:	165e9f81 	.word	0x165e9f81

080081a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d101      	bne.n	80081ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e041      	b.n	800823e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d106      	bne.n	80081d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f7fb fdbc 	bl	8003d4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2202      	movs	r2, #2
 80081d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	3304      	adds	r3, #4
 80081e4:	4619      	mov	r1, r3
 80081e6:	4610      	mov	r0, r2
 80081e8:	f000 fa70 	bl	80086cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2201      	movs	r2, #1
 8008238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800823c:	2300      	movs	r3, #0
}
 800823e:	4618      	mov	r0, r3
 8008240:	3708      	adds	r7, #8
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}
	...

08008248 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008256:	b2db      	uxtb	r3, r3
 8008258:	2b01      	cmp	r3, #1
 800825a:	d001      	beq.n	8008260 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800825c:	2301      	movs	r3, #1
 800825e:	e046      	b.n	80082ee <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2202      	movs	r2, #2
 8008264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a23      	ldr	r2, [pc, #140]	@ (80082fc <HAL_TIM_Base_Start+0xb4>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d022      	beq.n	80082b8 <HAL_TIM_Base_Start+0x70>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800827a:	d01d      	beq.n	80082b8 <HAL_TIM_Base_Start+0x70>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a1f      	ldr	r2, [pc, #124]	@ (8008300 <HAL_TIM_Base_Start+0xb8>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d018      	beq.n	80082b8 <HAL_TIM_Base_Start+0x70>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a1e      	ldr	r2, [pc, #120]	@ (8008304 <HAL_TIM_Base_Start+0xbc>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d013      	beq.n	80082b8 <HAL_TIM_Base_Start+0x70>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a1c      	ldr	r2, [pc, #112]	@ (8008308 <HAL_TIM_Base_Start+0xc0>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d00e      	beq.n	80082b8 <HAL_TIM_Base_Start+0x70>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a1b      	ldr	r2, [pc, #108]	@ (800830c <HAL_TIM_Base_Start+0xc4>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d009      	beq.n	80082b8 <HAL_TIM_Base_Start+0x70>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a19      	ldr	r2, [pc, #100]	@ (8008310 <HAL_TIM_Base_Start+0xc8>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d004      	beq.n	80082b8 <HAL_TIM_Base_Start+0x70>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a18      	ldr	r2, [pc, #96]	@ (8008314 <HAL_TIM_Base_Start+0xcc>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d111      	bne.n	80082dc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f003 0307 	and.w	r3, r3, #7
 80082c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2b06      	cmp	r3, #6
 80082c8:	d010      	beq.n	80082ec <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f042 0201 	orr.w	r2, r2, #1
 80082d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082da:	e007      	b.n	80082ec <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f042 0201 	orr.w	r2, r2, #1
 80082ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	40010000 	.word	0x40010000
 8008300:	40000400 	.word	0x40000400
 8008304:	40000800 	.word	0x40000800
 8008308:	40000c00 	.word	0x40000c00
 800830c:	40010400 	.word	0x40010400
 8008310:	40014000 	.word	0x40014000
 8008314:	40001800 	.word	0x40001800

08008318 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d101      	bne.n	800832a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	e041      	b.n	80083ae <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008330:	b2db      	uxtb	r3, r3
 8008332:	2b00      	cmp	r3, #0
 8008334:	d106      	bne.n	8008344 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2200      	movs	r2, #0
 800833a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f7fb fbde 	bl	8003b00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2202      	movs	r2, #2
 8008348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	3304      	adds	r3, #4
 8008354:	4619      	mov	r1, r3
 8008356:	4610      	mov	r0, r2
 8008358:	f000 f9b8 	bl	80086cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083ac:	2300      	movs	r3, #0
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3708      	adds	r7, #8
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
	...

080083b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083c4:	2300      	movs	r3, #0
 80083c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d101      	bne.n	80083d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80083d2:	2302      	movs	r3, #2
 80083d4:	e0ae      	b.n	8008534 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2201      	movs	r2, #1
 80083da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2b0c      	cmp	r3, #12
 80083e2:	f200 809f 	bhi.w	8008524 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80083e6:	a201      	add	r2, pc, #4	@ (adr r2, 80083ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80083e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ec:	08008421 	.word	0x08008421
 80083f0:	08008525 	.word	0x08008525
 80083f4:	08008525 	.word	0x08008525
 80083f8:	08008525 	.word	0x08008525
 80083fc:	08008461 	.word	0x08008461
 8008400:	08008525 	.word	0x08008525
 8008404:	08008525 	.word	0x08008525
 8008408:	08008525 	.word	0x08008525
 800840c:	080084a3 	.word	0x080084a3
 8008410:	08008525 	.word	0x08008525
 8008414:	08008525 	.word	0x08008525
 8008418:	08008525 	.word	0x08008525
 800841c:	080084e3 	.word	0x080084e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	68b9      	ldr	r1, [r7, #8]
 8008426:	4618      	mov	r0, r3
 8008428:	f000 f9fc 	bl	8008824 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	699a      	ldr	r2, [r3, #24]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f042 0208 	orr.w	r2, r2, #8
 800843a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	699a      	ldr	r2, [r3, #24]
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f022 0204 	bic.w	r2, r2, #4
 800844a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	6999      	ldr	r1, [r3, #24]
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	691a      	ldr	r2, [r3, #16]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	430a      	orrs	r2, r1
 800845c:	619a      	str	r2, [r3, #24]
      break;
 800845e:	e064      	b.n	800852a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68b9      	ldr	r1, [r7, #8]
 8008466:	4618      	mov	r0, r3
 8008468:	f000 fa4c 	bl	8008904 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	699a      	ldr	r2, [r3, #24]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800847a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	699a      	ldr	r2, [r3, #24]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800848a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	6999      	ldr	r1, [r3, #24]
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	021a      	lsls	r2, r3, #8
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	430a      	orrs	r2, r1
 800849e:	619a      	str	r2, [r3, #24]
      break;
 80084a0:	e043      	b.n	800852a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	68b9      	ldr	r1, [r7, #8]
 80084a8:	4618      	mov	r0, r3
 80084aa:	f000 faa1 	bl	80089f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	69da      	ldr	r2, [r3, #28]
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f042 0208 	orr.w	r2, r2, #8
 80084bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	69da      	ldr	r2, [r3, #28]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f022 0204 	bic.w	r2, r2, #4
 80084cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	69d9      	ldr	r1, [r3, #28]
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	691a      	ldr	r2, [r3, #16]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	430a      	orrs	r2, r1
 80084de:	61da      	str	r2, [r3, #28]
      break;
 80084e0:	e023      	b.n	800852a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	68b9      	ldr	r1, [r7, #8]
 80084e8:	4618      	mov	r0, r3
 80084ea:	f000 faf5 	bl	8008ad8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	69da      	ldr	r2, [r3, #28]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	69da      	ldr	r2, [r3, #28]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800850c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	69d9      	ldr	r1, [r3, #28]
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	691b      	ldr	r3, [r3, #16]
 8008518:	021a      	lsls	r2, r3, #8
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	430a      	orrs	r2, r1
 8008520:	61da      	str	r2, [r3, #28]
      break;
 8008522:	e002      	b.n	800852a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008524:	2301      	movs	r3, #1
 8008526:	75fb      	strb	r3, [r7, #23]
      break;
 8008528:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008532:	7dfb      	ldrb	r3, [r7, #23]
}
 8008534:	4618      	mov	r0, r3
 8008536:	3718      	adds	r7, #24
 8008538:	46bd      	mov	sp, r7
 800853a:	bd80      	pop	{r7, pc}

0800853c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008546:	2300      	movs	r3, #0
 8008548:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008550:	2b01      	cmp	r3, #1
 8008552:	d101      	bne.n	8008558 <HAL_TIM_ConfigClockSource+0x1c>
 8008554:	2302      	movs	r3, #2
 8008556:	e0b4      	b.n	80086c2 <HAL_TIM_ConfigClockSource+0x186>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2202      	movs	r2, #2
 8008564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	689b      	ldr	r3, [r3, #8]
 800856e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008576:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800857e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	68ba      	ldr	r2, [r7, #8]
 8008586:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008590:	d03e      	beq.n	8008610 <HAL_TIM_ConfigClockSource+0xd4>
 8008592:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008596:	f200 8087 	bhi.w	80086a8 <HAL_TIM_ConfigClockSource+0x16c>
 800859a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800859e:	f000 8086 	beq.w	80086ae <HAL_TIM_ConfigClockSource+0x172>
 80085a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085a6:	d87f      	bhi.n	80086a8 <HAL_TIM_ConfigClockSource+0x16c>
 80085a8:	2b70      	cmp	r3, #112	@ 0x70
 80085aa:	d01a      	beq.n	80085e2 <HAL_TIM_ConfigClockSource+0xa6>
 80085ac:	2b70      	cmp	r3, #112	@ 0x70
 80085ae:	d87b      	bhi.n	80086a8 <HAL_TIM_ConfigClockSource+0x16c>
 80085b0:	2b60      	cmp	r3, #96	@ 0x60
 80085b2:	d050      	beq.n	8008656 <HAL_TIM_ConfigClockSource+0x11a>
 80085b4:	2b60      	cmp	r3, #96	@ 0x60
 80085b6:	d877      	bhi.n	80086a8 <HAL_TIM_ConfigClockSource+0x16c>
 80085b8:	2b50      	cmp	r3, #80	@ 0x50
 80085ba:	d03c      	beq.n	8008636 <HAL_TIM_ConfigClockSource+0xfa>
 80085bc:	2b50      	cmp	r3, #80	@ 0x50
 80085be:	d873      	bhi.n	80086a8 <HAL_TIM_ConfigClockSource+0x16c>
 80085c0:	2b40      	cmp	r3, #64	@ 0x40
 80085c2:	d058      	beq.n	8008676 <HAL_TIM_ConfigClockSource+0x13a>
 80085c4:	2b40      	cmp	r3, #64	@ 0x40
 80085c6:	d86f      	bhi.n	80086a8 <HAL_TIM_ConfigClockSource+0x16c>
 80085c8:	2b30      	cmp	r3, #48	@ 0x30
 80085ca:	d064      	beq.n	8008696 <HAL_TIM_ConfigClockSource+0x15a>
 80085cc:	2b30      	cmp	r3, #48	@ 0x30
 80085ce:	d86b      	bhi.n	80086a8 <HAL_TIM_ConfigClockSource+0x16c>
 80085d0:	2b20      	cmp	r3, #32
 80085d2:	d060      	beq.n	8008696 <HAL_TIM_ConfigClockSource+0x15a>
 80085d4:	2b20      	cmp	r3, #32
 80085d6:	d867      	bhi.n	80086a8 <HAL_TIM_ConfigClockSource+0x16c>
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d05c      	beq.n	8008696 <HAL_TIM_ConfigClockSource+0x15a>
 80085dc:	2b10      	cmp	r3, #16
 80085de:	d05a      	beq.n	8008696 <HAL_TIM_ConfigClockSource+0x15a>
 80085e0:	e062      	b.n	80086a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80085f2:	f000 fb41 	bl	8008c78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008604:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	68ba      	ldr	r2, [r7, #8]
 800860c:	609a      	str	r2, [r3, #8]
      break;
 800860e:	e04f      	b.n	80086b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008620:	f000 fb2a 	bl	8008c78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	689a      	ldr	r2, [r3, #8]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008632:	609a      	str	r2, [r3, #8]
      break;
 8008634:	e03c      	b.n	80086b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008642:	461a      	mov	r2, r3
 8008644:	f000 fa9e 	bl	8008b84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2150      	movs	r1, #80	@ 0x50
 800864e:	4618      	mov	r0, r3
 8008650:	f000 faf7 	bl	8008c42 <TIM_ITRx_SetConfig>
      break;
 8008654:	e02c      	b.n	80086b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008662:	461a      	mov	r2, r3
 8008664:	f000 fabd 	bl	8008be2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2160      	movs	r1, #96	@ 0x60
 800866e:	4618      	mov	r0, r3
 8008670:	f000 fae7 	bl	8008c42 <TIM_ITRx_SetConfig>
      break;
 8008674:	e01c      	b.n	80086b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008682:	461a      	mov	r2, r3
 8008684:	f000 fa7e 	bl	8008b84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	2140      	movs	r1, #64	@ 0x40
 800868e:	4618      	mov	r0, r3
 8008690:	f000 fad7 	bl	8008c42 <TIM_ITRx_SetConfig>
      break;
 8008694:	e00c      	b.n	80086b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4619      	mov	r1, r3
 80086a0:	4610      	mov	r0, r2
 80086a2:	f000 face 	bl	8008c42 <TIM_ITRx_SetConfig>
      break;
 80086a6:	e003      	b.n	80086b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	73fb      	strb	r3, [r7, #15]
      break;
 80086ac:	e000      	b.n	80086b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80086c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3710      	adds	r7, #16
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
	...

080086cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b085      	sub	sp, #20
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	4a46      	ldr	r2, [pc, #280]	@ (80087f8 <TIM_Base_SetConfig+0x12c>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d013      	beq.n	800870c <TIM_Base_SetConfig+0x40>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ea:	d00f      	beq.n	800870c <TIM_Base_SetConfig+0x40>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	4a43      	ldr	r2, [pc, #268]	@ (80087fc <TIM_Base_SetConfig+0x130>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d00b      	beq.n	800870c <TIM_Base_SetConfig+0x40>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	4a42      	ldr	r2, [pc, #264]	@ (8008800 <TIM_Base_SetConfig+0x134>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d007      	beq.n	800870c <TIM_Base_SetConfig+0x40>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	4a41      	ldr	r2, [pc, #260]	@ (8008804 <TIM_Base_SetConfig+0x138>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d003      	beq.n	800870c <TIM_Base_SetConfig+0x40>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	4a40      	ldr	r2, [pc, #256]	@ (8008808 <TIM_Base_SetConfig+0x13c>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d108      	bne.n	800871e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	68fa      	ldr	r2, [r7, #12]
 800871a:	4313      	orrs	r3, r2
 800871c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4a35      	ldr	r2, [pc, #212]	@ (80087f8 <TIM_Base_SetConfig+0x12c>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d02b      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800872c:	d027      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a32      	ldr	r2, [pc, #200]	@ (80087fc <TIM_Base_SetConfig+0x130>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d023      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	4a31      	ldr	r2, [pc, #196]	@ (8008800 <TIM_Base_SetConfig+0x134>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d01f      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	4a30      	ldr	r2, [pc, #192]	@ (8008804 <TIM_Base_SetConfig+0x138>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d01b      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	4a2f      	ldr	r2, [pc, #188]	@ (8008808 <TIM_Base_SetConfig+0x13c>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d017      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	4a2e      	ldr	r2, [pc, #184]	@ (800880c <TIM_Base_SetConfig+0x140>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d013      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	4a2d      	ldr	r2, [pc, #180]	@ (8008810 <TIM_Base_SetConfig+0x144>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d00f      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	4a2c      	ldr	r2, [pc, #176]	@ (8008814 <TIM_Base_SetConfig+0x148>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d00b      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4a2b      	ldr	r2, [pc, #172]	@ (8008818 <TIM_Base_SetConfig+0x14c>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d007      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	4a2a      	ldr	r2, [pc, #168]	@ (800881c <TIM_Base_SetConfig+0x150>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d003      	beq.n	800877e <TIM_Base_SetConfig+0xb2>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	4a29      	ldr	r2, [pc, #164]	@ (8008820 <TIM_Base_SetConfig+0x154>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d108      	bne.n	8008790 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008784:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	68db      	ldr	r3, [r3, #12]
 800878a:	68fa      	ldr	r2, [r7, #12]
 800878c:	4313      	orrs	r3, r2
 800878e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	695b      	ldr	r3, [r3, #20]
 800879a:	4313      	orrs	r3, r2
 800879c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	68fa      	ldr	r2, [r7, #12]
 80087a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	689a      	ldr	r2, [r3, #8]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	4a10      	ldr	r2, [pc, #64]	@ (80087f8 <TIM_Base_SetConfig+0x12c>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d003      	beq.n	80087c4 <TIM_Base_SetConfig+0xf8>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	4a12      	ldr	r2, [pc, #72]	@ (8008808 <TIM_Base_SetConfig+0x13c>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d103      	bne.n	80087cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	691a      	ldr	r2, [r3, #16]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	691b      	ldr	r3, [r3, #16]
 80087d6:	f003 0301 	and.w	r3, r3, #1
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d105      	bne.n	80087ea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	691b      	ldr	r3, [r3, #16]
 80087e2:	f023 0201 	bic.w	r2, r3, #1
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	611a      	str	r2, [r3, #16]
  }
}
 80087ea:	bf00      	nop
 80087ec:	3714      	adds	r7, #20
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr
 80087f6:	bf00      	nop
 80087f8:	40010000 	.word	0x40010000
 80087fc:	40000400 	.word	0x40000400
 8008800:	40000800 	.word	0x40000800
 8008804:	40000c00 	.word	0x40000c00
 8008808:	40010400 	.word	0x40010400
 800880c:	40014000 	.word	0x40014000
 8008810:	40014400 	.word	0x40014400
 8008814:	40014800 	.word	0x40014800
 8008818:	40001800 	.word	0x40001800
 800881c:	40001c00 	.word	0x40001c00
 8008820:	40002000 	.word	0x40002000

08008824 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008824:	b480      	push	{r7}
 8008826:	b087      	sub	sp, #28
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6a1b      	ldr	r3, [r3, #32]
 8008832:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a1b      	ldr	r3, [r3, #32]
 8008838:	f023 0201 	bic.w	r2, r3, #1
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008852:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f023 0303 	bic.w	r3, r3, #3
 800885a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68fa      	ldr	r2, [r7, #12]
 8008862:	4313      	orrs	r3, r2
 8008864:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	f023 0302 	bic.w	r3, r3, #2
 800886c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	697a      	ldr	r2, [r7, #20]
 8008874:	4313      	orrs	r3, r2
 8008876:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	4a20      	ldr	r2, [pc, #128]	@ (80088fc <TIM_OC1_SetConfig+0xd8>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d003      	beq.n	8008888 <TIM_OC1_SetConfig+0x64>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	4a1f      	ldr	r2, [pc, #124]	@ (8008900 <TIM_OC1_SetConfig+0xdc>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d10c      	bne.n	80088a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	f023 0308 	bic.w	r3, r3, #8
 800888e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	68db      	ldr	r3, [r3, #12]
 8008894:	697a      	ldr	r2, [r7, #20]
 8008896:	4313      	orrs	r3, r2
 8008898:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	f023 0304 	bic.w	r3, r3, #4
 80088a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	4a15      	ldr	r2, [pc, #84]	@ (80088fc <TIM_OC1_SetConfig+0xd8>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d003      	beq.n	80088b2 <TIM_OC1_SetConfig+0x8e>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4a14      	ldr	r2, [pc, #80]	@ (8008900 <TIM_OC1_SetConfig+0xdc>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d111      	bne.n	80088d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80088c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	695b      	ldr	r3, [r3, #20]
 80088c6:	693a      	ldr	r2, [r7, #16]
 80088c8:	4313      	orrs	r3, r2
 80088ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	699b      	ldr	r3, [r3, #24]
 80088d0:	693a      	ldr	r2, [r7, #16]
 80088d2:	4313      	orrs	r3, r2
 80088d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	693a      	ldr	r2, [r7, #16]
 80088da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	685a      	ldr	r2, [r3, #4]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	697a      	ldr	r2, [r7, #20]
 80088ee:	621a      	str	r2, [r3, #32]
}
 80088f0:	bf00      	nop
 80088f2:	371c      	adds	r7, #28
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr
 80088fc:	40010000 	.word	0x40010000
 8008900:	40010400 	.word	0x40010400

08008904 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008904:	b480      	push	{r7}
 8008906:	b087      	sub	sp, #28
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6a1b      	ldr	r3, [r3, #32]
 8008912:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6a1b      	ldr	r3, [r3, #32]
 8008918:	f023 0210 	bic.w	r2, r3, #16
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800893a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	021b      	lsls	r3, r3, #8
 8008942:	68fa      	ldr	r2, [r7, #12]
 8008944:	4313      	orrs	r3, r2
 8008946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	f023 0320 	bic.w	r3, r3, #32
 800894e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	011b      	lsls	r3, r3, #4
 8008956:	697a      	ldr	r2, [r7, #20]
 8008958:	4313      	orrs	r3, r2
 800895a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a22      	ldr	r2, [pc, #136]	@ (80089e8 <TIM_OC2_SetConfig+0xe4>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d003      	beq.n	800896c <TIM_OC2_SetConfig+0x68>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a21      	ldr	r2, [pc, #132]	@ (80089ec <TIM_OC2_SetConfig+0xe8>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d10d      	bne.n	8008988 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008972:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	68db      	ldr	r3, [r3, #12]
 8008978:	011b      	lsls	r3, r3, #4
 800897a:	697a      	ldr	r2, [r7, #20]
 800897c:	4313      	orrs	r3, r2
 800897e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008986:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	4a17      	ldr	r2, [pc, #92]	@ (80089e8 <TIM_OC2_SetConfig+0xe4>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d003      	beq.n	8008998 <TIM_OC2_SetConfig+0x94>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	4a16      	ldr	r2, [pc, #88]	@ (80089ec <TIM_OC2_SetConfig+0xe8>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d113      	bne.n	80089c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800899e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80089a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	695b      	ldr	r3, [r3, #20]
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	4313      	orrs	r3, r2
 80089b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	699b      	ldr	r3, [r3, #24]
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	693a      	ldr	r2, [r7, #16]
 80089bc:	4313      	orrs	r3, r2
 80089be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	693a      	ldr	r2, [r7, #16]
 80089c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	685a      	ldr	r2, [r3, #4]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	697a      	ldr	r2, [r7, #20]
 80089d8:	621a      	str	r2, [r3, #32]
}
 80089da:	bf00      	nop
 80089dc:	371c      	adds	r7, #28
 80089de:	46bd      	mov	sp, r7
 80089e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e4:	4770      	bx	lr
 80089e6:	bf00      	nop
 80089e8:	40010000 	.word	0x40010000
 80089ec:	40010400 	.word	0x40010400

080089f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b087      	sub	sp, #28
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6a1b      	ldr	r3, [r3, #32]
 80089fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6a1b      	ldr	r3, [r3, #32]
 8008a04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	69db      	ldr	r3, [r3, #28]
 8008a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f023 0303 	bic.w	r3, r3, #3
 8008a26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008a38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	021b      	lsls	r3, r3, #8
 8008a40:	697a      	ldr	r2, [r7, #20]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4a21      	ldr	r2, [pc, #132]	@ (8008ad0 <TIM_OC3_SetConfig+0xe0>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d003      	beq.n	8008a56 <TIM_OC3_SetConfig+0x66>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	4a20      	ldr	r2, [pc, #128]	@ (8008ad4 <TIM_OC3_SetConfig+0xe4>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d10d      	bne.n	8008a72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	68db      	ldr	r3, [r3, #12]
 8008a62:	021b      	lsls	r3, r3, #8
 8008a64:	697a      	ldr	r2, [r7, #20]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4a16      	ldr	r2, [pc, #88]	@ (8008ad0 <TIM_OC3_SetConfig+0xe0>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d003      	beq.n	8008a82 <TIM_OC3_SetConfig+0x92>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	4a15      	ldr	r2, [pc, #84]	@ (8008ad4 <TIM_OC3_SetConfig+0xe4>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d113      	bne.n	8008aaa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008a90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	695b      	ldr	r3, [r3, #20]
 8008a96:	011b      	lsls	r3, r3, #4
 8008a98:	693a      	ldr	r2, [r7, #16]
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	699b      	ldr	r3, [r3, #24]
 8008aa2:	011b      	lsls	r3, r3, #4
 8008aa4:	693a      	ldr	r2, [r7, #16]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	693a      	ldr	r2, [r7, #16]
 8008aae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	68fa      	ldr	r2, [r7, #12]
 8008ab4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	685a      	ldr	r2, [r3, #4]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	697a      	ldr	r2, [r7, #20]
 8008ac2:	621a      	str	r2, [r3, #32]
}
 8008ac4:	bf00      	nop
 8008ac6:	371c      	adds	r7, #28
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr
 8008ad0:	40010000 	.word	0x40010000
 8008ad4:	40010400 	.word	0x40010400

08008ad8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b087      	sub	sp, #28
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6a1b      	ldr	r3, [r3, #32]
 8008ae6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6a1b      	ldr	r3, [r3, #32]
 8008aec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	69db      	ldr	r3, [r3, #28]
 8008afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	021b      	lsls	r3, r3, #8
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	4313      	orrs	r3, r2
 8008b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	031b      	lsls	r3, r3, #12
 8008b2a:	693a      	ldr	r2, [r7, #16]
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	4a12      	ldr	r2, [pc, #72]	@ (8008b7c <TIM_OC4_SetConfig+0xa4>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d003      	beq.n	8008b40 <TIM_OC4_SetConfig+0x68>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	4a11      	ldr	r2, [pc, #68]	@ (8008b80 <TIM_OC4_SetConfig+0xa8>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d109      	bne.n	8008b54 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	695b      	ldr	r3, [r3, #20]
 8008b4c:	019b      	lsls	r3, r3, #6
 8008b4e:	697a      	ldr	r2, [r7, #20]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	697a      	ldr	r2, [r7, #20]
 8008b58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	68fa      	ldr	r2, [r7, #12]
 8008b5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	685a      	ldr	r2, [r3, #4]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	693a      	ldr	r2, [r7, #16]
 8008b6c:	621a      	str	r2, [r3, #32]
}
 8008b6e:	bf00      	nop
 8008b70:	371c      	adds	r7, #28
 8008b72:	46bd      	mov	sp, r7
 8008b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b78:	4770      	bx	lr
 8008b7a:	bf00      	nop
 8008b7c:	40010000 	.word	0x40010000
 8008b80:	40010400 	.word	0x40010400

08008b84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b087      	sub	sp, #28
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	6a1b      	ldr	r3, [r3, #32]
 8008b94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	6a1b      	ldr	r3, [r3, #32]
 8008b9a:	f023 0201 	bic.w	r2, r3, #1
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	699b      	ldr	r3, [r3, #24]
 8008ba6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	011b      	lsls	r3, r3, #4
 8008bb4:	693a      	ldr	r2, [r7, #16]
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	f023 030a 	bic.w	r3, r3, #10
 8008bc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bc2:	697a      	ldr	r2, [r7, #20]
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	4313      	orrs	r3, r2
 8008bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	693a      	ldr	r2, [r7, #16]
 8008bce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	697a      	ldr	r2, [r7, #20]
 8008bd4:	621a      	str	r2, [r3, #32]
}
 8008bd6:	bf00      	nop
 8008bd8:	371c      	adds	r7, #28
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be0:	4770      	bx	lr

08008be2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008be2:	b480      	push	{r7}
 8008be4:	b087      	sub	sp, #28
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	60f8      	str	r0, [r7, #12]
 8008bea:	60b9      	str	r1, [r7, #8]
 8008bec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6a1b      	ldr	r3, [r3, #32]
 8008bf2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6a1b      	ldr	r3, [r3, #32]
 8008bf8:	f023 0210 	bic.w	r2, r3, #16
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	699b      	ldr	r3, [r3, #24]
 8008c04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	031b      	lsls	r3, r3, #12
 8008c12:	693a      	ldr	r2, [r7, #16]
 8008c14:	4313      	orrs	r3, r2
 8008c16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	011b      	lsls	r3, r3, #4
 8008c24:	697a      	ldr	r2, [r7, #20]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	693a      	ldr	r2, [r7, #16]
 8008c2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	697a      	ldr	r2, [r7, #20]
 8008c34:	621a      	str	r2, [r3, #32]
}
 8008c36:	bf00      	nop
 8008c38:	371c      	adds	r7, #28
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr

08008c42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c42:	b480      	push	{r7}
 8008c44:	b085      	sub	sp, #20
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
 8008c4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	689b      	ldr	r3, [r3, #8]
 8008c50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c5a:	683a      	ldr	r2, [r7, #0]
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	f043 0307 	orr.w	r3, r3, #7
 8008c64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	609a      	str	r2, [r3, #8]
}
 8008c6c:	bf00      	nop
 8008c6e:	3714      	adds	r7, #20
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr

08008c78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b087      	sub	sp, #28
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	60f8      	str	r0, [r7, #12]
 8008c80:	60b9      	str	r1, [r7, #8]
 8008c82:	607a      	str	r2, [r7, #4]
 8008c84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	021a      	lsls	r2, r3, #8
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	431a      	orrs	r2, r3
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	697a      	ldr	r2, [r7, #20]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	609a      	str	r2, [r3, #8]
}
 8008cac:	bf00      	nop
 8008cae:	371c      	adds	r7, #28
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb6:	4770      	bx	lr

08008cb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b085      	sub	sp, #20
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d101      	bne.n	8008cd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ccc:	2302      	movs	r3, #2
 8008cce:	e05a      	b.n	8008d86 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2201      	movs	r2, #1
 8008cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2202      	movs	r2, #2
 8008cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	689b      	ldr	r3, [r3, #8]
 8008cee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	68fa      	ldr	r2, [r7, #12]
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a21      	ldr	r2, [pc, #132]	@ (8008d94 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d022      	beq.n	8008d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d1c:	d01d      	beq.n	8008d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a1d      	ldr	r2, [pc, #116]	@ (8008d98 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d018      	beq.n	8008d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4a1b      	ldr	r2, [pc, #108]	@ (8008d9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d013      	beq.n	8008d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a1a      	ldr	r2, [pc, #104]	@ (8008da0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d00e      	beq.n	8008d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a18      	ldr	r2, [pc, #96]	@ (8008da4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d009      	beq.n	8008d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a17      	ldr	r2, [pc, #92]	@ (8008da8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d004      	beq.n	8008d5a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a15      	ldr	r2, [pc, #84]	@ (8008dac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d10c      	bne.n	8008d74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	68ba      	ldr	r2, [r7, #8]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	68ba      	ldr	r2, [r7, #8]
 8008d72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2201      	movs	r2, #1
 8008d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3714      	adds	r7, #20
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	40010000 	.word	0x40010000
 8008d98:	40000400 	.word	0x40000400
 8008d9c:	40000800 	.word	0x40000800
 8008da0:	40000c00 	.word	0x40000c00
 8008da4:	40010400 	.word	0x40010400
 8008da8:	40014000 	.word	0x40014000
 8008dac:	40001800 	.word	0x40001800

08008db0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b085      	sub	sp, #20
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d101      	bne.n	8008dcc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008dc8:	2302      	movs	r3, #2
 8008dca:	e03d      	b.n	8008e48 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	68db      	ldr	r3, [r3, #12]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	4313      	orrs	r3, r2
 8008dee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	691b      	ldr	r3, [r3, #16]
 8008e16:	4313      	orrs	r3, r2
 8008e18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	695b      	ldr	r3, [r3, #20]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	69db      	ldr	r3, [r3, #28]
 8008e32:	4313      	orrs	r3, r2
 8008e34:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	68fa      	ldr	r2, [r7, #12]
 8008e3c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2200      	movs	r2, #0
 8008e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e46:	2300      	movs	r3, #0
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3714      	adds	r7, #20
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e52:	4770      	bx	lr

08008e54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b082      	sub	sp, #8
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d101      	bne.n	8008e66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e62:	2301      	movs	r3, #1
 8008e64:	e042      	b.n	8008eec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d106      	bne.n	8008e80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2200      	movs	r2, #0
 8008e76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f7fb f8cc 	bl	8004018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2224      	movs	r2, #36	@ 0x24
 8008e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	68da      	ldr	r2, [r3, #12]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008e96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f000 ff77 	bl	8009d8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	691a      	ldr	r2, [r3, #16]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008eac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	695a      	ldr	r2, [r3, #20]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008ebc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	68da      	ldr	r2, [r3, #12]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008ecc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2220      	movs	r2, #32
 8008ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2220      	movs	r2, #32
 8008ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008eea:	2300      	movs	r3, #0
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	3708      	adds	r7, #8
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b08c      	sub	sp, #48	@ 0x30
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	60f8      	str	r0, [r7, #12]
 8008efc:	60b9      	str	r1, [r7, #8]
 8008efe:	4613      	mov	r3, r2
 8008f00:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	2b20      	cmp	r3, #32
 8008f0c:	d156      	bne.n	8008fbc <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d002      	beq.n	8008f1a <HAL_UART_Transmit_DMA+0x26>
 8008f14:	88fb      	ldrh	r3, [r7, #6]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d101      	bne.n	8008f1e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e04f      	b.n	8008fbe <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	88fa      	ldrh	r2, [r7, #6]
 8008f28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	88fa      	ldrh	r2, [r7, #6]
 8008f2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2200      	movs	r2, #0
 8008f34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2221      	movs	r2, #33	@ 0x21
 8008f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f42:	4a21      	ldr	r2, [pc, #132]	@ (8008fc8 <HAL_UART_Transmit_DMA+0xd4>)
 8008f44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f4a:	4a20      	ldr	r2, [pc, #128]	@ (8008fcc <HAL_UART_Transmit_DMA+0xd8>)
 8008f4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f52:	4a1f      	ldr	r2, [pc, #124]	@ (8008fd0 <HAL_UART_Transmit_DMA+0xdc>)
 8008f54:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008f5e:	f107 0308 	add.w	r3, r7, #8
 8008f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f6a:	6819      	ldr	r1, [r3, #0]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	3304      	adds	r3, #4
 8008f72:	461a      	mov	r2, r3
 8008f74:	88fb      	ldrh	r3, [r7, #6]
 8008f76:	f7fc fc3d 	bl	80057f4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008f82:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	3314      	adds	r3, #20
 8008f8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	e853 3f00 	ldrex	r3, [r3]
 8008f92:	617b      	str	r3, [r7, #20]
   return(result);
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	3314      	adds	r3, #20
 8008fa2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fa4:	627a      	str	r2, [r7, #36]	@ 0x24
 8008fa6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa8:	6a39      	ldr	r1, [r7, #32]
 8008faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fac:	e841 2300 	strex	r3, r2, [r1]
 8008fb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fb2:	69fb      	ldr	r3, [r7, #28]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d1e5      	bne.n	8008f84 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	e000      	b.n	8008fbe <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8008fbc:	2302      	movs	r3, #2
  }
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3730      	adds	r7, #48	@ 0x30
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	08009619 	.word	0x08009619
 8008fcc:	080096b3 	.word	0x080096b3
 8008fd0:	08009837 	.word	0x08009837

08008fd4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b08c      	sub	sp, #48	@ 0x30
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	60f8      	str	r0, [r7, #12]
 8008fdc:	60b9      	str	r1, [r7, #8]
 8008fde:	4613      	mov	r3, r2
 8008fe0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	2b20      	cmp	r3, #32
 8008fec:	d14a      	bne.n	8009084 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d002      	beq.n	8008ffa <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008ff4:	88fb      	ldrh	r3, [r7, #6]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d101      	bne.n	8008ffe <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e043      	b.n	8009086 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2201      	movs	r2, #1
 8009002:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800900a:	88fb      	ldrh	r3, [r7, #6]
 800900c:	461a      	mov	r2, r3
 800900e:	68b9      	ldr	r1, [r7, #8]
 8009010:	68f8      	ldr	r0, [r7, #12]
 8009012:	f000 fc5b 	bl	80098cc <UART_Start_Receive_DMA>
 8009016:	4603      	mov	r3, r0
 8009018:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800901c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009020:	2b00      	cmp	r3, #0
 8009022:	d12c      	bne.n	800907e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009028:	2b01      	cmp	r3, #1
 800902a:	d125      	bne.n	8009078 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800902c:	2300      	movs	r3, #0
 800902e:	613b      	str	r3, [r7, #16]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	613b      	str	r3, [r7, #16]
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	613b      	str	r3, [r7, #16]
 8009040:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	330c      	adds	r3, #12
 8009048:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	e853 3f00 	ldrex	r3, [r3]
 8009050:	617b      	str	r3, [r7, #20]
   return(result);
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	f043 0310 	orr.w	r3, r3, #16
 8009058:	62bb      	str	r3, [r7, #40]	@ 0x28
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	330c      	adds	r3, #12
 8009060:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009062:	627a      	str	r2, [r7, #36]	@ 0x24
 8009064:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009066:	6a39      	ldr	r1, [r7, #32]
 8009068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800906a:	e841 2300 	strex	r3, r2, [r1]
 800906e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d1e5      	bne.n	8009042 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8009076:	e002      	b.n	800907e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800907e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009082:	e000      	b.n	8009086 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8009084:	2302      	movs	r3, #2
  }
}
 8009086:	4618      	mov	r0, r3
 8009088:	3730      	adds	r7, #48	@ 0x30
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
	...

08009090 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b0ba      	sub	sp, #232	@ 0xe8
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	695b      	ldr	r3, [r3, #20]
 80090b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80090b6:	2300      	movs	r3, #0
 80090b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80090bc:	2300      	movs	r3, #0
 80090be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80090c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090c6:	f003 030f 	and.w	r3, r3, #15
 80090ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80090ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d10f      	bne.n	80090f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80090d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090da:	f003 0320 	and.w	r3, r3, #32
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d009      	beq.n	80090f6 <HAL_UART_IRQHandler+0x66>
 80090e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090e6:	f003 0320 	and.w	r3, r3, #32
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d003      	beq.n	80090f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 fd8d 	bl	8009c0e <UART_Receive_IT>
      return;
 80090f4:	e25b      	b.n	80095ae <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80090f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	f000 80de 	beq.w	80092bc <HAL_UART_IRQHandler+0x22c>
 8009100:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009104:	f003 0301 	and.w	r3, r3, #1
 8009108:	2b00      	cmp	r3, #0
 800910a:	d106      	bne.n	800911a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800910c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009110:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009114:	2b00      	cmp	r3, #0
 8009116:	f000 80d1 	beq.w	80092bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800911a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800911e:	f003 0301 	and.w	r3, r3, #1
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00b      	beq.n	800913e <HAL_UART_IRQHandler+0xae>
 8009126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800912a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800912e:	2b00      	cmp	r3, #0
 8009130:	d005      	beq.n	800913e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009136:	f043 0201 	orr.w	r2, r3, #1
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800913e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009142:	f003 0304 	and.w	r3, r3, #4
 8009146:	2b00      	cmp	r3, #0
 8009148:	d00b      	beq.n	8009162 <HAL_UART_IRQHandler+0xd2>
 800914a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800914e:	f003 0301 	and.w	r3, r3, #1
 8009152:	2b00      	cmp	r3, #0
 8009154:	d005      	beq.n	8009162 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800915a:	f043 0202 	orr.w	r2, r3, #2
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009166:	f003 0302 	and.w	r3, r3, #2
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00b      	beq.n	8009186 <HAL_UART_IRQHandler+0xf6>
 800916e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009172:	f003 0301 	and.w	r3, r3, #1
 8009176:	2b00      	cmp	r3, #0
 8009178:	d005      	beq.n	8009186 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800917e:	f043 0204 	orr.w	r2, r3, #4
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800918a:	f003 0308 	and.w	r3, r3, #8
 800918e:	2b00      	cmp	r3, #0
 8009190:	d011      	beq.n	80091b6 <HAL_UART_IRQHandler+0x126>
 8009192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009196:	f003 0320 	and.w	r3, r3, #32
 800919a:	2b00      	cmp	r3, #0
 800919c:	d105      	bne.n	80091aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800919e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091a2:	f003 0301 	and.w	r3, r3, #1
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d005      	beq.n	80091b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ae:	f043 0208 	orr.w	r2, r3, #8
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f000 81f2 	beq.w	80095a4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091c4:	f003 0320 	and.w	r3, r3, #32
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d008      	beq.n	80091de <HAL_UART_IRQHandler+0x14e>
 80091cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091d0:	f003 0320 	and.w	r3, r3, #32
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d002      	beq.n	80091de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 fd18 	bl	8009c0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	695b      	ldr	r3, [r3, #20]
 80091e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091e8:	2b40      	cmp	r3, #64	@ 0x40
 80091ea:	bf0c      	ite	eq
 80091ec:	2301      	moveq	r3, #1
 80091ee:	2300      	movne	r3, #0
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091fa:	f003 0308 	and.w	r3, r3, #8
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d103      	bne.n	800920a <HAL_UART_IRQHandler+0x17a>
 8009202:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009206:	2b00      	cmp	r3, #0
 8009208:	d04f      	beq.n	80092aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 fc20 	bl	8009a50 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800921a:	2b40      	cmp	r3, #64	@ 0x40
 800921c:	d141      	bne.n	80092a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	3314      	adds	r3, #20
 8009224:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009228:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800922c:	e853 3f00 	ldrex	r3, [r3]
 8009230:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009234:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009238:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800923c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	3314      	adds	r3, #20
 8009246:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800924a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800924e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009252:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009256:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800925a:	e841 2300 	strex	r3, r2, [r1]
 800925e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009262:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d1d9      	bne.n	800921e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800926e:	2b00      	cmp	r3, #0
 8009270:	d013      	beq.n	800929a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009276:	4a7e      	ldr	r2, [pc, #504]	@ (8009470 <HAL_UART_IRQHandler+0x3e0>)
 8009278:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800927e:	4618      	mov	r0, r3
 8009280:	f7fc fb80 	bl	8005984 <HAL_DMA_Abort_IT>
 8009284:	4603      	mov	r3, r0
 8009286:	2b00      	cmp	r3, #0
 8009288:	d016      	beq.n	80092b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800928e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009290:	687a      	ldr	r2, [r7, #4]
 8009292:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009294:	4610      	mov	r0, r2
 8009296:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009298:	e00e      	b.n	80092b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 f9b2 	bl	8009604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092a0:	e00a      	b.n	80092b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f000 f9ae 	bl	8009604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092a8:	e006      	b.n	80092b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 f9aa 	bl	8009604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2200      	movs	r2, #0
 80092b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80092b6:	e175      	b.n	80095a4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092b8:	bf00      	nop
    return;
 80092ba:	e173      	b.n	80095a4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	f040 814f 	bne.w	8009564 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80092c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092ca:	f003 0310 	and.w	r3, r3, #16
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	f000 8148 	beq.w	8009564 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80092d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092d8:	f003 0310 	and.w	r3, r3, #16
 80092dc:	2b00      	cmp	r3, #0
 80092de:	f000 8141 	beq.w	8009564 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80092e2:	2300      	movs	r3, #0
 80092e4:	60bb      	str	r3, [r7, #8]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	60bb      	str	r3, [r7, #8]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	60bb      	str	r3, [r7, #8]
 80092f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	695b      	ldr	r3, [r3, #20]
 80092fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009302:	2b40      	cmp	r3, #64	@ 0x40
 8009304:	f040 80b6 	bne.w	8009474 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009314:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009318:	2b00      	cmp	r3, #0
 800931a:	f000 8145 	beq.w	80095a8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009322:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009326:	429a      	cmp	r2, r3
 8009328:	f080 813e 	bcs.w	80095a8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009332:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009338:	69db      	ldr	r3, [r3, #28]
 800933a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800933e:	f000 8088 	beq.w	8009452 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	330c      	adds	r3, #12
 8009348:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009350:	e853 3f00 	ldrex	r3, [r3]
 8009354:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009358:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800935c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009360:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	330c      	adds	r3, #12
 800936a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800936e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009372:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009376:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800937a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800937e:	e841 2300 	strex	r3, r2, [r1]
 8009382:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009386:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1d9      	bne.n	8009342 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	3314      	adds	r3, #20
 8009394:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009396:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009398:	e853 3f00 	ldrex	r3, [r3]
 800939c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800939e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80093a0:	f023 0301 	bic.w	r3, r3, #1
 80093a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	3314      	adds	r3, #20
 80093ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80093b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80093b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80093ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80093be:	e841 2300 	strex	r3, r2, [r1]
 80093c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80093c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d1e1      	bne.n	800938e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	3314      	adds	r3, #20
 80093d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80093d4:	e853 3f00 	ldrex	r3, [r3]
 80093d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80093da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	3314      	adds	r3, #20
 80093ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80093ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80093f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80093f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80093f6:	e841 2300 	strex	r3, r2, [r1]
 80093fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80093fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d1e3      	bne.n	80093ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2220      	movs	r2, #32
 8009406:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2200      	movs	r2, #0
 800940e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	330c      	adds	r3, #12
 8009416:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800941a:	e853 3f00 	ldrex	r3, [r3]
 800941e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009420:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009422:	f023 0310 	bic.w	r3, r3, #16
 8009426:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	330c      	adds	r3, #12
 8009430:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009434:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009436:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009438:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800943a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800943c:	e841 2300 	strex	r3, r2, [r1]
 8009440:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009442:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009444:	2b00      	cmp	r3, #0
 8009446:	d1e3      	bne.n	8009410 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800944c:	4618      	mov	r0, r3
 800944e:	f7fc fa29 	bl	80058a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2202      	movs	r2, #2
 8009456:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009460:	b29b      	uxth	r3, r3
 8009462:	1ad3      	subs	r3, r2, r3
 8009464:	b29b      	uxth	r3, r3
 8009466:	4619      	mov	r1, r3
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f7f7 fea1 	bl	80011b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800946e:	e09b      	b.n	80095a8 <HAL_UART_IRQHandler+0x518>
 8009470:	08009b17 	.word	0x08009b17
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800947c:	b29b      	uxth	r3, r3
 800947e:	1ad3      	subs	r3, r2, r3
 8009480:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009488:	b29b      	uxth	r3, r3
 800948a:	2b00      	cmp	r3, #0
 800948c:	f000 808e 	beq.w	80095ac <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009490:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009494:	2b00      	cmp	r3, #0
 8009496:	f000 8089 	beq.w	80095ac <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	330c      	adds	r3, #12
 80094a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094a4:	e853 3f00 	ldrex	r3, [r3]
 80094a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80094aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	330c      	adds	r3, #12
 80094ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80094be:	647a      	str	r2, [r7, #68]	@ 0x44
 80094c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80094c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094c6:	e841 2300 	strex	r3, r2, [r1]
 80094ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d1e3      	bne.n	800949a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	3314      	adds	r3, #20
 80094d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094dc:	e853 3f00 	ldrex	r3, [r3]
 80094e0:	623b      	str	r3, [r7, #32]
   return(result);
 80094e2:	6a3b      	ldr	r3, [r7, #32]
 80094e4:	f023 0301 	bic.w	r3, r3, #1
 80094e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	3314      	adds	r3, #20
 80094f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80094f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80094f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094fe:	e841 2300 	strex	r3, r2, [r1]
 8009502:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1e3      	bne.n	80094d2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2220      	movs	r2, #32
 800950e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	330c      	adds	r3, #12
 800951e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	e853 3f00 	ldrex	r3, [r3]
 8009526:	60fb      	str	r3, [r7, #12]
   return(result);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f023 0310 	bic.w	r3, r3, #16
 800952e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	330c      	adds	r3, #12
 8009538:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800953c:	61fa      	str	r2, [r7, #28]
 800953e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009540:	69b9      	ldr	r1, [r7, #24]
 8009542:	69fa      	ldr	r2, [r7, #28]
 8009544:	e841 2300 	strex	r3, r2, [r1]
 8009548:	617b      	str	r3, [r7, #20]
   return(result);
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d1e3      	bne.n	8009518 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2202      	movs	r2, #2
 8009554:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009556:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800955a:	4619      	mov	r1, r3
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f7f7 fe27 	bl	80011b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009562:	e023      	b.n	80095ac <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800956c:	2b00      	cmp	r3, #0
 800956e:	d009      	beq.n	8009584 <HAL_UART_IRQHandler+0x4f4>
 8009570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009578:	2b00      	cmp	r3, #0
 800957a:	d003      	beq.n	8009584 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 fade 	bl	8009b3e <UART_Transmit_IT>
    return;
 8009582:	e014      	b.n	80095ae <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800958c:	2b00      	cmp	r3, #0
 800958e:	d00e      	beq.n	80095ae <HAL_UART_IRQHandler+0x51e>
 8009590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009598:	2b00      	cmp	r3, #0
 800959a:	d008      	beq.n	80095ae <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f000 fb1e 	bl	8009bde <UART_EndTransmit_IT>
    return;
 80095a2:	e004      	b.n	80095ae <HAL_UART_IRQHandler+0x51e>
    return;
 80095a4:	bf00      	nop
 80095a6:	e002      	b.n	80095ae <HAL_UART_IRQHandler+0x51e>
      return;
 80095a8:	bf00      	nop
 80095aa:	e000      	b.n	80095ae <HAL_UART_IRQHandler+0x51e>
      return;
 80095ac:	bf00      	nop
  }
}
 80095ae:	37e8      	adds	r7, #232	@ 0xe8
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}

080095b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b083      	sub	sp, #12
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80095bc:	bf00      	nop
 80095be:	370c      	adds	r7, #12
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80095d0:	bf00      	nop
 80095d2:	370c      	adds	r7, #12
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80095e4:	bf00      	nop
 80095e6:	370c      	adds	r7, #12
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80095f8:	bf00      	nop
 80095fa:	370c      	adds	r7, #12
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009604:	b480      	push	{r7}
 8009606:	b083      	sub	sp, #12
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800960c:	bf00      	nop
 800960e:	370c      	adds	r7, #12
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr

08009618 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b090      	sub	sp, #64	@ 0x40
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009624:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009630:	2b00      	cmp	r3, #0
 8009632:	d137      	bne.n	80096a4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009636:	2200      	movs	r2, #0
 8009638:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800963a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	3314      	adds	r3, #20
 8009640:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009644:	e853 3f00 	ldrex	r3, [r3]
 8009648:	623b      	str	r3, [r7, #32]
   return(result);
 800964a:	6a3b      	ldr	r3, [r7, #32]
 800964c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009650:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009652:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	3314      	adds	r3, #20
 8009658:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800965a:	633a      	str	r2, [r7, #48]	@ 0x30
 800965c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009662:	e841 2300 	strex	r3, r2, [r1]
 8009666:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966a:	2b00      	cmp	r3, #0
 800966c:	d1e5      	bne.n	800963a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800966e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	330c      	adds	r3, #12
 8009674:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	e853 3f00 	ldrex	r3, [r3]
 800967c:	60fb      	str	r3, [r7, #12]
   return(result);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009684:	637b      	str	r3, [r7, #52]	@ 0x34
 8009686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	330c      	adds	r3, #12
 800968c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800968e:	61fa      	str	r2, [r7, #28]
 8009690:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009692:	69b9      	ldr	r1, [r7, #24]
 8009694:	69fa      	ldr	r2, [r7, #28]
 8009696:	e841 2300 	strex	r3, r2, [r1]
 800969a:	617b      	str	r3, [r7, #20]
   return(result);
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d1e5      	bne.n	800966e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80096a2:	e002      	b.n	80096aa <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80096a4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80096a6:	f7ff ff85 	bl	80095b4 <HAL_UART_TxCpltCallback>
}
 80096aa:	bf00      	nop
 80096ac:	3740      	adds	r7, #64	@ 0x40
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b084      	sub	sp, #16
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096be:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f7ff ff81 	bl	80095c8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096c6:	bf00      	nop
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b09c      	sub	sp, #112	@ 0x70
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096da:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d172      	bne.n	80097d0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80096ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096ec:	2200      	movs	r2, #0
 80096ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80096f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	330c      	adds	r3, #12
 80096f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096fa:	e853 3f00 	ldrex	r3, [r3]
 80096fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009700:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009702:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009706:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009708:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	330c      	adds	r3, #12
 800970e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009710:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009712:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009714:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009716:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009718:	e841 2300 	strex	r3, r2, [r1]
 800971c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800971e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009720:	2b00      	cmp	r3, #0
 8009722:	d1e5      	bne.n	80096f0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009724:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	3314      	adds	r3, #20
 800972a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800972c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800972e:	e853 3f00 	ldrex	r3, [r3]
 8009732:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009736:	f023 0301 	bic.w	r3, r3, #1
 800973a:	667b      	str	r3, [r7, #100]	@ 0x64
 800973c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	3314      	adds	r3, #20
 8009742:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009744:	647a      	str	r2, [r7, #68]	@ 0x44
 8009746:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009748:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800974a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800974c:	e841 2300 	strex	r3, r2, [r1]
 8009750:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009752:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009754:	2b00      	cmp	r3, #0
 8009756:	d1e5      	bne.n	8009724 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009758:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	3314      	adds	r3, #20
 800975e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009762:	e853 3f00 	ldrex	r3, [r3]
 8009766:	623b      	str	r3, [r7, #32]
   return(result);
 8009768:	6a3b      	ldr	r3, [r7, #32]
 800976a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800976e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009770:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	3314      	adds	r3, #20
 8009776:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009778:	633a      	str	r2, [r7, #48]	@ 0x30
 800977a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800977c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800977e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009780:	e841 2300 	strex	r3, r2, [r1]
 8009784:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009788:	2b00      	cmp	r3, #0
 800978a:	d1e5      	bne.n	8009758 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800978c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800978e:	2220      	movs	r2, #32
 8009790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009794:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009798:	2b01      	cmp	r3, #1
 800979a:	d119      	bne.n	80097d0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800979c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	330c      	adds	r3, #12
 80097a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	e853 3f00 	ldrex	r3, [r3]
 80097aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f023 0310 	bic.w	r3, r3, #16
 80097b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80097b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	330c      	adds	r3, #12
 80097ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80097bc:	61fa      	str	r2, [r7, #28]
 80097be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c0:	69b9      	ldr	r1, [r7, #24]
 80097c2:	69fa      	ldr	r2, [r7, #28]
 80097c4:	e841 2300 	strex	r3, r2, [r1]
 80097c8:	617b      	str	r3, [r7, #20]
   return(result);
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d1e5      	bne.n	800979c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097d2:	2200      	movs	r2, #0
 80097d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d106      	bne.n	80097ec <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80097e2:	4619      	mov	r1, r3
 80097e4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80097e6:	f7f7 fce3 	bl	80011b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80097ea:	e002      	b.n	80097f2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80097ec:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80097ee:	f7ff fef5 	bl	80095dc <HAL_UART_RxCpltCallback>
}
 80097f2:	bf00      	nop
 80097f4:	3770      	adds	r7, #112	@ 0x70
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80097fa:	b580      	push	{r7, lr}
 80097fc:	b084      	sub	sp, #16
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009806:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2201      	movs	r2, #1
 800980c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009812:	2b01      	cmp	r3, #1
 8009814:	d108      	bne.n	8009828 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800981a:	085b      	lsrs	r3, r3, #1
 800981c:	b29b      	uxth	r3, r3
 800981e:	4619      	mov	r1, r3
 8009820:	68f8      	ldr	r0, [r7, #12]
 8009822:	f7f7 fcc5 	bl	80011b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009826:	e002      	b.n	800982e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009828:	68f8      	ldr	r0, [r7, #12]
 800982a:	f7ff fee1 	bl	80095f0 <HAL_UART_RxHalfCpltCallback>
}
 800982e:	bf00      	nop
 8009830:	3710      	adds	r7, #16
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}

08009836 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b084      	sub	sp, #16
 800983a:	af00      	add	r7, sp, #0
 800983c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800983e:	2300      	movs	r3, #0
 8009840:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009846:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	695b      	ldr	r3, [r3, #20]
 800984e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009852:	2b80      	cmp	r3, #128	@ 0x80
 8009854:	bf0c      	ite	eq
 8009856:	2301      	moveq	r3, #1
 8009858:	2300      	movne	r3, #0
 800985a:	b2db      	uxtb	r3, r3
 800985c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009864:	b2db      	uxtb	r3, r3
 8009866:	2b21      	cmp	r3, #33	@ 0x21
 8009868:	d108      	bne.n	800987c <UART_DMAError+0x46>
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d005      	beq.n	800987c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	2200      	movs	r2, #0
 8009874:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009876:	68b8      	ldr	r0, [r7, #8]
 8009878:	f000 f8c2 	bl	8009a00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	695b      	ldr	r3, [r3, #20]
 8009882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009886:	2b40      	cmp	r3, #64	@ 0x40
 8009888:	bf0c      	ite	eq
 800988a:	2301      	moveq	r3, #1
 800988c:	2300      	movne	r3, #0
 800988e:	b2db      	uxtb	r3, r3
 8009890:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009898:	b2db      	uxtb	r3, r3
 800989a:	2b22      	cmp	r3, #34	@ 0x22
 800989c:	d108      	bne.n	80098b0 <UART_DMAError+0x7a>
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d005      	beq.n	80098b0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	2200      	movs	r2, #0
 80098a8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80098aa:	68b8      	ldr	r0, [r7, #8]
 80098ac:	f000 f8d0 	bl	8009a50 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098b4:	f043 0210 	orr.w	r2, r3, #16
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098bc:	68b8      	ldr	r0, [r7, #8]
 80098be:	f7ff fea1 	bl	8009604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098c2:	bf00      	nop
 80098c4:	3710      	adds	r7, #16
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
	...

080098cc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b098      	sub	sp, #96	@ 0x60
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	60f8      	str	r0, [r7, #12]
 80098d4:	60b9      	str	r1, [r7, #8]
 80098d6:	4613      	mov	r3, r2
 80098d8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80098da:	68ba      	ldr	r2, [r7, #8]
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	88fa      	ldrh	r2, [r7, #6]
 80098e4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2200      	movs	r2, #0
 80098ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2222      	movs	r2, #34	@ 0x22
 80098f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098f8:	4a3e      	ldr	r2, [pc, #248]	@ (80099f4 <UART_Start_Receive_DMA+0x128>)
 80098fa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009900:	4a3d      	ldr	r2, [pc, #244]	@ (80099f8 <UART_Start_Receive_DMA+0x12c>)
 8009902:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009908:	4a3c      	ldr	r2, [pc, #240]	@ (80099fc <UART_Start_Receive_DMA+0x130>)
 800990a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009910:	2200      	movs	r2, #0
 8009912:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009914:	f107 0308 	add.w	r3, r7, #8
 8009918:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	3304      	adds	r3, #4
 8009924:	4619      	mov	r1, r3
 8009926:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	88fb      	ldrh	r3, [r7, #6]
 800992c:	f7fb ff62 	bl	80057f4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009930:	2300      	movs	r3, #0
 8009932:	613b      	str	r3, [r7, #16]
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	613b      	str	r3, [r7, #16]
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	613b      	str	r3, [r7, #16]
 8009944:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	691b      	ldr	r3, [r3, #16]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d019      	beq.n	8009982 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	330c      	adds	r3, #12
 8009954:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009956:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009958:	e853 3f00 	ldrex	r3, [r3]
 800995c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800995e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009964:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	330c      	adds	r3, #12
 800996c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800996e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009970:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009972:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009974:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009976:	e841 2300 	strex	r3, r2, [r1]
 800997a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800997c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800997e:	2b00      	cmp	r3, #0
 8009980:	d1e5      	bne.n	800994e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	3314      	adds	r3, #20
 8009988:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800998c:	e853 3f00 	ldrex	r3, [r3]
 8009990:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009994:	f043 0301 	orr.w	r3, r3, #1
 8009998:	657b      	str	r3, [r7, #84]	@ 0x54
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	3314      	adds	r3, #20
 80099a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80099a2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80099a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80099a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80099aa:	e841 2300 	strex	r3, r2, [r1]
 80099ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80099b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1e5      	bne.n	8009982 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	3314      	adds	r3, #20
 80099bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099be:	69bb      	ldr	r3, [r7, #24]
 80099c0:	e853 3f00 	ldrex	r3, [r3]
 80099c4:	617b      	str	r3, [r7, #20]
   return(result);
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	3314      	adds	r3, #20
 80099d4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80099d6:	627a      	str	r2, [r7, #36]	@ 0x24
 80099d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099da:	6a39      	ldr	r1, [r7, #32]
 80099dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099de:	e841 2300 	strex	r3, r2, [r1]
 80099e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80099e4:	69fb      	ldr	r3, [r7, #28]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d1e5      	bne.n	80099b6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80099ea:	2300      	movs	r3, #0
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3760      	adds	r7, #96	@ 0x60
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	080096cf 	.word	0x080096cf
 80099f8:	080097fb 	.word	0x080097fb
 80099fc:	08009837 	.word	0x08009837

08009a00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b089      	sub	sp, #36	@ 0x24
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	330c      	adds	r3, #12
 8009a0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	e853 3f00 	ldrex	r3, [r3]
 8009a16:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009a1e:	61fb      	str	r3, [r7, #28]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	330c      	adds	r3, #12
 8009a26:	69fa      	ldr	r2, [r7, #28]
 8009a28:	61ba      	str	r2, [r7, #24]
 8009a2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2c:	6979      	ldr	r1, [r7, #20]
 8009a2e:	69ba      	ldr	r2, [r7, #24]
 8009a30:	e841 2300 	strex	r3, r2, [r1]
 8009a34:	613b      	str	r3, [r7, #16]
   return(result);
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d1e5      	bne.n	8009a08 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2220      	movs	r2, #32
 8009a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009a44:	bf00      	nop
 8009a46:	3724      	adds	r7, #36	@ 0x24
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4e:	4770      	bx	lr

08009a50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b095      	sub	sp, #84	@ 0x54
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	330c      	adds	r3, #12
 8009a5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a62:	e853 3f00 	ldrex	r3, [r3]
 8009a66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	330c      	adds	r3, #12
 8009a76:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a78:	643a      	str	r2, [r7, #64]	@ 0x40
 8009a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a80:	e841 2300 	strex	r3, r2, [r1]
 8009a84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d1e5      	bne.n	8009a58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	3314      	adds	r3, #20
 8009a92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a94:	6a3b      	ldr	r3, [r7, #32]
 8009a96:	e853 3f00 	ldrex	r3, [r3]
 8009a9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a9c:	69fb      	ldr	r3, [r7, #28]
 8009a9e:	f023 0301 	bic.w	r3, r3, #1
 8009aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	3314      	adds	r3, #20
 8009aaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009aac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009aae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ab2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ab4:	e841 2300 	strex	r3, r2, [r1]
 8009ab8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d1e5      	bne.n	8009a8c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	d119      	bne.n	8009afc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	330c      	adds	r3, #12
 8009ace:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	e853 3f00 	ldrex	r3, [r3]
 8009ad6:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	f023 0310 	bic.w	r3, r3, #16
 8009ade:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	330c      	adds	r3, #12
 8009ae6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ae8:	61ba      	str	r2, [r7, #24]
 8009aea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aec:	6979      	ldr	r1, [r7, #20]
 8009aee:	69ba      	ldr	r2, [r7, #24]
 8009af0:	e841 2300 	strex	r3, r2, [r1]
 8009af4:	613b      	str	r3, [r7, #16]
   return(result);
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d1e5      	bne.n	8009ac8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2220      	movs	r2, #32
 8009b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2200      	movs	r2, #0
 8009b08:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009b0a:	bf00      	nop
 8009b0c:	3754      	adds	r7, #84	@ 0x54
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b14:	4770      	bx	lr

08009b16 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b16:	b580      	push	{r7, lr}
 8009b18:	b084      	sub	sp, #16
 8009b1a:	af00      	add	r7, sp, #0
 8009b1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b22:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2200      	movs	r2, #0
 8009b28:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b30:	68f8      	ldr	r0, [r7, #12]
 8009b32:	f7ff fd67 	bl	8009604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b36:	bf00      	nop
 8009b38:	3710      	adds	r7, #16
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}

08009b3e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009b3e:	b480      	push	{r7}
 8009b40:	b085      	sub	sp, #20
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	2b21      	cmp	r3, #33	@ 0x21
 8009b50:	d13e      	bne.n	8009bd0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b5a:	d114      	bne.n	8009b86 <UART_Transmit_IT+0x48>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	691b      	ldr	r3, [r3, #16]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d110      	bne.n	8009b86 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6a1b      	ldr	r3, [r3, #32]
 8009b68:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	881b      	ldrh	r3, [r3, #0]
 8009b6e:	461a      	mov	r2, r3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b78:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6a1b      	ldr	r3, [r3, #32]
 8009b7e:	1c9a      	adds	r2, r3, #2
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	621a      	str	r2, [r3, #32]
 8009b84:	e008      	b.n	8009b98 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6a1b      	ldr	r3, [r3, #32]
 8009b8a:	1c59      	adds	r1, r3, #1
 8009b8c:	687a      	ldr	r2, [r7, #4]
 8009b8e:	6211      	str	r1, [r2, #32]
 8009b90:	781a      	ldrb	r2, [r3, #0]
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	3b01      	subs	r3, #1
 8009ba0:	b29b      	uxth	r3, r3
 8009ba2:	687a      	ldr	r2, [r7, #4]
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d10f      	bne.n	8009bcc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	68da      	ldr	r2, [r3, #12]
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009bba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	68da      	ldr	r2, [r3, #12]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009bca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	e000      	b.n	8009bd2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009bd0:	2302      	movs	r3, #2
  }
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3714      	adds	r7, #20
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr

08009bde <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009bde:	b580      	push	{r7, lr}
 8009be0:	b082      	sub	sp, #8
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	68da      	ldr	r2, [r3, #12]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009bf4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2220      	movs	r2, #32
 8009bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f7ff fcd8 	bl	80095b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009c04:	2300      	movs	r3, #0
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3708      	adds	r7, #8
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}

08009c0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009c0e:	b580      	push	{r7, lr}
 8009c10:	b08c      	sub	sp, #48	@ 0x30
 8009c12:	af00      	add	r7, sp, #0
 8009c14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c1c:	b2db      	uxtb	r3, r3
 8009c1e:	2b22      	cmp	r3, #34	@ 0x22
 8009c20:	f040 80ae 	bne.w	8009d80 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	689b      	ldr	r3, [r3, #8]
 8009c28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c2c:	d117      	bne.n	8009c5e <UART_Receive_IT+0x50>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	691b      	ldr	r3, [r3, #16]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d113      	bne.n	8009c5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009c36:	2300      	movs	r3, #0
 8009c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c4c:	b29a      	uxth	r2, r3
 8009c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c56:	1c9a      	adds	r2, r3, #2
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8009c5c:	e026      	b.n	8009cac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009c64:	2300      	movs	r3, #0
 8009c66:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c70:	d007      	beq.n	8009c82 <UART_Receive_IT+0x74>
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d10a      	bne.n	8009c90 <UART_Receive_IT+0x82>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	691b      	ldr	r3, [r3, #16]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d106      	bne.n	8009c90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	b2da      	uxtb	r2, r3
 8009c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c8c:	701a      	strb	r2, [r3, #0]
 8009c8e:	e008      	b.n	8009ca2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	b2db      	uxtb	r3, r3
 8009c98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c9c:	b2da      	uxtb	r2, r3
 8009c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca6:	1c5a      	adds	r2, r3, #1
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009cb0:	b29b      	uxth	r3, r3
 8009cb2:	3b01      	subs	r3, #1
 8009cb4:	b29b      	uxth	r3, r3
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	4619      	mov	r1, r3
 8009cba:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d15d      	bne.n	8009d7c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	68da      	ldr	r2, [r3, #12]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f022 0220 	bic.w	r2, r2, #32
 8009cce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	68da      	ldr	r2, [r3, #12]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009cde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	695a      	ldr	r2, [r3, #20]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f022 0201 	bic.w	r2, r2, #1
 8009cee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2220      	movs	r2, #32
 8009cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d135      	bne.n	8009d72 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	330c      	adds	r3, #12
 8009d12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	e853 3f00 	ldrex	r3, [r3]
 8009d1a:	613b      	str	r3, [r7, #16]
   return(result);
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	f023 0310 	bic.w	r3, r3, #16
 8009d22:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	330c      	adds	r3, #12
 8009d2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d2c:	623a      	str	r2, [r7, #32]
 8009d2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d30:	69f9      	ldr	r1, [r7, #28]
 8009d32:	6a3a      	ldr	r2, [r7, #32]
 8009d34:	e841 2300 	strex	r3, r2, [r1]
 8009d38:	61bb      	str	r3, [r7, #24]
   return(result);
 8009d3a:	69bb      	ldr	r3, [r7, #24]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d1e5      	bne.n	8009d0c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 0310 	and.w	r3, r3, #16
 8009d4a:	2b10      	cmp	r3, #16
 8009d4c:	d10a      	bne.n	8009d64 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d4e:	2300      	movs	r3, #0
 8009d50:	60fb      	str	r3, [r7, #12]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	60fb      	str	r3, [r7, #12]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	60fb      	str	r3, [r7, #12]
 8009d62:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009d68:	4619      	mov	r1, r3
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f7f7 fa20 	bl	80011b0 <HAL_UARTEx_RxEventCallback>
 8009d70:	e002      	b.n	8009d78 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f7ff fc32 	bl	80095dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	e002      	b.n	8009d82 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	e000      	b.n	8009d82 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009d80:	2302      	movs	r3, #2
  }
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3730      	adds	r7, #48	@ 0x30
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
	...

08009d8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009d90:	b0c0      	sub	sp, #256	@ 0x100
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	691b      	ldr	r3, [r3, #16]
 8009da0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009da8:	68d9      	ldr	r1, [r3, #12]
 8009daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dae:	681a      	ldr	r2, [r3, #0]
 8009db0:	ea40 0301 	orr.w	r3, r0, r1
 8009db4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dba:	689a      	ldr	r2, [r3, #8]
 8009dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dc0:	691b      	ldr	r3, [r3, #16]
 8009dc2:	431a      	orrs	r2, r3
 8009dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dc8:	695b      	ldr	r3, [r3, #20]
 8009dca:	431a      	orrs	r2, r3
 8009dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dd0:	69db      	ldr	r3, [r3, #28]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	68db      	ldr	r3, [r3, #12]
 8009de0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009de4:	f021 010c 	bic.w	r1, r1, #12
 8009de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dec:	681a      	ldr	r2, [r3, #0]
 8009dee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009df2:	430b      	orrs	r3, r1
 8009df4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	695b      	ldr	r3, [r3, #20]
 8009dfe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e06:	6999      	ldr	r1, [r3, #24]
 8009e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e0c:	681a      	ldr	r2, [r3, #0]
 8009e0e:	ea40 0301 	orr.w	r3, r0, r1
 8009e12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e18:	681a      	ldr	r2, [r3, #0]
 8009e1a:	4b8f      	ldr	r3, [pc, #572]	@ (800a058 <UART_SetConfig+0x2cc>)
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d005      	beq.n	8009e2c <UART_SetConfig+0xa0>
 8009e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e24:	681a      	ldr	r2, [r3, #0]
 8009e26:	4b8d      	ldr	r3, [pc, #564]	@ (800a05c <UART_SetConfig+0x2d0>)
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	d104      	bne.n	8009e36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009e2c:	f7fd fe78 	bl	8007b20 <HAL_RCC_GetPCLK2Freq>
 8009e30:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009e34:	e003      	b.n	8009e3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009e36:	f7fd fe5f 	bl	8007af8 <HAL_RCC_GetPCLK1Freq>
 8009e3a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e42:	69db      	ldr	r3, [r3, #28]
 8009e44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e48:	f040 810c 	bne.w	800a064 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009e4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e50:	2200      	movs	r2, #0
 8009e52:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009e56:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009e5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009e5e:	4622      	mov	r2, r4
 8009e60:	462b      	mov	r3, r5
 8009e62:	1891      	adds	r1, r2, r2
 8009e64:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009e66:	415b      	adcs	r3, r3
 8009e68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009e6e:	4621      	mov	r1, r4
 8009e70:	eb12 0801 	adds.w	r8, r2, r1
 8009e74:	4629      	mov	r1, r5
 8009e76:	eb43 0901 	adc.w	r9, r3, r1
 8009e7a:	f04f 0200 	mov.w	r2, #0
 8009e7e:	f04f 0300 	mov.w	r3, #0
 8009e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009e86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009e8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009e8e:	4690      	mov	r8, r2
 8009e90:	4699      	mov	r9, r3
 8009e92:	4623      	mov	r3, r4
 8009e94:	eb18 0303 	adds.w	r3, r8, r3
 8009e98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009e9c:	462b      	mov	r3, r5
 8009e9e:	eb49 0303 	adc.w	r3, r9, r3
 8009ea2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009eaa:	685b      	ldr	r3, [r3, #4]
 8009eac:	2200      	movs	r2, #0
 8009eae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009eb2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009eb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009eba:	460b      	mov	r3, r1
 8009ebc:	18db      	adds	r3, r3, r3
 8009ebe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ec0:	4613      	mov	r3, r2
 8009ec2:	eb42 0303 	adc.w	r3, r2, r3
 8009ec6:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ec8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009ecc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009ed0:	f7f6 f9d6 	bl	8000280 <__aeabi_uldivmod>
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	460b      	mov	r3, r1
 8009ed8:	4b61      	ldr	r3, [pc, #388]	@ (800a060 <UART_SetConfig+0x2d4>)
 8009eda:	fba3 2302 	umull	r2, r3, r3, r2
 8009ede:	095b      	lsrs	r3, r3, #5
 8009ee0:	011c      	lsls	r4, r3, #4
 8009ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009eec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009ef0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009ef4:	4642      	mov	r2, r8
 8009ef6:	464b      	mov	r3, r9
 8009ef8:	1891      	adds	r1, r2, r2
 8009efa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009efc:	415b      	adcs	r3, r3
 8009efe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009f04:	4641      	mov	r1, r8
 8009f06:	eb12 0a01 	adds.w	sl, r2, r1
 8009f0a:	4649      	mov	r1, r9
 8009f0c:	eb43 0b01 	adc.w	fp, r3, r1
 8009f10:	f04f 0200 	mov.w	r2, #0
 8009f14:	f04f 0300 	mov.w	r3, #0
 8009f18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009f1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009f20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009f24:	4692      	mov	sl, r2
 8009f26:	469b      	mov	fp, r3
 8009f28:	4643      	mov	r3, r8
 8009f2a:	eb1a 0303 	adds.w	r3, sl, r3
 8009f2e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009f32:	464b      	mov	r3, r9
 8009f34:	eb4b 0303 	adc.w	r3, fp, r3
 8009f38:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f48:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009f4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009f50:	460b      	mov	r3, r1
 8009f52:	18db      	adds	r3, r3, r3
 8009f54:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f56:	4613      	mov	r3, r2
 8009f58:	eb42 0303 	adc.w	r3, r2, r3
 8009f5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009f62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009f66:	f7f6 f98b 	bl	8000280 <__aeabi_uldivmod>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	4611      	mov	r1, r2
 8009f70:	4b3b      	ldr	r3, [pc, #236]	@ (800a060 <UART_SetConfig+0x2d4>)
 8009f72:	fba3 2301 	umull	r2, r3, r3, r1
 8009f76:	095b      	lsrs	r3, r3, #5
 8009f78:	2264      	movs	r2, #100	@ 0x64
 8009f7a:	fb02 f303 	mul.w	r3, r2, r3
 8009f7e:	1acb      	subs	r3, r1, r3
 8009f80:	00db      	lsls	r3, r3, #3
 8009f82:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009f86:	4b36      	ldr	r3, [pc, #216]	@ (800a060 <UART_SetConfig+0x2d4>)
 8009f88:	fba3 2302 	umull	r2, r3, r3, r2
 8009f8c:	095b      	lsrs	r3, r3, #5
 8009f8e:	005b      	lsls	r3, r3, #1
 8009f90:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009f94:	441c      	add	r4, r3
 8009f96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009fa0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009fa4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009fa8:	4642      	mov	r2, r8
 8009faa:	464b      	mov	r3, r9
 8009fac:	1891      	adds	r1, r2, r2
 8009fae:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009fb0:	415b      	adcs	r3, r3
 8009fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009fb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009fb8:	4641      	mov	r1, r8
 8009fba:	1851      	adds	r1, r2, r1
 8009fbc:	6339      	str	r1, [r7, #48]	@ 0x30
 8009fbe:	4649      	mov	r1, r9
 8009fc0:	414b      	adcs	r3, r1
 8009fc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fc4:	f04f 0200 	mov.w	r2, #0
 8009fc8:	f04f 0300 	mov.w	r3, #0
 8009fcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009fd0:	4659      	mov	r1, fp
 8009fd2:	00cb      	lsls	r3, r1, #3
 8009fd4:	4651      	mov	r1, sl
 8009fd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009fda:	4651      	mov	r1, sl
 8009fdc:	00ca      	lsls	r2, r1, #3
 8009fde:	4610      	mov	r0, r2
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	4642      	mov	r2, r8
 8009fe6:	189b      	adds	r3, r3, r2
 8009fe8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009fec:	464b      	mov	r3, r9
 8009fee:	460a      	mov	r2, r1
 8009ff0:	eb42 0303 	adc.w	r3, r2, r3
 8009ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a004:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a008:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a00c:	460b      	mov	r3, r1
 800a00e:	18db      	adds	r3, r3, r3
 800a010:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a012:	4613      	mov	r3, r2
 800a014:	eb42 0303 	adc.w	r3, r2, r3
 800a018:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a01a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a01e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a022:	f7f6 f92d 	bl	8000280 <__aeabi_uldivmod>
 800a026:	4602      	mov	r2, r0
 800a028:	460b      	mov	r3, r1
 800a02a:	4b0d      	ldr	r3, [pc, #52]	@ (800a060 <UART_SetConfig+0x2d4>)
 800a02c:	fba3 1302 	umull	r1, r3, r3, r2
 800a030:	095b      	lsrs	r3, r3, #5
 800a032:	2164      	movs	r1, #100	@ 0x64
 800a034:	fb01 f303 	mul.w	r3, r1, r3
 800a038:	1ad3      	subs	r3, r2, r3
 800a03a:	00db      	lsls	r3, r3, #3
 800a03c:	3332      	adds	r3, #50	@ 0x32
 800a03e:	4a08      	ldr	r2, [pc, #32]	@ (800a060 <UART_SetConfig+0x2d4>)
 800a040:	fba2 2303 	umull	r2, r3, r2, r3
 800a044:	095b      	lsrs	r3, r3, #5
 800a046:	f003 0207 	and.w	r2, r3, #7
 800a04a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4422      	add	r2, r4
 800a052:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a054:	e106      	b.n	800a264 <UART_SetConfig+0x4d8>
 800a056:	bf00      	nop
 800a058:	40011000 	.word	0x40011000
 800a05c:	40011400 	.word	0x40011400
 800a060:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a068:	2200      	movs	r2, #0
 800a06a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a06e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a072:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a076:	4642      	mov	r2, r8
 800a078:	464b      	mov	r3, r9
 800a07a:	1891      	adds	r1, r2, r2
 800a07c:	6239      	str	r1, [r7, #32]
 800a07e:	415b      	adcs	r3, r3
 800a080:	627b      	str	r3, [r7, #36]	@ 0x24
 800a082:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a086:	4641      	mov	r1, r8
 800a088:	1854      	adds	r4, r2, r1
 800a08a:	4649      	mov	r1, r9
 800a08c:	eb43 0501 	adc.w	r5, r3, r1
 800a090:	f04f 0200 	mov.w	r2, #0
 800a094:	f04f 0300 	mov.w	r3, #0
 800a098:	00eb      	lsls	r3, r5, #3
 800a09a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a09e:	00e2      	lsls	r2, r4, #3
 800a0a0:	4614      	mov	r4, r2
 800a0a2:	461d      	mov	r5, r3
 800a0a4:	4643      	mov	r3, r8
 800a0a6:	18e3      	adds	r3, r4, r3
 800a0a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a0ac:	464b      	mov	r3, r9
 800a0ae:	eb45 0303 	adc.w	r3, r5, r3
 800a0b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a0b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a0c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a0c6:	f04f 0200 	mov.w	r2, #0
 800a0ca:	f04f 0300 	mov.w	r3, #0
 800a0ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a0d2:	4629      	mov	r1, r5
 800a0d4:	008b      	lsls	r3, r1, #2
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a0dc:	4621      	mov	r1, r4
 800a0de:	008a      	lsls	r2, r1, #2
 800a0e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a0e4:	f7f6 f8cc 	bl	8000280 <__aeabi_uldivmod>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	460b      	mov	r3, r1
 800a0ec:	4b60      	ldr	r3, [pc, #384]	@ (800a270 <UART_SetConfig+0x4e4>)
 800a0ee:	fba3 2302 	umull	r2, r3, r3, r2
 800a0f2:	095b      	lsrs	r3, r3, #5
 800a0f4:	011c      	lsls	r4, r3, #4
 800a0f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a100:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a104:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a108:	4642      	mov	r2, r8
 800a10a:	464b      	mov	r3, r9
 800a10c:	1891      	adds	r1, r2, r2
 800a10e:	61b9      	str	r1, [r7, #24]
 800a110:	415b      	adcs	r3, r3
 800a112:	61fb      	str	r3, [r7, #28]
 800a114:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a118:	4641      	mov	r1, r8
 800a11a:	1851      	adds	r1, r2, r1
 800a11c:	6139      	str	r1, [r7, #16]
 800a11e:	4649      	mov	r1, r9
 800a120:	414b      	adcs	r3, r1
 800a122:	617b      	str	r3, [r7, #20]
 800a124:	f04f 0200 	mov.w	r2, #0
 800a128:	f04f 0300 	mov.w	r3, #0
 800a12c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a130:	4659      	mov	r1, fp
 800a132:	00cb      	lsls	r3, r1, #3
 800a134:	4651      	mov	r1, sl
 800a136:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a13a:	4651      	mov	r1, sl
 800a13c:	00ca      	lsls	r2, r1, #3
 800a13e:	4610      	mov	r0, r2
 800a140:	4619      	mov	r1, r3
 800a142:	4603      	mov	r3, r0
 800a144:	4642      	mov	r2, r8
 800a146:	189b      	adds	r3, r3, r2
 800a148:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a14c:	464b      	mov	r3, r9
 800a14e:	460a      	mov	r2, r1
 800a150:	eb42 0303 	adc.w	r3, r2, r3
 800a154:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a15c:	685b      	ldr	r3, [r3, #4]
 800a15e:	2200      	movs	r2, #0
 800a160:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a162:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a164:	f04f 0200 	mov.w	r2, #0
 800a168:	f04f 0300 	mov.w	r3, #0
 800a16c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a170:	4649      	mov	r1, r9
 800a172:	008b      	lsls	r3, r1, #2
 800a174:	4641      	mov	r1, r8
 800a176:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a17a:	4641      	mov	r1, r8
 800a17c:	008a      	lsls	r2, r1, #2
 800a17e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a182:	f7f6 f87d 	bl	8000280 <__aeabi_uldivmod>
 800a186:	4602      	mov	r2, r0
 800a188:	460b      	mov	r3, r1
 800a18a:	4611      	mov	r1, r2
 800a18c:	4b38      	ldr	r3, [pc, #224]	@ (800a270 <UART_SetConfig+0x4e4>)
 800a18e:	fba3 2301 	umull	r2, r3, r3, r1
 800a192:	095b      	lsrs	r3, r3, #5
 800a194:	2264      	movs	r2, #100	@ 0x64
 800a196:	fb02 f303 	mul.w	r3, r2, r3
 800a19a:	1acb      	subs	r3, r1, r3
 800a19c:	011b      	lsls	r3, r3, #4
 800a19e:	3332      	adds	r3, #50	@ 0x32
 800a1a0:	4a33      	ldr	r2, [pc, #204]	@ (800a270 <UART_SetConfig+0x4e4>)
 800a1a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a1a6:	095b      	lsrs	r3, r3, #5
 800a1a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a1ac:	441c      	add	r4, r3
 800a1ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	673b      	str	r3, [r7, #112]	@ 0x70
 800a1b6:	677a      	str	r2, [r7, #116]	@ 0x74
 800a1b8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a1bc:	4642      	mov	r2, r8
 800a1be:	464b      	mov	r3, r9
 800a1c0:	1891      	adds	r1, r2, r2
 800a1c2:	60b9      	str	r1, [r7, #8]
 800a1c4:	415b      	adcs	r3, r3
 800a1c6:	60fb      	str	r3, [r7, #12]
 800a1c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a1cc:	4641      	mov	r1, r8
 800a1ce:	1851      	adds	r1, r2, r1
 800a1d0:	6039      	str	r1, [r7, #0]
 800a1d2:	4649      	mov	r1, r9
 800a1d4:	414b      	adcs	r3, r1
 800a1d6:	607b      	str	r3, [r7, #4]
 800a1d8:	f04f 0200 	mov.w	r2, #0
 800a1dc:	f04f 0300 	mov.w	r3, #0
 800a1e0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a1e4:	4659      	mov	r1, fp
 800a1e6:	00cb      	lsls	r3, r1, #3
 800a1e8:	4651      	mov	r1, sl
 800a1ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a1ee:	4651      	mov	r1, sl
 800a1f0:	00ca      	lsls	r2, r1, #3
 800a1f2:	4610      	mov	r0, r2
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	4642      	mov	r2, r8
 800a1fa:	189b      	adds	r3, r3, r2
 800a1fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a1fe:	464b      	mov	r3, r9
 800a200:	460a      	mov	r2, r1
 800a202:	eb42 0303 	adc.w	r3, r2, r3
 800a206:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	2200      	movs	r2, #0
 800a210:	663b      	str	r3, [r7, #96]	@ 0x60
 800a212:	667a      	str	r2, [r7, #100]	@ 0x64
 800a214:	f04f 0200 	mov.w	r2, #0
 800a218:	f04f 0300 	mov.w	r3, #0
 800a21c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a220:	4649      	mov	r1, r9
 800a222:	008b      	lsls	r3, r1, #2
 800a224:	4641      	mov	r1, r8
 800a226:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a22a:	4641      	mov	r1, r8
 800a22c:	008a      	lsls	r2, r1, #2
 800a22e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a232:	f7f6 f825 	bl	8000280 <__aeabi_uldivmod>
 800a236:	4602      	mov	r2, r0
 800a238:	460b      	mov	r3, r1
 800a23a:	4b0d      	ldr	r3, [pc, #52]	@ (800a270 <UART_SetConfig+0x4e4>)
 800a23c:	fba3 1302 	umull	r1, r3, r3, r2
 800a240:	095b      	lsrs	r3, r3, #5
 800a242:	2164      	movs	r1, #100	@ 0x64
 800a244:	fb01 f303 	mul.w	r3, r1, r3
 800a248:	1ad3      	subs	r3, r2, r3
 800a24a:	011b      	lsls	r3, r3, #4
 800a24c:	3332      	adds	r3, #50	@ 0x32
 800a24e:	4a08      	ldr	r2, [pc, #32]	@ (800a270 <UART_SetConfig+0x4e4>)
 800a250:	fba2 2303 	umull	r2, r3, r2, r3
 800a254:	095b      	lsrs	r3, r3, #5
 800a256:	f003 020f 	and.w	r2, r3, #15
 800a25a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4422      	add	r2, r4
 800a262:	609a      	str	r2, [r3, #8]
}
 800a264:	bf00      	nop
 800a266:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a26a:	46bd      	mov	sp, r7
 800a26c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a270:	51eb851f 	.word	0x51eb851f

0800a274 <__NVIC_SetPriority>:
{
 800a274:	b480      	push	{r7}
 800a276:	b083      	sub	sp, #12
 800a278:	af00      	add	r7, sp, #0
 800a27a:	4603      	mov	r3, r0
 800a27c:	6039      	str	r1, [r7, #0]
 800a27e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a284:	2b00      	cmp	r3, #0
 800a286:	db0a      	blt.n	800a29e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	b2da      	uxtb	r2, r3
 800a28c:	490c      	ldr	r1, [pc, #48]	@ (800a2c0 <__NVIC_SetPriority+0x4c>)
 800a28e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a292:	0112      	lsls	r2, r2, #4
 800a294:	b2d2      	uxtb	r2, r2
 800a296:	440b      	add	r3, r1
 800a298:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a29c:	e00a      	b.n	800a2b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	b2da      	uxtb	r2, r3
 800a2a2:	4908      	ldr	r1, [pc, #32]	@ (800a2c4 <__NVIC_SetPriority+0x50>)
 800a2a4:	79fb      	ldrb	r3, [r7, #7]
 800a2a6:	f003 030f 	and.w	r3, r3, #15
 800a2aa:	3b04      	subs	r3, #4
 800a2ac:	0112      	lsls	r2, r2, #4
 800a2ae:	b2d2      	uxtb	r2, r2
 800a2b0:	440b      	add	r3, r1
 800a2b2:	761a      	strb	r2, [r3, #24]
}
 800a2b4:	bf00      	nop
 800a2b6:	370c      	adds	r7, #12
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2be:	4770      	bx	lr
 800a2c0:	e000e100 	.word	0xe000e100
 800a2c4:	e000ed00 	.word	0xe000ed00

0800a2c8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a2cc:	2100      	movs	r1, #0
 800a2ce:	f06f 0004 	mvn.w	r0, #4
 800a2d2:	f7ff ffcf 	bl	800a274 <__NVIC_SetPriority>
#endif
}
 800a2d6:	bf00      	nop
 800a2d8:	bd80      	pop	{r7, pc}
	...

0800a2dc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a2dc:	b480      	push	{r7}
 800a2de:	b083      	sub	sp, #12
 800a2e0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2e2:	f3ef 8305 	mrs	r3, IPSR
 800a2e6:	603b      	str	r3, [r7, #0]
  return(result);
 800a2e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d003      	beq.n	800a2f6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a2ee:	f06f 0305 	mvn.w	r3, #5
 800a2f2:	607b      	str	r3, [r7, #4]
 800a2f4:	e00c      	b.n	800a310 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a2f6:	4b0a      	ldr	r3, [pc, #40]	@ (800a320 <osKernelInitialize+0x44>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d105      	bne.n	800a30a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a2fe:	4b08      	ldr	r3, [pc, #32]	@ (800a320 <osKernelInitialize+0x44>)
 800a300:	2201      	movs	r2, #1
 800a302:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a304:	2300      	movs	r3, #0
 800a306:	607b      	str	r3, [r7, #4]
 800a308:	e002      	b.n	800a310 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a30a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a30e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a310:	687b      	ldr	r3, [r7, #4]
}
 800a312:	4618      	mov	r0, r3
 800a314:	370c      	adds	r7, #12
 800a316:	46bd      	mov	sp, r7
 800a318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31c:	4770      	bx	lr
 800a31e:	bf00      	nop
 800a320:	20000e94 	.word	0x20000e94

0800a324 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a324:	b580      	push	{r7, lr}
 800a326:	b082      	sub	sp, #8
 800a328:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a32a:	f3ef 8305 	mrs	r3, IPSR
 800a32e:	603b      	str	r3, [r7, #0]
  return(result);
 800a330:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a332:	2b00      	cmp	r3, #0
 800a334:	d003      	beq.n	800a33e <osKernelStart+0x1a>
    stat = osErrorISR;
 800a336:	f06f 0305 	mvn.w	r3, #5
 800a33a:	607b      	str	r3, [r7, #4]
 800a33c:	e010      	b.n	800a360 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a33e:	4b0b      	ldr	r3, [pc, #44]	@ (800a36c <osKernelStart+0x48>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	2b01      	cmp	r3, #1
 800a344:	d109      	bne.n	800a35a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a346:	f7ff ffbf 	bl	800a2c8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a34a:	4b08      	ldr	r3, [pc, #32]	@ (800a36c <osKernelStart+0x48>)
 800a34c:	2202      	movs	r2, #2
 800a34e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a350:	f001 f892 	bl	800b478 <vTaskStartScheduler>
      stat = osOK;
 800a354:	2300      	movs	r3, #0
 800a356:	607b      	str	r3, [r7, #4]
 800a358:	e002      	b.n	800a360 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a35a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a35e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a360:	687b      	ldr	r3, [r7, #4]
}
 800a362:	4618      	mov	r0, r3
 800a364:	3708      	adds	r7, #8
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}
 800a36a:	bf00      	nop
 800a36c:	20000e94 	.word	0x20000e94

0800a370 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a370:	b580      	push	{r7, lr}
 800a372:	b08e      	sub	sp, #56	@ 0x38
 800a374:	af04      	add	r7, sp, #16
 800a376:	60f8      	str	r0, [r7, #12]
 800a378:	60b9      	str	r1, [r7, #8]
 800a37a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a37c:	2300      	movs	r3, #0
 800a37e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a380:	f3ef 8305 	mrs	r3, IPSR
 800a384:	617b      	str	r3, [r7, #20]
  return(result);
 800a386:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d17e      	bne.n	800a48a <osThreadNew+0x11a>
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d07b      	beq.n	800a48a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a392:	2380      	movs	r3, #128	@ 0x80
 800a394:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a396:	2318      	movs	r3, #24
 800a398:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a39a:	2300      	movs	r3, #0
 800a39c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a39e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a3a2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d045      	beq.n	800a436 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d002      	beq.n	800a3b8 <osThreadNew+0x48>
        name = attr->name;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	699b      	ldr	r3, [r3, #24]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d002      	beq.n	800a3c6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	699b      	ldr	r3, [r3, #24]
 800a3c4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a3c6:	69fb      	ldr	r3, [r7, #28]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d008      	beq.n	800a3de <osThreadNew+0x6e>
 800a3cc:	69fb      	ldr	r3, [r7, #28]
 800a3ce:	2b38      	cmp	r3, #56	@ 0x38
 800a3d0:	d805      	bhi.n	800a3de <osThreadNew+0x6e>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	f003 0301 	and.w	r3, r3, #1
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d001      	beq.n	800a3e2 <osThreadNew+0x72>
        return (NULL);
 800a3de:	2300      	movs	r3, #0
 800a3e0:	e054      	b.n	800a48c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	695b      	ldr	r3, [r3, #20]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d003      	beq.n	800a3f2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	695b      	ldr	r3, [r3, #20]
 800a3ee:	089b      	lsrs	r3, r3, #2
 800a3f0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	689b      	ldr	r3, [r3, #8]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d00e      	beq.n	800a418 <osThreadNew+0xa8>
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	68db      	ldr	r3, [r3, #12]
 800a3fe:	2ba7      	cmp	r3, #167	@ 0xa7
 800a400:	d90a      	bls.n	800a418 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a406:	2b00      	cmp	r3, #0
 800a408:	d006      	beq.n	800a418 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	695b      	ldr	r3, [r3, #20]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d002      	beq.n	800a418 <osThreadNew+0xa8>
        mem = 1;
 800a412:	2301      	movs	r3, #1
 800a414:	61bb      	str	r3, [r7, #24]
 800a416:	e010      	b.n	800a43a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	689b      	ldr	r3, [r3, #8]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d10c      	bne.n	800a43a <osThreadNew+0xca>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d108      	bne.n	800a43a <osThreadNew+0xca>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	691b      	ldr	r3, [r3, #16]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d104      	bne.n	800a43a <osThreadNew+0xca>
          mem = 0;
 800a430:	2300      	movs	r3, #0
 800a432:	61bb      	str	r3, [r7, #24]
 800a434:	e001      	b.n	800a43a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a436:	2300      	movs	r3, #0
 800a438:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	d110      	bne.n	800a462 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a444:	687a      	ldr	r2, [r7, #4]
 800a446:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a448:	9202      	str	r2, [sp, #8]
 800a44a:	9301      	str	r3, [sp, #4]
 800a44c:	69fb      	ldr	r3, [r7, #28]
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	6a3a      	ldr	r2, [r7, #32]
 800a454:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a456:	68f8      	ldr	r0, [r7, #12]
 800a458:	f000 fe1a 	bl	800b090 <xTaskCreateStatic>
 800a45c:	4603      	mov	r3, r0
 800a45e:	613b      	str	r3, [r7, #16]
 800a460:	e013      	b.n	800a48a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a462:	69bb      	ldr	r3, [r7, #24]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d110      	bne.n	800a48a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a468:	6a3b      	ldr	r3, [r7, #32]
 800a46a:	b29a      	uxth	r2, r3
 800a46c:	f107 0310 	add.w	r3, r7, #16
 800a470:	9301      	str	r3, [sp, #4]
 800a472:	69fb      	ldr	r3, [r7, #28]
 800a474:	9300      	str	r3, [sp, #0]
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a47a:	68f8      	ldr	r0, [r7, #12]
 800a47c:	f000 fe68 	bl	800b150 <xTaskCreate>
 800a480:	4603      	mov	r3, r0
 800a482:	2b01      	cmp	r3, #1
 800a484:	d001      	beq.n	800a48a <osThreadNew+0x11a>
            hTask = NULL;
 800a486:	2300      	movs	r3, #0
 800a488:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a48a:	693b      	ldr	r3, [r7, #16]
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3728      	adds	r7, #40	@ 0x28
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a49c:	f3ef 8305 	mrs	r3, IPSR
 800a4a0:	60bb      	str	r3, [r7, #8]
  return(result);
 800a4a2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d003      	beq.n	800a4b0 <osDelay+0x1c>
    stat = osErrorISR;
 800a4a8:	f06f 0305 	mvn.w	r3, #5
 800a4ac:	60fb      	str	r3, [r7, #12]
 800a4ae:	e007      	b.n	800a4c0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d002      	beq.n	800a4c0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 ffa6 	bl	800b40c <vTaskDelay>
    }
  }

  return (stat);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
}
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	3710      	adds	r7, #16
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}
	...

0800a4cc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a4cc:	b480      	push	{r7}
 800a4ce:	b085      	sub	sp, #20
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	60f8      	str	r0, [r7, #12]
 800a4d4:	60b9      	str	r1, [r7, #8]
 800a4d6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	4a07      	ldr	r2, [pc, #28]	@ (800a4f8 <vApplicationGetIdleTaskMemory+0x2c>)
 800a4dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	4a06      	ldr	r2, [pc, #24]	@ (800a4fc <vApplicationGetIdleTaskMemory+0x30>)
 800a4e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2280      	movs	r2, #128	@ 0x80
 800a4e8:	601a      	str	r2, [r3, #0]
}
 800a4ea:	bf00      	nop
 800a4ec:	3714      	adds	r7, #20
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f4:	4770      	bx	lr
 800a4f6:	bf00      	nop
 800a4f8:	20000e98 	.word	0x20000e98
 800a4fc:	20000f40 	.word	0x20000f40

0800a500 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a500:	b480      	push	{r7}
 800a502:	b085      	sub	sp, #20
 800a504:	af00      	add	r7, sp, #0
 800a506:	60f8      	str	r0, [r7, #12]
 800a508:	60b9      	str	r1, [r7, #8]
 800a50a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	4a07      	ldr	r2, [pc, #28]	@ (800a52c <vApplicationGetTimerTaskMemory+0x2c>)
 800a510:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	4a06      	ldr	r2, [pc, #24]	@ (800a530 <vApplicationGetTimerTaskMemory+0x30>)
 800a516:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a51e:	601a      	str	r2, [r3, #0]
}
 800a520:	bf00      	nop
 800a522:	3714      	adds	r7, #20
 800a524:	46bd      	mov	sp, r7
 800a526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52a:	4770      	bx	lr
 800a52c:	20001140 	.word	0x20001140
 800a530:	200011e8 	.word	0x200011e8

0800a534 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f103 0208 	add.w	r2, r3, #8
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a54c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f103 0208 	add.w	r2, r3, #8
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f103 0208 	add.w	r2, r3, #8
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2200      	movs	r2, #0
 800a566:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a574:	b480      	push	{r7}
 800a576:	b083      	sub	sp, #12
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2200      	movs	r2, #0
 800a580:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a582:	bf00      	nop
 800a584:	370c      	adds	r7, #12
 800a586:	46bd      	mov	sp, r7
 800a588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58c:	4770      	bx	lr

0800a58e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a58e:	b480      	push	{r7}
 800a590:	b085      	sub	sp, #20
 800a592:	af00      	add	r7, sp, #0
 800a594:	6078      	str	r0, [r7, #4]
 800a596:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	68fa      	ldr	r2, [r7, #12]
 800a5a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	689a      	ldr	r2, [r3, #8]
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	689b      	ldr	r3, [r3, #8]
 800a5b0:	683a      	ldr	r2, [r7, #0]
 800a5b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	683a      	ldr	r2, [r7, #0]
 800a5b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	687a      	ldr	r2, [r7, #4]
 800a5be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	1c5a      	adds	r2, r3, #1
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	601a      	str	r2, [r3, #0]
}
 800a5ca:	bf00      	nop
 800a5cc:	3714      	adds	r7, #20
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr

0800a5d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a5d6:	b480      	push	{r7}
 800a5d8:	b085      	sub	sp, #20
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	6078      	str	r0, [r7, #4]
 800a5de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a5ec:	d103      	bne.n	800a5f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	691b      	ldr	r3, [r3, #16]
 800a5f2:	60fb      	str	r3, [r7, #12]
 800a5f4:	e00c      	b.n	800a610 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	3308      	adds	r3, #8
 800a5fa:	60fb      	str	r3, [r7, #12]
 800a5fc:	e002      	b.n	800a604 <vListInsert+0x2e>
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	60fb      	str	r3, [r7, #12]
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	68ba      	ldr	r2, [r7, #8]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	d2f6      	bcs.n	800a5fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	685a      	ldr	r2, [r3, #4]
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	685b      	ldr	r3, [r3, #4]
 800a61c:	683a      	ldr	r2, [r7, #0]
 800a61e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	68fa      	ldr	r2, [r7, #12]
 800a624:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	683a      	ldr	r2, [r7, #0]
 800a62a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	1c5a      	adds	r2, r3, #1
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	601a      	str	r2, [r3, #0]
}
 800a63c:	bf00      	nop
 800a63e:	3714      	adds	r7, #20
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a648:	b480      	push	{r7}
 800a64a:	b085      	sub	sp, #20
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	687a      	ldr	r2, [r7, #4]
 800a65c:	6892      	ldr	r2, [r2, #8]
 800a65e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	689b      	ldr	r3, [r3, #8]
 800a664:	687a      	ldr	r2, [r7, #4]
 800a666:	6852      	ldr	r2, [r2, #4]
 800a668:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	687a      	ldr	r2, [r7, #4]
 800a670:	429a      	cmp	r2, r3
 800a672:	d103      	bne.n	800a67c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	689a      	ldr	r2, [r3, #8]
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	1e5a      	subs	r2, r3, #1
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
}
 800a690:	4618      	mov	r0, r3
 800a692:	3714      	adds	r7, #20
 800a694:	46bd      	mov	sp, r7
 800a696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69a:	4770      	bx	lr

0800a69c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b084      	sub	sp, #16
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
 800a6a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d10b      	bne.n	800a6c8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a6b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6b4:	f383 8811 	msr	BASEPRI, r3
 800a6b8:	f3bf 8f6f 	isb	sy
 800a6bc:	f3bf 8f4f 	dsb	sy
 800a6c0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a6c2:	bf00      	nop
 800a6c4:	bf00      	nop
 800a6c6:	e7fd      	b.n	800a6c4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a6c8:	f002 fa86 	bl	800cbd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681a      	ldr	r2, [r3, #0]
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6d4:	68f9      	ldr	r1, [r7, #12]
 800a6d6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a6d8:	fb01 f303 	mul.w	r3, r1, r3
 800a6dc:	441a      	add	r2, r3
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681a      	ldr	r2, [r3, #0]
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6f8:	3b01      	subs	r3, #1
 800a6fa:	68f9      	ldr	r1, [r7, #12]
 800a6fc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a6fe:	fb01 f303 	mul.w	r3, r1, r3
 800a702:	441a      	add	r2, r3
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	22ff      	movs	r2, #255	@ 0xff
 800a70c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	22ff      	movs	r2, #255	@ 0xff
 800a714:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d114      	bne.n	800a748 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	691b      	ldr	r3, [r3, #16]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d01a      	beq.n	800a75c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	3310      	adds	r3, #16
 800a72a:	4618      	mov	r0, r3
 800a72c:	f001 fa3c 	bl	800bba8 <xTaskRemoveFromEventList>
 800a730:	4603      	mov	r3, r0
 800a732:	2b00      	cmp	r3, #0
 800a734:	d012      	beq.n	800a75c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a736:	4b0d      	ldr	r3, [pc, #52]	@ (800a76c <xQueueGenericReset+0xd0>)
 800a738:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a73c:	601a      	str	r2, [r3, #0]
 800a73e:	f3bf 8f4f 	dsb	sy
 800a742:	f3bf 8f6f 	isb	sy
 800a746:	e009      	b.n	800a75c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	3310      	adds	r3, #16
 800a74c:	4618      	mov	r0, r3
 800a74e:	f7ff fef1 	bl	800a534 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	3324      	adds	r3, #36	@ 0x24
 800a756:	4618      	mov	r0, r3
 800a758:	f7ff feec 	bl	800a534 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a75c:	f002 fa6e 	bl	800cc3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a760:	2301      	movs	r3, #1
}
 800a762:	4618      	mov	r0, r3
 800a764:	3710      	adds	r7, #16
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	e000ed04 	.word	0xe000ed04

0800a770 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a770:	b580      	push	{r7, lr}
 800a772:	b08e      	sub	sp, #56	@ 0x38
 800a774:	af02      	add	r7, sp, #8
 800a776:	60f8      	str	r0, [r7, #12]
 800a778:	60b9      	str	r1, [r7, #8]
 800a77a:	607a      	str	r2, [r7, #4]
 800a77c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d10b      	bne.n	800a79c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a788:	f383 8811 	msr	BASEPRI, r3
 800a78c:	f3bf 8f6f 	isb	sy
 800a790:	f3bf 8f4f 	dsb	sy
 800a794:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a796:	bf00      	nop
 800a798:	bf00      	nop
 800a79a:	e7fd      	b.n	800a798 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d10b      	bne.n	800a7ba <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a6:	f383 8811 	msr	BASEPRI, r3
 800a7aa:	f3bf 8f6f 	isb	sy
 800a7ae:	f3bf 8f4f 	dsb	sy
 800a7b2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a7b4:	bf00      	nop
 800a7b6:	bf00      	nop
 800a7b8:	e7fd      	b.n	800a7b6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d002      	beq.n	800a7c6 <xQueueGenericCreateStatic+0x56>
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d001      	beq.n	800a7ca <xQueueGenericCreateStatic+0x5a>
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	e000      	b.n	800a7cc <xQueueGenericCreateStatic+0x5c>
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d10b      	bne.n	800a7e8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a7d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7d4:	f383 8811 	msr	BASEPRI, r3
 800a7d8:	f3bf 8f6f 	isb	sy
 800a7dc:	f3bf 8f4f 	dsb	sy
 800a7e0:	623b      	str	r3, [r7, #32]
}
 800a7e2:	bf00      	nop
 800a7e4:	bf00      	nop
 800a7e6:	e7fd      	b.n	800a7e4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d102      	bne.n	800a7f4 <xQueueGenericCreateStatic+0x84>
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d101      	bne.n	800a7f8 <xQueueGenericCreateStatic+0x88>
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	e000      	b.n	800a7fa <xQueueGenericCreateStatic+0x8a>
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d10b      	bne.n	800a816 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a802:	f383 8811 	msr	BASEPRI, r3
 800a806:	f3bf 8f6f 	isb	sy
 800a80a:	f3bf 8f4f 	dsb	sy
 800a80e:	61fb      	str	r3, [r7, #28]
}
 800a810:	bf00      	nop
 800a812:	bf00      	nop
 800a814:	e7fd      	b.n	800a812 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a816:	2350      	movs	r3, #80	@ 0x50
 800a818:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	2b50      	cmp	r3, #80	@ 0x50
 800a81e:	d00b      	beq.n	800a838 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a824:	f383 8811 	msr	BASEPRI, r3
 800a828:	f3bf 8f6f 	isb	sy
 800a82c:	f3bf 8f4f 	dsb	sy
 800a830:	61bb      	str	r3, [r7, #24]
}
 800a832:	bf00      	nop
 800a834:	bf00      	nop
 800a836:	e7fd      	b.n	800a834 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a838:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a840:	2b00      	cmp	r3, #0
 800a842:	d00d      	beq.n	800a860 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a846:	2201      	movs	r2, #1
 800a848:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a84c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a852:	9300      	str	r3, [sp, #0]
 800a854:	4613      	mov	r3, r2
 800a856:	687a      	ldr	r2, [r7, #4]
 800a858:	68b9      	ldr	r1, [r7, #8]
 800a85a:	68f8      	ldr	r0, [r7, #12]
 800a85c:	f000 f805 	bl	800a86a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a862:	4618      	mov	r0, r3
 800a864:	3730      	adds	r7, #48	@ 0x30
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}

0800a86a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a86a:	b580      	push	{r7, lr}
 800a86c:	b084      	sub	sp, #16
 800a86e:	af00      	add	r7, sp, #0
 800a870:	60f8      	str	r0, [r7, #12]
 800a872:	60b9      	str	r1, [r7, #8]
 800a874:	607a      	str	r2, [r7, #4]
 800a876:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d103      	bne.n	800a886 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	69ba      	ldr	r2, [r7, #24]
 800a882:	601a      	str	r2, [r3, #0]
 800a884:	e002      	b.n	800a88c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a886:	69bb      	ldr	r3, [r7, #24]
 800a888:	687a      	ldr	r2, [r7, #4]
 800a88a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a88c:	69bb      	ldr	r3, [r7, #24]
 800a88e:	68fa      	ldr	r2, [r7, #12]
 800a890:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a892:	69bb      	ldr	r3, [r7, #24]
 800a894:	68ba      	ldr	r2, [r7, #8]
 800a896:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a898:	2101      	movs	r1, #1
 800a89a:	69b8      	ldr	r0, [r7, #24]
 800a89c:	f7ff fefe 	bl	800a69c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a8a0:	69bb      	ldr	r3, [r7, #24]
 800a8a2:	78fa      	ldrb	r2, [r7, #3]
 800a8a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a8a8:	bf00      	nop
 800a8aa:	3710      	adds	r7, #16
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b08e      	sub	sp, #56	@ 0x38
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	60f8      	str	r0, [r7, #12]
 800a8b8:	60b9      	str	r1, [r7, #8]
 800a8ba:	607a      	str	r2, [r7, #4]
 800a8bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a8be:	2300      	movs	r3, #0
 800a8c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d10b      	bne.n	800a8e4 <xQueueGenericSend+0x34>
	__asm volatile
 800a8cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8d0:	f383 8811 	msr	BASEPRI, r3
 800a8d4:	f3bf 8f6f 	isb	sy
 800a8d8:	f3bf 8f4f 	dsb	sy
 800a8dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a8de:	bf00      	nop
 800a8e0:	bf00      	nop
 800a8e2:	e7fd      	b.n	800a8e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d103      	bne.n	800a8f2 <xQueueGenericSend+0x42>
 800a8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d101      	bne.n	800a8f6 <xQueueGenericSend+0x46>
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e000      	b.n	800a8f8 <xQueueGenericSend+0x48>
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d10b      	bne.n	800a914 <xQueueGenericSend+0x64>
	__asm volatile
 800a8fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a900:	f383 8811 	msr	BASEPRI, r3
 800a904:	f3bf 8f6f 	isb	sy
 800a908:	f3bf 8f4f 	dsb	sy
 800a90c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a90e:	bf00      	nop
 800a910:	bf00      	nop
 800a912:	e7fd      	b.n	800a910 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	2b02      	cmp	r3, #2
 800a918:	d103      	bne.n	800a922 <xQueueGenericSend+0x72>
 800a91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a91c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a91e:	2b01      	cmp	r3, #1
 800a920:	d101      	bne.n	800a926 <xQueueGenericSend+0x76>
 800a922:	2301      	movs	r3, #1
 800a924:	e000      	b.n	800a928 <xQueueGenericSend+0x78>
 800a926:	2300      	movs	r3, #0
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d10b      	bne.n	800a944 <xQueueGenericSend+0x94>
	__asm volatile
 800a92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a930:	f383 8811 	msr	BASEPRI, r3
 800a934:	f3bf 8f6f 	isb	sy
 800a938:	f3bf 8f4f 	dsb	sy
 800a93c:	623b      	str	r3, [r7, #32]
}
 800a93e:	bf00      	nop
 800a940:	bf00      	nop
 800a942:	e7fd      	b.n	800a940 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a944:	f001 faf6 	bl	800bf34 <xTaskGetSchedulerState>
 800a948:	4603      	mov	r3, r0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d102      	bne.n	800a954 <xQueueGenericSend+0xa4>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d101      	bne.n	800a958 <xQueueGenericSend+0xa8>
 800a954:	2301      	movs	r3, #1
 800a956:	e000      	b.n	800a95a <xQueueGenericSend+0xaa>
 800a958:	2300      	movs	r3, #0
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d10b      	bne.n	800a976 <xQueueGenericSend+0xc6>
	__asm volatile
 800a95e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a962:	f383 8811 	msr	BASEPRI, r3
 800a966:	f3bf 8f6f 	isb	sy
 800a96a:	f3bf 8f4f 	dsb	sy
 800a96e:	61fb      	str	r3, [r7, #28]
}
 800a970:	bf00      	nop
 800a972:	bf00      	nop
 800a974:	e7fd      	b.n	800a972 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a976:	f002 f92f 	bl	800cbd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a97a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a97c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a982:	429a      	cmp	r2, r3
 800a984:	d302      	bcc.n	800a98c <xQueueGenericSend+0xdc>
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	2b02      	cmp	r3, #2
 800a98a:	d129      	bne.n	800a9e0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a98c:	683a      	ldr	r2, [r7, #0]
 800a98e:	68b9      	ldr	r1, [r7, #8]
 800a990:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a992:	f000 fa0f 	bl	800adb4 <prvCopyDataToQueue>
 800a996:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a99a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d010      	beq.n	800a9c2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a9a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9a2:	3324      	adds	r3, #36	@ 0x24
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f001 f8ff 	bl	800bba8 <xTaskRemoveFromEventList>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d013      	beq.n	800a9d8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a9b0:	4b3f      	ldr	r3, [pc, #252]	@ (800aab0 <xQueueGenericSend+0x200>)
 800a9b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9b6:	601a      	str	r2, [r3, #0]
 800a9b8:	f3bf 8f4f 	dsb	sy
 800a9bc:	f3bf 8f6f 	isb	sy
 800a9c0:	e00a      	b.n	800a9d8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a9c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d007      	beq.n	800a9d8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a9c8:	4b39      	ldr	r3, [pc, #228]	@ (800aab0 <xQueueGenericSend+0x200>)
 800a9ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9ce:	601a      	str	r2, [r3, #0]
 800a9d0:	f3bf 8f4f 	dsb	sy
 800a9d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a9d8:	f002 f930 	bl	800cc3c <vPortExitCritical>
				return pdPASS;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	e063      	b.n	800aaa8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d103      	bne.n	800a9ee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a9e6:	f002 f929 	bl	800cc3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	e05c      	b.n	800aaa8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a9ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d106      	bne.n	800aa02 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a9f4:	f107 0314 	add.w	r3, r7, #20
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	f001 f939 	bl	800bc70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa02:	f002 f91b 	bl	800cc3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa06:	f000 fda7 	bl	800b558 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa0a:	f002 f8e5 	bl	800cbd8 <vPortEnterCritical>
 800aa0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa14:	b25b      	sxtb	r3, r3
 800aa16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aa1a:	d103      	bne.n	800aa24 <xQueueGenericSend+0x174>
 800aa1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aa24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa2a:	b25b      	sxtb	r3, r3
 800aa2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aa30:	d103      	bne.n	800aa3a <xQueueGenericSend+0x18a>
 800aa32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa34:	2200      	movs	r2, #0
 800aa36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aa3a:	f002 f8ff 	bl	800cc3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa3e:	1d3a      	adds	r2, r7, #4
 800aa40:	f107 0314 	add.w	r3, r7, #20
 800aa44:	4611      	mov	r1, r2
 800aa46:	4618      	mov	r0, r3
 800aa48:	f001 f928 	bl	800bc9c <xTaskCheckForTimeOut>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d124      	bne.n	800aa9c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800aa52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa54:	f000 faa6 	bl	800afa4 <prvIsQueueFull>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d018      	beq.n	800aa90 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800aa5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa60:	3310      	adds	r3, #16
 800aa62:	687a      	ldr	r2, [r7, #4]
 800aa64:	4611      	mov	r1, r2
 800aa66:	4618      	mov	r0, r3
 800aa68:	f001 f84c 	bl	800bb04 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aa6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa6e:	f000 fa31 	bl	800aed4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aa72:	f000 fd7f 	bl	800b574 <xTaskResumeAll>
 800aa76:	4603      	mov	r3, r0
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	f47f af7c 	bne.w	800a976 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800aa7e:	4b0c      	ldr	r3, [pc, #48]	@ (800aab0 <xQueueGenericSend+0x200>)
 800aa80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa84:	601a      	str	r2, [r3, #0]
 800aa86:	f3bf 8f4f 	dsb	sy
 800aa8a:	f3bf 8f6f 	isb	sy
 800aa8e:	e772      	b.n	800a976 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aa90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa92:	f000 fa1f 	bl	800aed4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aa96:	f000 fd6d 	bl	800b574 <xTaskResumeAll>
 800aa9a:	e76c      	b.n	800a976 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aa9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aa9e:	f000 fa19 	bl	800aed4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aaa2:	f000 fd67 	bl	800b574 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aaa6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	3738      	adds	r7, #56	@ 0x38
 800aaac:	46bd      	mov	sp, r7
 800aaae:	bd80      	pop	{r7, pc}
 800aab0:	e000ed04 	.word	0xe000ed04

0800aab4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b090      	sub	sp, #64	@ 0x40
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	60f8      	str	r0, [r7, #12]
 800aabc:	60b9      	str	r1, [r7, #8]
 800aabe:	607a      	str	r2, [r7, #4]
 800aac0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800aac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d10b      	bne.n	800aae4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800aacc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad0:	f383 8811 	msr	BASEPRI, r3
 800aad4:	f3bf 8f6f 	isb	sy
 800aad8:	f3bf 8f4f 	dsb	sy
 800aadc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800aade:	bf00      	nop
 800aae0:	bf00      	nop
 800aae2:	e7fd      	b.n	800aae0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d103      	bne.n	800aaf2 <xQueueGenericSendFromISR+0x3e>
 800aaea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d101      	bne.n	800aaf6 <xQueueGenericSendFromISR+0x42>
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	e000      	b.n	800aaf8 <xQueueGenericSendFromISR+0x44>
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d10b      	bne.n	800ab14 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800aafc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab00:	f383 8811 	msr	BASEPRI, r3
 800ab04:	f3bf 8f6f 	isb	sy
 800ab08:	f3bf 8f4f 	dsb	sy
 800ab0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ab0e:	bf00      	nop
 800ab10:	bf00      	nop
 800ab12:	e7fd      	b.n	800ab10 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	2b02      	cmp	r3, #2
 800ab18:	d103      	bne.n	800ab22 <xQueueGenericSendFromISR+0x6e>
 800ab1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab1e:	2b01      	cmp	r3, #1
 800ab20:	d101      	bne.n	800ab26 <xQueueGenericSendFromISR+0x72>
 800ab22:	2301      	movs	r3, #1
 800ab24:	e000      	b.n	800ab28 <xQueueGenericSendFromISR+0x74>
 800ab26:	2300      	movs	r3, #0
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d10b      	bne.n	800ab44 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ab2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab30:	f383 8811 	msr	BASEPRI, r3
 800ab34:	f3bf 8f6f 	isb	sy
 800ab38:	f3bf 8f4f 	dsb	sy
 800ab3c:	623b      	str	r3, [r7, #32]
}
 800ab3e:	bf00      	nop
 800ab40:	bf00      	nop
 800ab42:	e7fd      	b.n	800ab40 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab44:	f002 f928 	bl	800cd98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ab48:	f3ef 8211 	mrs	r2, BASEPRI
 800ab4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab50:	f383 8811 	msr	BASEPRI, r3
 800ab54:	f3bf 8f6f 	isb	sy
 800ab58:	f3bf 8f4f 	dsb	sy
 800ab5c:	61fa      	str	r2, [r7, #28]
 800ab5e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ab60:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab62:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ab64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d302      	bcc.n	800ab76 <xQueueGenericSendFromISR+0xc2>
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	d12f      	bne.n	800abd6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ab76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ab7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab84:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ab86:	683a      	ldr	r2, [r7, #0]
 800ab88:	68b9      	ldr	r1, [r7, #8]
 800ab8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ab8c:	f000 f912 	bl	800adb4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ab90:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ab94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ab98:	d112      	bne.n	800abc0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d016      	beq.n	800abd0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba4:	3324      	adds	r3, #36	@ 0x24
 800aba6:	4618      	mov	r0, r3
 800aba8:	f000 fffe 	bl	800bba8 <xTaskRemoveFromEventList>
 800abac:	4603      	mov	r3, r0
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d00e      	beq.n	800abd0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d00b      	beq.n	800abd0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2201      	movs	r2, #1
 800abbc:	601a      	str	r2, [r3, #0]
 800abbe:	e007      	b.n	800abd0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800abc0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800abc4:	3301      	adds	r3, #1
 800abc6:	b2db      	uxtb	r3, r3
 800abc8:	b25a      	sxtb	r2, r3
 800abca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800abd0:	2301      	movs	r3, #1
 800abd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800abd4:	e001      	b.n	800abda <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800abd6:	2300      	movs	r3, #0
 800abd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800abda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abdc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800abe4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800abe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800abe8:	4618      	mov	r0, r3
 800abea:	3740      	adds	r7, #64	@ 0x40
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b08c      	sub	sp, #48	@ 0x30
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	60f8      	str	r0, [r7, #12]
 800abf8:	60b9      	str	r1, [r7, #8]
 800abfa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800abfc:	2300      	movs	r3, #0
 800abfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ac04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d10b      	bne.n	800ac22 <xQueueReceive+0x32>
	__asm volatile
 800ac0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac0e:	f383 8811 	msr	BASEPRI, r3
 800ac12:	f3bf 8f6f 	isb	sy
 800ac16:	f3bf 8f4f 	dsb	sy
 800ac1a:	623b      	str	r3, [r7, #32]
}
 800ac1c:	bf00      	nop
 800ac1e:	bf00      	nop
 800ac20:	e7fd      	b.n	800ac1e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d103      	bne.n	800ac30 <xQueueReceive+0x40>
 800ac28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d101      	bne.n	800ac34 <xQueueReceive+0x44>
 800ac30:	2301      	movs	r3, #1
 800ac32:	e000      	b.n	800ac36 <xQueueReceive+0x46>
 800ac34:	2300      	movs	r3, #0
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d10b      	bne.n	800ac52 <xQueueReceive+0x62>
	__asm volatile
 800ac3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac3e:	f383 8811 	msr	BASEPRI, r3
 800ac42:	f3bf 8f6f 	isb	sy
 800ac46:	f3bf 8f4f 	dsb	sy
 800ac4a:	61fb      	str	r3, [r7, #28]
}
 800ac4c:	bf00      	nop
 800ac4e:	bf00      	nop
 800ac50:	e7fd      	b.n	800ac4e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ac52:	f001 f96f 	bl	800bf34 <xTaskGetSchedulerState>
 800ac56:	4603      	mov	r3, r0
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d102      	bne.n	800ac62 <xQueueReceive+0x72>
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d101      	bne.n	800ac66 <xQueueReceive+0x76>
 800ac62:	2301      	movs	r3, #1
 800ac64:	e000      	b.n	800ac68 <xQueueReceive+0x78>
 800ac66:	2300      	movs	r3, #0
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d10b      	bne.n	800ac84 <xQueueReceive+0x94>
	__asm volatile
 800ac6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac70:	f383 8811 	msr	BASEPRI, r3
 800ac74:	f3bf 8f6f 	isb	sy
 800ac78:	f3bf 8f4f 	dsb	sy
 800ac7c:	61bb      	str	r3, [r7, #24]
}
 800ac7e:	bf00      	nop
 800ac80:	bf00      	nop
 800ac82:	e7fd      	b.n	800ac80 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ac84:	f001 ffa8 	bl	800cbd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac8c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d01f      	beq.n	800acd4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ac94:	68b9      	ldr	r1, [r7, #8]
 800ac96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac98:	f000 f8f6 	bl	800ae88 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ac9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9e:	1e5a      	subs	r2, r3, #1
 800aca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca6:	691b      	ldr	r3, [r3, #16]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d00f      	beq.n	800accc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800acac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acae:	3310      	adds	r3, #16
 800acb0:	4618      	mov	r0, r3
 800acb2:	f000 ff79 	bl	800bba8 <xTaskRemoveFromEventList>
 800acb6:	4603      	mov	r3, r0
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d007      	beq.n	800accc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800acbc:	4b3c      	ldr	r3, [pc, #240]	@ (800adb0 <xQueueReceive+0x1c0>)
 800acbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acc2:	601a      	str	r2, [r3, #0]
 800acc4:	f3bf 8f4f 	dsb	sy
 800acc8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800accc:	f001 ffb6 	bl	800cc3c <vPortExitCritical>
				return pdPASS;
 800acd0:	2301      	movs	r3, #1
 800acd2:	e069      	b.n	800ada8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d103      	bne.n	800ace2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800acda:	f001 ffaf 	bl	800cc3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800acde:	2300      	movs	r3, #0
 800ace0:	e062      	b.n	800ada8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ace2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d106      	bne.n	800acf6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ace8:	f107 0310 	add.w	r3, r7, #16
 800acec:	4618      	mov	r0, r3
 800acee:	f000 ffbf 	bl	800bc70 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800acf2:	2301      	movs	r3, #1
 800acf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800acf6:	f001 ffa1 	bl	800cc3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800acfa:	f000 fc2d 	bl	800b558 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800acfe:	f001 ff6b 	bl	800cbd8 <vPortEnterCritical>
 800ad02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ad08:	b25b      	sxtb	r3, r3
 800ad0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ad0e:	d103      	bne.n	800ad18 <xQueueReceive+0x128>
 800ad10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad12:	2200      	movs	r2, #0
 800ad14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ad18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ad1e:	b25b      	sxtb	r3, r3
 800ad20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ad24:	d103      	bne.n	800ad2e <xQueueReceive+0x13e>
 800ad26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad28:	2200      	movs	r2, #0
 800ad2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ad2e:	f001 ff85 	bl	800cc3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ad32:	1d3a      	adds	r2, r7, #4
 800ad34:	f107 0310 	add.w	r3, r7, #16
 800ad38:	4611      	mov	r1, r2
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f000 ffae 	bl	800bc9c <xTaskCheckForTimeOut>
 800ad40:	4603      	mov	r3, r0
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d123      	bne.n	800ad8e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ad46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad48:	f000 f916 	bl	800af78 <prvIsQueueEmpty>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d017      	beq.n	800ad82 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ad52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad54:	3324      	adds	r3, #36	@ 0x24
 800ad56:	687a      	ldr	r2, [r7, #4]
 800ad58:	4611      	mov	r1, r2
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	f000 fed2 	bl	800bb04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ad60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad62:	f000 f8b7 	bl	800aed4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ad66:	f000 fc05 	bl	800b574 <xTaskResumeAll>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d189      	bne.n	800ac84 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ad70:	4b0f      	ldr	r3, [pc, #60]	@ (800adb0 <xQueueReceive+0x1c0>)
 800ad72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad76:	601a      	str	r2, [r3, #0]
 800ad78:	f3bf 8f4f 	dsb	sy
 800ad7c:	f3bf 8f6f 	isb	sy
 800ad80:	e780      	b.n	800ac84 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ad82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad84:	f000 f8a6 	bl	800aed4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ad88:	f000 fbf4 	bl	800b574 <xTaskResumeAll>
 800ad8c:	e77a      	b.n	800ac84 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ad8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad90:	f000 f8a0 	bl	800aed4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ad94:	f000 fbee 	bl	800b574 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ad98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad9a:	f000 f8ed 	bl	800af78 <prvIsQueueEmpty>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	f43f af6f 	beq.w	800ac84 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ada6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3730      	adds	r7, #48	@ 0x30
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}
 800adb0:	e000ed04 	.word	0xe000ed04

0800adb4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b086      	sub	sp, #24
 800adb8:	af00      	add	r7, sp, #0
 800adba:	60f8      	str	r0, [r7, #12]
 800adbc:	60b9      	str	r1, [r7, #8]
 800adbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800adc0:	2300      	movs	r3, #0
 800adc2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adc8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adce:	2b00      	cmp	r3, #0
 800add0:	d10d      	bne.n	800adee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d14d      	bne.n	800ae76 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	689b      	ldr	r3, [r3, #8]
 800adde:	4618      	mov	r0, r3
 800ade0:	f001 f8c6 	bl	800bf70 <xTaskPriorityDisinherit>
 800ade4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2200      	movs	r2, #0
 800adea:	609a      	str	r2, [r3, #8]
 800adec:	e043      	b.n	800ae76 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d119      	bne.n	800ae28 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	6858      	ldr	r0, [r3, #4]
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adfc:	461a      	mov	r2, r3
 800adfe:	68b9      	ldr	r1, [r7, #8]
 800ae00:	f002 faa4 	bl	800d34c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	685a      	ldr	r2, [r3, #4]
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae0c:	441a      	add	r2, r3
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	685a      	ldr	r2, [r3, #4]
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	689b      	ldr	r3, [r3, #8]
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d32b      	bcc.n	800ae76 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681a      	ldr	r2, [r3, #0]
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	605a      	str	r2, [r3, #4]
 800ae26:	e026      	b.n	800ae76 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	68d8      	ldr	r0, [r3, #12]
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae30:	461a      	mov	r2, r3
 800ae32:	68b9      	ldr	r1, [r7, #8]
 800ae34:	f002 fa8a 	bl	800d34c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	68da      	ldr	r2, [r3, #12]
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae40:	425b      	negs	r3, r3
 800ae42:	441a      	add	r2, r3
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	68da      	ldr	r2, [r3, #12]
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	429a      	cmp	r2, r3
 800ae52:	d207      	bcs.n	800ae64 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	689a      	ldr	r2, [r3, #8]
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae5c:	425b      	negs	r3, r3
 800ae5e:	441a      	add	r2, r3
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2b02      	cmp	r3, #2
 800ae68:	d105      	bne.n	800ae76 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d002      	beq.n	800ae76 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	3b01      	subs	r3, #1
 800ae74:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	1c5a      	adds	r2, r3, #1
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800ae7e:	697b      	ldr	r3, [r7, #20]
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3718      	adds	r7, #24
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b082      	sub	sp, #8
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d018      	beq.n	800aecc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	68da      	ldr	r2, [r3, #12]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aea2:	441a      	add	r2, r3
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	68da      	ldr	r2, [r3, #12]
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	689b      	ldr	r3, [r3, #8]
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d303      	bcc.n	800aebc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681a      	ldr	r2, [r3, #0]
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	68d9      	ldr	r1, [r3, #12]
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aec4:	461a      	mov	r2, r3
 800aec6:	6838      	ldr	r0, [r7, #0]
 800aec8:	f002 fa40 	bl	800d34c <memcpy>
	}
}
 800aecc:	bf00      	nop
 800aece:	3708      	adds	r7, #8
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b084      	sub	sp, #16
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800aedc:	f001 fe7c 	bl	800cbd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aee6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aee8:	e011      	b.n	800af0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d012      	beq.n	800af18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	3324      	adds	r3, #36	@ 0x24
 800aef6:	4618      	mov	r0, r3
 800aef8:	f000 fe56 	bl	800bba8 <xTaskRemoveFromEventList>
 800aefc:	4603      	mov	r3, r0
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d001      	beq.n	800af06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800af02:	f000 ff2f 	bl	800bd64 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800af06:	7bfb      	ldrb	r3, [r7, #15]
 800af08:	3b01      	subs	r3, #1
 800af0a:	b2db      	uxtb	r3, r3
 800af0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800af0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af12:	2b00      	cmp	r3, #0
 800af14:	dce9      	bgt.n	800aeea <prvUnlockQueue+0x16>
 800af16:	e000      	b.n	800af1a <prvUnlockQueue+0x46>
					break;
 800af18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	22ff      	movs	r2, #255	@ 0xff
 800af1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800af22:	f001 fe8b 	bl	800cc3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800af26:	f001 fe57 	bl	800cbd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af32:	e011      	b.n	800af58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	691b      	ldr	r3, [r3, #16]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d012      	beq.n	800af62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	3310      	adds	r3, #16
 800af40:	4618      	mov	r0, r3
 800af42:	f000 fe31 	bl	800bba8 <xTaskRemoveFromEventList>
 800af46:	4603      	mov	r3, r0
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d001      	beq.n	800af50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800af4c:	f000 ff0a 	bl	800bd64 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800af50:	7bbb      	ldrb	r3, [r7, #14]
 800af52:	3b01      	subs	r3, #1
 800af54:	b2db      	uxtb	r3, r3
 800af56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800af58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	dce9      	bgt.n	800af34 <prvUnlockQueue+0x60>
 800af60:	e000      	b.n	800af64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800af62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	22ff      	movs	r2, #255	@ 0xff
 800af68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800af6c:	f001 fe66 	bl	800cc3c <vPortExitCritical>
}
 800af70:	bf00      	nop
 800af72:	3710      	adds	r7, #16
 800af74:	46bd      	mov	sp, r7
 800af76:	bd80      	pop	{r7, pc}

0800af78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800af80:	f001 fe2a 	bl	800cbd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d102      	bne.n	800af92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800af8c:	2301      	movs	r3, #1
 800af8e:	60fb      	str	r3, [r7, #12]
 800af90:	e001      	b.n	800af96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800af92:	2300      	movs	r3, #0
 800af94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800af96:	f001 fe51 	bl	800cc3c <vPortExitCritical>

	return xReturn;
 800af9a:	68fb      	ldr	r3, [r7, #12]
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3710      	adds	r7, #16
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800afac:	f001 fe14 	bl	800cbd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afb8:	429a      	cmp	r2, r3
 800afba:	d102      	bne.n	800afc2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800afbc:	2301      	movs	r3, #1
 800afbe:	60fb      	str	r3, [r7, #12]
 800afc0:	e001      	b.n	800afc6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800afc2:	2300      	movs	r3, #0
 800afc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800afc6:	f001 fe39 	bl	800cc3c <vPortExitCritical>

	return xReturn;
 800afca:	68fb      	ldr	r3, [r7, #12]
}
 800afcc:	4618      	mov	r0, r3
 800afce:	3710      	adds	r7, #16
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}

0800afd4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800afd4:	b480      	push	{r7}
 800afd6:	b085      	sub	sp, #20
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
 800afdc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800afde:	2300      	movs	r3, #0
 800afe0:	60fb      	str	r3, [r7, #12]
 800afe2:	e014      	b.n	800b00e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800afe4:	4a0f      	ldr	r2, [pc, #60]	@ (800b024 <vQueueAddToRegistry+0x50>)
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d10b      	bne.n	800b008 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800aff0:	490c      	ldr	r1, [pc, #48]	@ (800b024 <vQueueAddToRegistry+0x50>)
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	683a      	ldr	r2, [r7, #0]
 800aff6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800affa:	4a0a      	ldr	r2, [pc, #40]	@ (800b024 <vQueueAddToRegistry+0x50>)
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	00db      	lsls	r3, r3, #3
 800b000:	4413      	add	r3, r2
 800b002:	687a      	ldr	r2, [r7, #4]
 800b004:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b006:	e006      	b.n	800b016 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	3301      	adds	r3, #1
 800b00c:	60fb      	str	r3, [r7, #12]
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2b07      	cmp	r3, #7
 800b012:	d9e7      	bls.n	800afe4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b014:	bf00      	nop
 800b016:	bf00      	nop
 800b018:	3714      	adds	r7, #20
 800b01a:	46bd      	mov	sp, r7
 800b01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b020:	4770      	bx	lr
 800b022:	bf00      	nop
 800b024:	200015e8 	.word	0x200015e8

0800b028 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b086      	sub	sp, #24
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	60f8      	str	r0, [r7, #12]
 800b030:	60b9      	str	r1, [r7, #8]
 800b032:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b038:	f001 fdce 	bl	800cbd8 <vPortEnterCritical>
 800b03c:	697b      	ldr	r3, [r7, #20]
 800b03e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b042:	b25b      	sxtb	r3, r3
 800b044:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b048:	d103      	bne.n	800b052 <vQueueWaitForMessageRestricted+0x2a>
 800b04a:	697b      	ldr	r3, [r7, #20]
 800b04c:	2200      	movs	r2, #0
 800b04e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b058:	b25b      	sxtb	r3, r3
 800b05a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b05e:	d103      	bne.n	800b068 <vQueueWaitForMessageRestricted+0x40>
 800b060:	697b      	ldr	r3, [r7, #20]
 800b062:	2200      	movs	r2, #0
 800b064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b068:	f001 fde8 	bl	800cc3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b070:	2b00      	cmp	r3, #0
 800b072:	d106      	bne.n	800b082 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	3324      	adds	r3, #36	@ 0x24
 800b078:	687a      	ldr	r2, [r7, #4]
 800b07a:	68b9      	ldr	r1, [r7, #8]
 800b07c:	4618      	mov	r0, r3
 800b07e:	f000 fd67 	bl	800bb50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b082:	6978      	ldr	r0, [r7, #20]
 800b084:	f7ff ff26 	bl	800aed4 <prvUnlockQueue>
	}
 800b088:	bf00      	nop
 800b08a:	3718      	adds	r7, #24
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}

0800b090 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b090:	b580      	push	{r7, lr}
 800b092:	b08e      	sub	sp, #56	@ 0x38
 800b094:	af04      	add	r7, sp, #16
 800b096:	60f8      	str	r0, [r7, #12]
 800b098:	60b9      	str	r1, [r7, #8]
 800b09a:	607a      	str	r2, [r7, #4]
 800b09c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b09e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d10b      	bne.n	800b0bc <xTaskCreateStatic+0x2c>
	__asm volatile
 800b0a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a8:	f383 8811 	msr	BASEPRI, r3
 800b0ac:	f3bf 8f6f 	isb	sy
 800b0b0:	f3bf 8f4f 	dsb	sy
 800b0b4:	623b      	str	r3, [r7, #32]
}
 800b0b6:	bf00      	nop
 800b0b8:	bf00      	nop
 800b0ba:	e7fd      	b.n	800b0b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d10b      	bne.n	800b0da <xTaskCreateStatic+0x4a>
	__asm volatile
 800b0c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c6:	f383 8811 	msr	BASEPRI, r3
 800b0ca:	f3bf 8f6f 	isb	sy
 800b0ce:	f3bf 8f4f 	dsb	sy
 800b0d2:	61fb      	str	r3, [r7, #28]
}
 800b0d4:	bf00      	nop
 800b0d6:	bf00      	nop
 800b0d8:	e7fd      	b.n	800b0d6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b0da:	23a8      	movs	r3, #168	@ 0xa8
 800b0dc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	2ba8      	cmp	r3, #168	@ 0xa8
 800b0e2:	d00b      	beq.n	800b0fc <xTaskCreateStatic+0x6c>
	__asm volatile
 800b0e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e8:	f383 8811 	msr	BASEPRI, r3
 800b0ec:	f3bf 8f6f 	isb	sy
 800b0f0:	f3bf 8f4f 	dsb	sy
 800b0f4:	61bb      	str	r3, [r7, #24]
}
 800b0f6:	bf00      	nop
 800b0f8:	bf00      	nop
 800b0fa:	e7fd      	b.n	800b0f8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b0fc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b0fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b100:	2b00      	cmp	r3, #0
 800b102:	d01e      	beq.n	800b142 <xTaskCreateStatic+0xb2>
 800b104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b106:	2b00      	cmp	r3, #0
 800b108:	d01b      	beq.n	800b142 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b10a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b10c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b10e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b110:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b112:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b116:	2202      	movs	r2, #2
 800b118:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b11c:	2300      	movs	r3, #0
 800b11e:	9303      	str	r3, [sp, #12]
 800b120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b122:	9302      	str	r3, [sp, #8]
 800b124:	f107 0314 	add.w	r3, r7, #20
 800b128:	9301      	str	r3, [sp, #4]
 800b12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b12c:	9300      	str	r3, [sp, #0]
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	687a      	ldr	r2, [r7, #4]
 800b132:	68b9      	ldr	r1, [r7, #8]
 800b134:	68f8      	ldr	r0, [r7, #12]
 800b136:	f000 f851 	bl	800b1dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b13a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b13c:	f000 f8f6 	bl	800b32c <prvAddNewTaskToReadyList>
 800b140:	e001      	b.n	800b146 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b142:	2300      	movs	r3, #0
 800b144:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b146:	697b      	ldr	r3, [r7, #20]
	}
 800b148:	4618      	mov	r0, r3
 800b14a:	3728      	adds	r7, #40	@ 0x28
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b150:	b580      	push	{r7, lr}
 800b152:	b08c      	sub	sp, #48	@ 0x30
 800b154:	af04      	add	r7, sp, #16
 800b156:	60f8      	str	r0, [r7, #12]
 800b158:	60b9      	str	r1, [r7, #8]
 800b15a:	603b      	str	r3, [r7, #0]
 800b15c:	4613      	mov	r3, r2
 800b15e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b160:	88fb      	ldrh	r3, [r7, #6]
 800b162:	009b      	lsls	r3, r3, #2
 800b164:	4618      	mov	r0, r3
 800b166:	f001 fe59 	bl	800ce1c <pvPortMalloc>
 800b16a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d00e      	beq.n	800b190 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b172:	20a8      	movs	r0, #168	@ 0xa8
 800b174:	f001 fe52 	bl	800ce1c <pvPortMalloc>
 800b178:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b17a:	69fb      	ldr	r3, [r7, #28]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d003      	beq.n	800b188 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b180:	69fb      	ldr	r3, [r7, #28]
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	631a      	str	r2, [r3, #48]	@ 0x30
 800b186:	e005      	b.n	800b194 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b188:	6978      	ldr	r0, [r7, #20]
 800b18a:	f001 ff15 	bl	800cfb8 <vPortFree>
 800b18e:	e001      	b.n	800b194 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b190:	2300      	movs	r3, #0
 800b192:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b194:	69fb      	ldr	r3, [r7, #28]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d017      	beq.n	800b1ca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b19a:	69fb      	ldr	r3, [r7, #28]
 800b19c:	2200      	movs	r2, #0
 800b19e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b1a2:	88fa      	ldrh	r2, [r7, #6]
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	9303      	str	r3, [sp, #12]
 800b1a8:	69fb      	ldr	r3, [r7, #28]
 800b1aa:	9302      	str	r3, [sp, #8]
 800b1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1ae:	9301      	str	r3, [sp, #4]
 800b1b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	68b9      	ldr	r1, [r7, #8]
 800b1b8:	68f8      	ldr	r0, [r7, #12]
 800b1ba:	f000 f80f 	bl	800b1dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b1be:	69f8      	ldr	r0, [r7, #28]
 800b1c0:	f000 f8b4 	bl	800b32c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	61bb      	str	r3, [r7, #24]
 800b1c8:	e002      	b.n	800b1d0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b1ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b1ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b1d0:	69bb      	ldr	r3, [r7, #24]
	}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3720      	adds	r7, #32
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}
	...

0800b1dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b088      	sub	sp, #32
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	60b9      	str	r1, [r7, #8]
 800b1e6:	607a      	str	r2, [r7, #4]
 800b1e8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b1ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ec:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	009b      	lsls	r3, r3, #2
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	21a5      	movs	r1, #165	@ 0xa5
 800b1f6:	f002 f81f 	bl	800d238 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b204:	3b01      	subs	r3, #1
 800b206:	009b      	lsls	r3, r3, #2
 800b208:	4413      	add	r3, r2
 800b20a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b20c:	69bb      	ldr	r3, [r7, #24]
 800b20e:	f023 0307 	bic.w	r3, r3, #7
 800b212:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b214:	69bb      	ldr	r3, [r7, #24]
 800b216:	f003 0307 	and.w	r3, r3, #7
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d00b      	beq.n	800b236 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b222:	f383 8811 	msr	BASEPRI, r3
 800b226:	f3bf 8f6f 	isb	sy
 800b22a:	f3bf 8f4f 	dsb	sy
 800b22e:	617b      	str	r3, [r7, #20]
}
 800b230:	bf00      	nop
 800b232:	bf00      	nop
 800b234:	e7fd      	b.n	800b232 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d01f      	beq.n	800b27c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b23c:	2300      	movs	r3, #0
 800b23e:	61fb      	str	r3, [r7, #28]
 800b240:	e012      	b.n	800b268 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b242:	68ba      	ldr	r2, [r7, #8]
 800b244:	69fb      	ldr	r3, [r7, #28]
 800b246:	4413      	add	r3, r2
 800b248:	7819      	ldrb	r1, [r3, #0]
 800b24a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b24c:	69fb      	ldr	r3, [r7, #28]
 800b24e:	4413      	add	r3, r2
 800b250:	3334      	adds	r3, #52	@ 0x34
 800b252:	460a      	mov	r2, r1
 800b254:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b256:	68ba      	ldr	r2, [r7, #8]
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	4413      	add	r3, r2
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d006      	beq.n	800b270 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b262:	69fb      	ldr	r3, [r7, #28]
 800b264:	3301      	adds	r3, #1
 800b266:	61fb      	str	r3, [r7, #28]
 800b268:	69fb      	ldr	r3, [r7, #28]
 800b26a:	2b0f      	cmp	r3, #15
 800b26c:	d9e9      	bls.n	800b242 <prvInitialiseNewTask+0x66>
 800b26e:	e000      	b.n	800b272 <prvInitialiseNewTask+0x96>
			{
				break;
 800b270:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b274:	2200      	movs	r2, #0
 800b276:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b27a:	e003      	b.n	800b284 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b27c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27e:	2200      	movs	r2, #0
 800b280:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b286:	2b37      	cmp	r3, #55	@ 0x37
 800b288:	d901      	bls.n	800b28e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b28a:	2337      	movs	r3, #55	@ 0x37
 800b28c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b28e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b290:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b292:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b296:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b298:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b29a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29c:	2200      	movs	r2, #0
 800b29e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b2a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a2:	3304      	adds	r3, #4
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f7ff f965 	bl	800a574 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ac:	3318      	adds	r3, #24
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7ff f960 	bl	800a574 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b2b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2b8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2bc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b2c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2c8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b2ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b2d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b2da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2dc:	3354      	adds	r3, #84	@ 0x54
 800b2de:	224c      	movs	r2, #76	@ 0x4c
 800b2e0:	2100      	movs	r1, #0
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f001 ffa8 	bl	800d238 <memset>
 800b2e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ea:	4a0d      	ldr	r2, [pc, #52]	@ (800b320 <prvInitialiseNewTask+0x144>)
 800b2ec:	659a      	str	r2, [r3, #88]	@ 0x58
 800b2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2f0:	4a0c      	ldr	r2, [pc, #48]	@ (800b324 <prvInitialiseNewTask+0x148>)
 800b2f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b2f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2f6:	4a0c      	ldr	r2, [pc, #48]	@ (800b328 <prvInitialiseNewTask+0x14c>)
 800b2f8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b2fa:	683a      	ldr	r2, [r7, #0]
 800b2fc:	68f9      	ldr	r1, [r7, #12]
 800b2fe:	69b8      	ldr	r0, [r7, #24]
 800b300:	f001 fb36 	bl	800c970 <pxPortInitialiseStack>
 800b304:	4602      	mov	r2, r0
 800b306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b308:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b30a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d002      	beq.n	800b316 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b312:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b314:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b316:	bf00      	nop
 800b318:	3720      	adds	r7, #32
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}
 800b31e:	bf00      	nop
 800b320:	2000587c 	.word	0x2000587c
 800b324:	200058e4 	.word	0x200058e4
 800b328:	2000594c 	.word	0x2000594c

0800b32c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b082      	sub	sp, #8
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b334:	f001 fc50 	bl	800cbd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b338:	4b2d      	ldr	r3, [pc, #180]	@ (800b3f0 <prvAddNewTaskToReadyList+0xc4>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	3301      	adds	r3, #1
 800b33e:	4a2c      	ldr	r2, [pc, #176]	@ (800b3f0 <prvAddNewTaskToReadyList+0xc4>)
 800b340:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b342:	4b2c      	ldr	r3, [pc, #176]	@ (800b3f4 <prvAddNewTaskToReadyList+0xc8>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d109      	bne.n	800b35e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b34a:	4a2a      	ldr	r2, [pc, #168]	@ (800b3f4 <prvAddNewTaskToReadyList+0xc8>)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b350:	4b27      	ldr	r3, [pc, #156]	@ (800b3f0 <prvAddNewTaskToReadyList+0xc4>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	2b01      	cmp	r3, #1
 800b356:	d110      	bne.n	800b37a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b358:	f000 fd28 	bl	800bdac <prvInitialiseTaskLists>
 800b35c:	e00d      	b.n	800b37a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b35e:	4b26      	ldr	r3, [pc, #152]	@ (800b3f8 <prvAddNewTaskToReadyList+0xcc>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d109      	bne.n	800b37a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b366:	4b23      	ldr	r3, [pc, #140]	@ (800b3f4 <prvAddNewTaskToReadyList+0xc8>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b370:	429a      	cmp	r2, r3
 800b372:	d802      	bhi.n	800b37a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b374:	4a1f      	ldr	r2, [pc, #124]	@ (800b3f4 <prvAddNewTaskToReadyList+0xc8>)
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b37a:	4b20      	ldr	r3, [pc, #128]	@ (800b3fc <prvAddNewTaskToReadyList+0xd0>)
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	3301      	adds	r3, #1
 800b380:	4a1e      	ldr	r2, [pc, #120]	@ (800b3fc <prvAddNewTaskToReadyList+0xd0>)
 800b382:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b384:	4b1d      	ldr	r3, [pc, #116]	@ (800b3fc <prvAddNewTaskToReadyList+0xd0>)
 800b386:	681a      	ldr	r2, [r3, #0]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b390:	4b1b      	ldr	r3, [pc, #108]	@ (800b400 <prvAddNewTaskToReadyList+0xd4>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	429a      	cmp	r2, r3
 800b396:	d903      	bls.n	800b3a0 <prvAddNewTaskToReadyList+0x74>
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b39c:	4a18      	ldr	r2, [pc, #96]	@ (800b400 <prvAddNewTaskToReadyList+0xd4>)
 800b39e:	6013      	str	r3, [r2, #0]
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3a4:	4613      	mov	r3, r2
 800b3a6:	009b      	lsls	r3, r3, #2
 800b3a8:	4413      	add	r3, r2
 800b3aa:	009b      	lsls	r3, r3, #2
 800b3ac:	4a15      	ldr	r2, [pc, #84]	@ (800b404 <prvAddNewTaskToReadyList+0xd8>)
 800b3ae:	441a      	add	r2, r3
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	3304      	adds	r3, #4
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	4610      	mov	r0, r2
 800b3b8:	f7ff f8e9 	bl	800a58e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b3bc:	f001 fc3e 	bl	800cc3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b3c0:	4b0d      	ldr	r3, [pc, #52]	@ (800b3f8 <prvAddNewTaskToReadyList+0xcc>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d00e      	beq.n	800b3e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b3c8:	4b0a      	ldr	r3, [pc, #40]	@ (800b3f4 <prvAddNewTaskToReadyList+0xc8>)
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3d2:	429a      	cmp	r2, r3
 800b3d4:	d207      	bcs.n	800b3e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b3d6:	4b0c      	ldr	r3, [pc, #48]	@ (800b408 <prvAddNewTaskToReadyList+0xdc>)
 800b3d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3dc:	601a      	str	r2, [r3, #0]
 800b3de:	f3bf 8f4f 	dsb	sy
 800b3e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3e6:	bf00      	nop
 800b3e8:	3708      	adds	r7, #8
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
 800b3ee:	bf00      	nop
 800b3f0:	20001afc 	.word	0x20001afc
 800b3f4:	20001628 	.word	0x20001628
 800b3f8:	20001b08 	.word	0x20001b08
 800b3fc:	20001b18 	.word	0x20001b18
 800b400:	20001b04 	.word	0x20001b04
 800b404:	2000162c 	.word	0x2000162c
 800b408:	e000ed04 	.word	0xe000ed04

0800b40c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b414:	2300      	movs	r3, #0
 800b416:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d018      	beq.n	800b450 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b41e:	4b14      	ldr	r3, [pc, #80]	@ (800b470 <vTaskDelay+0x64>)
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d00b      	beq.n	800b43e <vTaskDelay+0x32>
	__asm volatile
 800b426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b42a:	f383 8811 	msr	BASEPRI, r3
 800b42e:	f3bf 8f6f 	isb	sy
 800b432:	f3bf 8f4f 	dsb	sy
 800b436:	60bb      	str	r3, [r7, #8]
}
 800b438:	bf00      	nop
 800b43a:	bf00      	nop
 800b43c:	e7fd      	b.n	800b43a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b43e:	f000 f88b 	bl	800b558 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b442:	2100      	movs	r1, #0
 800b444:	6878      	ldr	r0, [r7, #4]
 800b446:	f000 fee5 	bl	800c214 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b44a:	f000 f893 	bl	800b574 <xTaskResumeAll>
 800b44e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d107      	bne.n	800b466 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b456:	4b07      	ldr	r3, [pc, #28]	@ (800b474 <vTaskDelay+0x68>)
 800b458:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b45c:	601a      	str	r2, [r3, #0]
 800b45e:	f3bf 8f4f 	dsb	sy
 800b462:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b466:	bf00      	nop
 800b468:	3710      	adds	r7, #16
 800b46a:	46bd      	mov	sp, r7
 800b46c:	bd80      	pop	{r7, pc}
 800b46e:	bf00      	nop
 800b470:	20001b24 	.word	0x20001b24
 800b474:	e000ed04 	.word	0xe000ed04

0800b478 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b08a      	sub	sp, #40	@ 0x28
 800b47c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b47e:	2300      	movs	r3, #0
 800b480:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b482:	2300      	movs	r3, #0
 800b484:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b486:	463a      	mov	r2, r7
 800b488:	1d39      	adds	r1, r7, #4
 800b48a:	f107 0308 	add.w	r3, r7, #8
 800b48e:	4618      	mov	r0, r3
 800b490:	f7ff f81c 	bl	800a4cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b494:	6839      	ldr	r1, [r7, #0]
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	68ba      	ldr	r2, [r7, #8]
 800b49a:	9202      	str	r2, [sp, #8]
 800b49c:	9301      	str	r3, [sp, #4]
 800b49e:	2300      	movs	r3, #0
 800b4a0:	9300      	str	r3, [sp, #0]
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	460a      	mov	r2, r1
 800b4a6:	4924      	ldr	r1, [pc, #144]	@ (800b538 <vTaskStartScheduler+0xc0>)
 800b4a8:	4824      	ldr	r0, [pc, #144]	@ (800b53c <vTaskStartScheduler+0xc4>)
 800b4aa:	f7ff fdf1 	bl	800b090 <xTaskCreateStatic>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	4a23      	ldr	r2, [pc, #140]	@ (800b540 <vTaskStartScheduler+0xc8>)
 800b4b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b4b4:	4b22      	ldr	r3, [pc, #136]	@ (800b540 <vTaskStartScheduler+0xc8>)
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d002      	beq.n	800b4c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b4bc:	2301      	movs	r3, #1
 800b4be:	617b      	str	r3, [r7, #20]
 800b4c0:	e001      	b.n	800b4c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	2b01      	cmp	r3, #1
 800b4ca:	d102      	bne.n	800b4d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b4cc:	f000 fef6 	bl	800c2bc <xTimerCreateTimerTask>
 800b4d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b4d2:	697b      	ldr	r3, [r7, #20]
 800b4d4:	2b01      	cmp	r3, #1
 800b4d6:	d11b      	bne.n	800b510 <vTaskStartScheduler+0x98>
	__asm volatile
 800b4d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4dc:	f383 8811 	msr	BASEPRI, r3
 800b4e0:	f3bf 8f6f 	isb	sy
 800b4e4:	f3bf 8f4f 	dsb	sy
 800b4e8:	613b      	str	r3, [r7, #16]
}
 800b4ea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b4ec:	4b15      	ldr	r3, [pc, #84]	@ (800b544 <vTaskStartScheduler+0xcc>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	3354      	adds	r3, #84	@ 0x54
 800b4f2:	4a15      	ldr	r2, [pc, #84]	@ (800b548 <vTaskStartScheduler+0xd0>)
 800b4f4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b4f6:	4b15      	ldr	r3, [pc, #84]	@ (800b54c <vTaskStartScheduler+0xd4>)
 800b4f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b4fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b4fe:	4b14      	ldr	r3, [pc, #80]	@ (800b550 <vTaskStartScheduler+0xd8>)
 800b500:	2201      	movs	r2, #1
 800b502:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b504:	4b13      	ldr	r3, [pc, #76]	@ (800b554 <vTaskStartScheduler+0xdc>)
 800b506:	2200      	movs	r2, #0
 800b508:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b50a:	f001 fac1 	bl	800ca90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b50e:	e00f      	b.n	800b530 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b516:	d10b      	bne.n	800b530 <vTaskStartScheduler+0xb8>
	__asm volatile
 800b518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b51c:	f383 8811 	msr	BASEPRI, r3
 800b520:	f3bf 8f6f 	isb	sy
 800b524:	f3bf 8f4f 	dsb	sy
 800b528:	60fb      	str	r3, [r7, #12]
}
 800b52a:	bf00      	nop
 800b52c:	bf00      	nop
 800b52e:	e7fd      	b.n	800b52c <vTaskStartScheduler+0xb4>
}
 800b530:	bf00      	nop
 800b532:	3718      	adds	r7, #24
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}
 800b538:	0800dc78 	.word	0x0800dc78
 800b53c:	0800bd7d 	.word	0x0800bd7d
 800b540:	20001b20 	.word	0x20001b20
 800b544:	20001628 	.word	0x20001628
 800b548:	20000064 	.word	0x20000064
 800b54c:	20001b1c 	.word	0x20001b1c
 800b550:	20001b08 	.word	0x20001b08
 800b554:	20001b00 	.word	0x20001b00

0800b558 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b558:	b480      	push	{r7}
 800b55a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b55c:	4b04      	ldr	r3, [pc, #16]	@ (800b570 <vTaskSuspendAll+0x18>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	3301      	adds	r3, #1
 800b562:	4a03      	ldr	r2, [pc, #12]	@ (800b570 <vTaskSuspendAll+0x18>)
 800b564:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b566:	bf00      	nop
 800b568:	46bd      	mov	sp, r7
 800b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56e:	4770      	bx	lr
 800b570:	20001b24 	.word	0x20001b24

0800b574 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b084      	sub	sp, #16
 800b578:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b57a:	2300      	movs	r3, #0
 800b57c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b57e:	2300      	movs	r3, #0
 800b580:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b582:	4b42      	ldr	r3, [pc, #264]	@ (800b68c <xTaskResumeAll+0x118>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d10b      	bne.n	800b5a2 <xTaskResumeAll+0x2e>
	__asm volatile
 800b58a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b58e:	f383 8811 	msr	BASEPRI, r3
 800b592:	f3bf 8f6f 	isb	sy
 800b596:	f3bf 8f4f 	dsb	sy
 800b59a:	603b      	str	r3, [r7, #0]
}
 800b59c:	bf00      	nop
 800b59e:	bf00      	nop
 800b5a0:	e7fd      	b.n	800b59e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b5a2:	f001 fb19 	bl	800cbd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b5a6:	4b39      	ldr	r3, [pc, #228]	@ (800b68c <xTaskResumeAll+0x118>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	4a37      	ldr	r2, [pc, #220]	@ (800b68c <xTaskResumeAll+0x118>)
 800b5ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5b0:	4b36      	ldr	r3, [pc, #216]	@ (800b68c <xTaskResumeAll+0x118>)
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d162      	bne.n	800b67e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b5b8:	4b35      	ldr	r3, [pc, #212]	@ (800b690 <xTaskResumeAll+0x11c>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d05e      	beq.n	800b67e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b5c0:	e02f      	b.n	800b622 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5c2:	4b34      	ldr	r3, [pc, #208]	@ (800b694 <xTaskResumeAll+0x120>)
 800b5c4:	68db      	ldr	r3, [r3, #12]
 800b5c6:	68db      	ldr	r3, [r3, #12]
 800b5c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	3318      	adds	r3, #24
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	f7ff f83a 	bl	800a648 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	3304      	adds	r3, #4
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f7ff f835 	bl	800a648 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5e2:	4b2d      	ldr	r3, [pc, #180]	@ (800b698 <xTaskResumeAll+0x124>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	429a      	cmp	r2, r3
 800b5e8:	d903      	bls.n	800b5f2 <xTaskResumeAll+0x7e>
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ee:	4a2a      	ldr	r2, [pc, #168]	@ (800b698 <xTaskResumeAll+0x124>)
 800b5f0:	6013      	str	r3, [r2, #0]
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5f6:	4613      	mov	r3, r2
 800b5f8:	009b      	lsls	r3, r3, #2
 800b5fa:	4413      	add	r3, r2
 800b5fc:	009b      	lsls	r3, r3, #2
 800b5fe:	4a27      	ldr	r2, [pc, #156]	@ (800b69c <xTaskResumeAll+0x128>)
 800b600:	441a      	add	r2, r3
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	3304      	adds	r3, #4
 800b606:	4619      	mov	r1, r3
 800b608:	4610      	mov	r0, r2
 800b60a:	f7fe ffc0 	bl	800a58e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b612:	4b23      	ldr	r3, [pc, #140]	@ (800b6a0 <xTaskResumeAll+0x12c>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b618:	429a      	cmp	r2, r3
 800b61a:	d302      	bcc.n	800b622 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b61c:	4b21      	ldr	r3, [pc, #132]	@ (800b6a4 <xTaskResumeAll+0x130>)
 800b61e:	2201      	movs	r2, #1
 800b620:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b622:	4b1c      	ldr	r3, [pc, #112]	@ (800b694 <xTaskResumeAll+0x120>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d1cb      	bne.n	800b5c2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d001      	beq.n	800b634 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b630:	f000 fc60 	bl	800bef4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b634:	4b1c      	ldr	r3, [pc, #112]	@ (800b6a8 <xTaskResumeAll+0x134>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d010      	beq.n	800b662 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b640:	f000 f940 	bl	800b8c4 <xTaskIncrementTick>
 800b644:	4603      	mov	r3, r0
 800b646:	2b00      	cmp	r3, #0
 800b648:	d002      	beq.n	800b650 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b64a:	4b16      	ldr	r3, [pc, #88]	@ (800b6a4 <xTaskResumeAll+0x130>)
 800b64c:	2201      	movs	r2, #1
 800b64e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	3b01      	subs	r3, #1
 800b654:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d1f1      	bne.n	800b640 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b65c:	4b12      	ldr	r3, [pc, #72]	@ (800b6a8 <xTaskResumeAll+0x134>)
 800b65e:	2200      	movs	r2, #0
 800b660:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b662:	4b10      	ldr	r3, [pc, #64]	@ (800b6a4 <xTaskResumeAll+0x130>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d009      	beq.n	800b67e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b66a:	2301      	movs	r3, #1
 800b66c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b66e:	4b0f      	ldr	r3, [pc, #60]	@ (800b6ac <xTaskResumeAll+0x138>)
 800b670:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b674:	601a      	str	r2, [r3, #0]
 800b676:	f3bf 8f4f 	dsb	sy
 800b67a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b67e:	f001 fadd 	bl	800cc3c <vPortExitCritical>

	return xAlreadyYielded;
 800b682:	68bb      	ldr	r3, [r7, #8]
}
 800b684:	4618      	mov	r0, r3
 800b686:	3710      	adds	r7, #16
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}
 800b68c:	20001b24 	.word	0x20001b24
 800b690:	20001afc 	.word	0x20001afc
 800b694:	20001abc 	.word	0x20001abc
 800b698:	20001b04 	.word	0x20001b04
 800b69c:	2000162c 	.word	0x2000162c
 800b6a0:	20001628 	.word	0x20001628
 800b6a4:	20001b10 	.word	0x20001b10
 800b6a8:	20001b0c 	.word	0x20001b0c
 800b6ac:	e000ed04 	.word	0xe000ed04

0800b6b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b6b0:	b480      	push	{r7}
 800b6b2:	b083      	sub	sp, #12
 800b6b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b6b6:	4b05      	ldr	r3, [pc, #20]	@ (800b6cc <xTaskGetTickCount+0x1c>)
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b6bc:	687b      	ldr	r3, [r7, #4]
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	370c      	adds	r7, #12
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c8:	4770      	bx	lr
 800b6ca:	bf00      	nop
 800b6cc:	20001b00 	.word	0x20001b00

0800b6d0 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b085      	sub	sp, #20
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d102      	bne.n	800b6e4 <pcTaskGetName+0x14>
 800b6de:	4b0e      	ldr	r3, [pc, #56]	@ (800b718 <pcTaskGetName+0x48>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	e000      	b.n	800b6e6 <pcTaskGetName+0x16>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d10b      	bne.n	800b706 <pcTaskGetName+0x36>
	__asm volatile
 800b6ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6f2:	f383 8811 	msr	BASEPRI, r3
 800b6f6:	f3bf 8f6f 	isb	sy
 800b6fa:	f3bf 8f4f 	dsb	sy
 800b6fe:	60bb      	str	r3, [r7, #8]
}
 800b700:	bf00      	nop
 800b702:	bf00      	nop
 800b704:	e7fd      	b.n	800b702 <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	3334      	adds	r3, #52	@ 0x34
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3714      	adds	r7, #20
 800b70e:	46bd      	mov	sp, r7
 800b710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b714:	4770      	bx	lr
 800b716:	bf00      	nop
 800b718:	20001628 	.word	0x20001628

0800b71c <prvSearchForNameWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	static TCB_t *prvSearchForNameWithinSingleList( List_t *pxList, const char pcNameToQuery[] )
	{
 800b71c:	b480      	push	{r7}
 800b71e:	b08b      	sub	sp, #44	@ 0x2c
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	6039      	str	r1, [r7, #0]
	TCB_t *pxNextTCB, *pxFirstTCB, *pxReturn = NULL;
 800b726:	2300      	movs	r3, #0
 800b728:	627b      	str	r3, [r7, #36]	@ 0x24
	char cNextChar;
	BaseType_t xBreakLoop;

		/* This function is called with the scheduler suspended. */

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d05b      	beq.n	800b7ea <prvSearchForNameWithinSingleList+0xce>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );  /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	61bb      	str	r3, [r7, #24]
 800b736:	69bb      	ldr	r3, [r7, #24]
 800b738:	685b      	ldr	r3, [r3, #4]
 800b73a:	685a      	ldr	r2, [r3, #4]
 800b73c:	69bb      	ldr	r3, [r7, #24]
 800b73e:	605a      	str	r2, [r3, #4]
 800b740:	69bb      	ldr	r3, [r7, #24]
 800b742:	685a      	ldr	r2, [r3, #4]
 800b744:	69bb      	ldr	r3, [r7, #24]
 800b746:	3308      	adds	r3, #8
 800b748:	429a      	cmp	r2, r3
 800b74a:	d104      	bne.n	800b756 <prvSearchForNameWithinSingleList+0x3a>
 800b74c:	69bb      	ldr	r3, [r7, #24]
 800b74e:	685b      	ldr	r3, [r3, #4]
 800b750:	685a      	ldr	r2, [r3, #4]
 800b752:	69bb      	ldr	r3, [r7, #24]
 800b754:	605a      	str	r2, [r3, #4]
 800b756:	69bb      	ldr	r3, [r7, #24]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	68db      	ldr	r3, [r3, #12]
 800b75c:	617b      	str	r3, [r7, #20]

			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	613b      	str	r3, [r7, #16]
 800b762:	693b      	ldr	r3, [r7, #16]
 800b764:	685b      	ldr	r3, [r3, #4]
 800b766:	685a      	ldr	r2, [r3, #4]
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	605a      	str	r2, [r3, #4]
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	685a      	ldr	r2, [r3, #4]
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	3308      	adds	r3, #8
 800b774:	429a      	cmp	r2, r3
 800b776:	d104      	bne.n	800b782 <prvSearchForNameWithinSingleList+0x66>
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	685b      	ldr	r3, [r3, #4]
 800b77c:	685a      	ldr	r2, [r3, #4]
 800b77e:	693b      	ldr	r3, [r7, #16]
 800b780:	605a      	str	r2, [r3, #4]
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	685b      	ldr	r3, [r3, #4]
 800b786:	68db      	ldr	r3, [r3, #12]
 800b788:	60fb      	str	r3, [r7, #12]

				/* Check each character in the name looking for a match or
				mismatch. */
				xBreakLoop = pdFALSE;
 800b78a:	2300      	movs	r3, #0
 800b78c:	61fb      	str	r3, [r7, #28]
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b78e:	2300      	movs	r3, #0
 800b790:	623b      	str	r3, [r7, #32]
 800b792:	e01c      	b.n	800b7ce <prvSearchForNameWithinSingleList+0xb2>
				{
					cNextChar = pxNextTCB->pcTaskName[ x ];
 800b794:	68fa      	ldr	r2, [r7, #12]
 800b796:	6a3b      	ldr	r3, [r7, #32]
 800b798:	4413      	add	r3, r2
 800b79a:	3334      	adds	r3, #52	@ 0x34
 800b79c:	781b      	ldrb	r3, [r3, #0]
 800b79e:	72fb      	strb	r3, [r7, #11]

					if( cNextChar != pcNameToQuery[ x ] )
 800b7a0:	683a      	ldr	r2, [r7, #0]
 800b7a2:	6a3b      	ldr	r3, [r7, #32]
 800b7a4:	4413      	add	r3, r2
 800b7a6:	781b      	ldrb	r3, [r3, #0]
 800b7a8:	7afa      	ldrb	r2, [r7, #11]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d002      	beq.n	800b7b4 <prvSearchForNameWithinSingleList+0x98>
					{
						/* Characters didn't match. */
						xBreakLoop = pdTRUE;
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	61fb      	str	r3, [r7, #28]
 800b7b2:	e006      	b.n	800b7c2 <prvSearchForNameWithinSingleList+0xa6>
					}
					else if( cNextChar == ( char ) 0x00 )
 800b7b4:	7afb      	ldrb	r3, [r7, #11]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d103      	bne.n	800b7c2 <prvSearchForNameWithinSingleList+0xa6>
					{
						/* Both strings terminated, a match must have been
						found. */
						pxReturn = pxNextTCB;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	627b      	str	r3, [r7, #36]	@ 0x24
						xBreakLoop = pdTRUE;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					if( xBreakLoop != pdFALSE )
 800b7c2:	69fb      	ldr	r3, [r7, #28]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d106      	bne.n	800b7d6 <prvSearchForNameWithinSingleList+0xba>
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b7c8:	6a3b      	ldr	r3, [r7, #32]
 800b7ca:	3301      	adds	r3, #1
 800b7cc:	623b      	str	r3, [r7, #32]
 800b7ce:	6a3b      	ldr	r3, [r7, #32]
 800b7d0:	2b0f      	cmp	r3, #15
 800b7d2:	d9df      	bls.n	800b794 <prvSearchForNameWithinSingleList+0x78>
 800b7d4:	e000      	b.n	800b7d8 <prvSearchForNameWithinSingleList+0xbc>
					{
						break;
 800b7d6:	bf00      	nop
					}
				}

				if( pxReturn != NULL )
 800b7d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d104      	bne.n	800b7e8 <prvSearchForNameWithinSingleList+0xcc>
				{
					/* The handle has been found. */
					break;
				}

			} while( pxNextTCB != pxFirstTCB );
 800b7de:	68fa      	ldr	r2, [r7, #12]
 800b7e0:	697b      	ldr	r3, [r7, #20]
 800b7e2:	429a      	cmp	r2, r3
 800b7e4:	d1bb      	bne.n	800b75e <prvSearchForNameWithinSingleList+0x42>
 800b7e6:	e000      	b.n	800b7ea <prvSearchForNameWithinSingleList+0xce>
					break;
 800b7e8:	bf00      	nop
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return pxReturn;
 800b7ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	372c      	adds	r7, #44	@ 0x2c
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f6:	4770      	bx	lr

0800b7f8 <xTaskGetHandle>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	TaskHandle_t xTaskGetHandle( const char *pcNameToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b086      	sub	sp, #24
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
	UBaseType_t uxQueue = configMAX_PRIORITIES;
 800b800:	2338      	movs	r3, #56	@ 0x38
 800b802:	617b      	str	r3, [r7, #20]
	TCB_t* pxTCB;

		/* Task names will be truncated to configMAX_TASK_NAME_LEN - 1 bytes. */
		configASSERT( strlen( pcNameToQuery ) < configMAX_TASK_NAME_LEN );
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f7f4 fce3 	bl	80001d0 <strlen>
 800b80a:	4603      	mov	r3, r0
 800b80c:	2b0f      	cmp	r3, #15
 800b80e:	d90b      	bls.n	800b828 <xTaskGetHandle+0x30>
	__asm volatile
 800b810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b814:	f383 8811 	msr	BASEPRI, r3
 800b818:	f3bf 8f6f 	isb	sy
 800b81c:	f3bf 8f4f 	dsb	sy
 800b820:	60fb      	str	r3, [r7, #12]
}
 800b822:	bf00      	nop
 800b824:	bf00      	nop
 800b826:	e7fd      	b.n	800b824 <xTaskGetHandle+0x2c>

		vTaskSuspendAll();
 800b828:	f7ff fe96 	bl	800b558 <vTaskSuspendAll>
		{
			/* Search the ready lists. */
			do
			{
				uxQueue--;
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	3b01      	subs	r3, #1
 800b830:	617b      	str	r3, [r7, #20]
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) &( pxReadyTasksLists[ uxQueue ] ), pcNameToQuery );
 800b832:	697a      	ldr	r2, [r7, #20]
 800b834:	4613      	mov	r3, r2
 800b836:	009b      	lsls	r3, r3, #2
 800b838:	4413      	add	r3, r2
 800b83a:	009b      	lsls	r3, r3, #2
 800b83c:	4a1c      	ldr	r2, [pc, #112]	@ (800b8b0 <xTaskGetHandle+0xb8>)
 800b83e:	4413      	add	r3, r2
 800b840:	6879      	ldr	r1, [r7, #4]
 800b842:	4618      	mov	r0, r3
 800b844:	f7ff ff6a 	bl	800b71c <prvSearchForNameWithinSingleList>
 800b848:	6138      	str	r0, [r7, #16]

				if( pxTCB != NULL )
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d103      	bne.n	800b858 <xTaskGetHandle+0x60>
				{
					/* Found the handle. */
					break;
				}

			} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d1ea      	bne.n	800b82c <xTaskGetHandle+0x34>
 800b856:	e000      	b.n	800b85a <xTaskGetHandle+0x62>
					break;
 800b858:	bf00      	nop

			/* Search the delayed lists. */
			if( pxTCB == NULL )
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d106      	bne.n	800b86e <xTaskGetHandle+0x76>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxDelayedTaskList, pcNameToQuery );
 800b860:	4b14      	ldr	r3, [pc, #80]	@ (800b8b4 <xTaskGetHandle+0xbc>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	6879      	ldr	r1, [r7, #4]
 800b866:	4618      	mov	r0, r3
 800b868:	f7ff ff58 	bl	800b71c <prvSearchForNameWithinSingleList>
 800b86c:	6138      	str	r0, [r7, #16]
			}

			if( pxTCB == NULL )
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d106      	bne.n	800b882 <xTaskGetHandle+0x8a>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxOverflowDelayedTaskList, pcNameToQuery );
 800b874:	4b10      	ldr	r3, [pc, #64]	@ (800b8b8 <xTaskGetHandle+0xc0>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	6879      	ldr	r1, [r7, #4]
 800b87a:	4618      	mov	r0, r3
 800b87c:	f7ff ff4e 	bl	800b71c <prvSearchForNameWithinSingleList>
 800b880:	6138      	str	r0, [r7, #16]
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( pxTCB == NULL )
 800b882:	693b      	ldr	r3, [r7, #16]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d104      	bne.n	800b892 <xTaskGetHandle+0x9a>
				{
					/* Search the suspended list. */
					pxTCB = prvSearchForNameWithinSingleList( &xSuspendedTaskList, pcNameToQuery );
 800b888:	6879      	ldr	r1, [r7, #4]
 800b88a:	480c      	ldr	r0, [pc, #48]	@ (800b8bc <xTaskGetHandle+0xc4>)
 800b88c:	f7ff ff46 	bl	800b71c <prvSearchForNameWithinSingleList>
 800b890:	6138      	str	r0, [r7, #16]
			}
			#endif

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( pxTCB == NULL )
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d104      	bne.n	800b8a2 <xTaskGetHandle+0xaa>
				{
					/* Search the deleted list. */
					pxTCB = prvSearchForNameWithinSingleList( &xTasksWaitingTermination, pcNameToQuery );
 800b898:	6879      	ldr	r1, [r7, #4]
 800b89a:	4809      	ldr	r0, [pc, #36]	@ (800b8c0 <xTaskGetHandle+0xc8>)
 800b89c:	f7ff ff3e 	bl	800b71c <prvSearchForNameWithinSingleList>
 800b8a0:	6138      	str	r0, [r7, #16]
				}
			}
			#endif
		}
		( void ) xTaskResumeAll();
 800b8a2:	f7ff fe67 	bl	800b574 <xTaskResumeAll>

		return pxTCB;
 800b8a6:	693b      	ldr	r3, [r7, #16]
	}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3718      	adds	r7, #24
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bd80      	pop	{r7, pc}
 800b8b0:	2000162c 	.word	0x2000162c
 800b8b4:	20001ab4 	.word	0x20001ab4
 800b8b8:	20001ab8 	.word	0x20001ab8
 800b8bc:	20001ae8 	.word	0x20001ae8
 800b8c0:	20001ad0 	.word	0x20001ad0

0800b8c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b086      	sub	sp, #24
 800b8c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8ce:	4b4f      	ldr	r3, [pc, #316]	@ (800ba0c <xTaskIncrementTick+0x148>)
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	f040 8090 	bne.w	800b9f8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b8d8:	4b4d      	ldr	r3, [pc, #308]	@ (800ba10 <xTaskIncrementTick+0x14c>)
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b8e0:	4a4b      	ldr	r2, [pc, #300]	@ (800ba10 <xTaskIncrementTick+0x14c>)
 800b8e2:	693b      	ldr	r3, [r7, #16]
 800b8e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b8e6:	693b      	ldr	r3, [r7, #16]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d121      	bne.n	800b930 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b8ec:	4b49      	ldr	r3, [pc, #292]	@ (800ba14 <xTaskIncrementTick+0x150>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d00b      	beq.n	800b90e <xTaskIncrementTick+0x4a>
	__asm volatile
 800b8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8fa:	f383 8811 	msr	BASEPRI, r3
 800b8fe:	f3bf 8f6f 	isb	sy
 800b902:	f3bf 8f4f 	dsb	sy
 800b906:	603b      	str	r3, [r7, #0]
}
 800b908:	bf00      	nop
 800b90a:	bf00      	nop
 800b90c:	e7fd      	b.n	800b90a <xTaskIncrementTick+0x46>
 800b90e:	4b41      	ldr	r3, [pc, #260]	@ (800ba14 <xTaskIncrementTick+0x150>)
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	60fb      	str	r3, [r7, #12]
 800b914:	4b40      	ldr	r3, [pc, #256]	@ (800ba18 <xTaskIncrementTick+0x154>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	4a3e      	ldr	r2, [pc, #248]	@ (800ba14 <xTaskIncrementTick+0x150>)
 800b91a:	6013      	str	r3, [r2, #0]
 800b91c:	4a3e      	ldr	r2, [pc, #248]	@ (800ba18 <xTaskIncrementTick+0x154>)
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	6013      	str	r3, [r2, #0]
 800b922:	4b3e      	ldr	r3, [pc, #248]	@ (800ba1c <xTaskIncrementTick+0x158>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	3301      	adds	r3, #1
 800b928:	4a3c      	ldr	r2, [pc, #240]	@ (800ba1c <xTaskIncrementTick+0x158>)
 800b92a:	6013      	str	r3, [r2, #0]
 800b92c:	f000 fae2 	bl	800bef4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b930:	4b3b      	ldr	r3, [pc, #236]	@ (800ba20 <xTaskIncrementTick+0x15c>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	693a      	ldr	r2, [r7, #16]
 800b936:	429a      	cmp	r2, r3
 800b938:	d349      	bcc.n	800b9ce <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b93a:	4b36      	ldr	r3, [pc, #216]	@ (800ba14 <xTaskIncrementTick+0x150>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d104      	bne.n	800b94e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b944:	4b36      	ldr	r3, [pc, #216]	@ (800ba20 <xTaskIncrementTick+0x15c>)
 800b946:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b94a:	601a      	str	r2, [r3, #0]
					break;
 800b94c:	e03f      	b.n	800b9ce <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b94e:	4b31      	ldr	r3, [pc, #196]	@ (800ba14 <xTaskIncrementTick+0x150>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	68db      	ldr	r3, [r3, #12]
 800b954:	68db      	ldr	r3, [r3, #12]
 800b956:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b95e:	693a      	ldr	r2, [r7, #16]
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	429a      	cmp	r2, r3
 800b964:	d203      	bcs.n	800b96e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b966:	4a2e      	ldr	r2, [pc, #184]	@ (800ba20 <xTaskIncrementTick+0x15c>)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b96c:	e02f      	b.n	800b9ce <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	3304      	adds	r3, #4
 800b972:	4618      	mov	r0, r3
 800b974:	f7fe fe68 	bl	800a648 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b978:	68bb      	ldr	r3, [r7, #8]
 800b97a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d004      	beq.n	800b98a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b980:	68bb      	ldr	r3, [r7, #8]
 800b982:	3318      	adds	r3, #24
 800b984:	4618      	mov	r0, r3
 800b986:	f7fe fe5f 	bl	800a648 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b98e:	4b25      	ldr	r3, [pc, #148]	@ (800ba24 <xTaskIncrementTick+0x160>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	429a      	cmp	r2, r3
 800b994:	d903      	bls.n	800b99e <xTaskIncrementTick+0xda>
 800b996:	68bb      	ldr	r3, [r7, #8]
 800b998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b99a:	4a22      	ldr	r2, [pc, #136]	@ (800ba24 <xTaskIncrementTick+0x160>)
 800b99c:	6013      	str	r3, [r2, #0]
 800b99e:	68bb      	ldr	r3, [r7, #8]
 800b9a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9a2:	4613      	mov	r3, r2
 800b9a4:	009b      	lsls	r3, r3, #2
 800b9a6:	4413      	add	r3, r2
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	4a1f      	ldr	r2, [pc, #124]	@ (800ba28 <xTaskIncrementTick+0x164>)
 800b9ac:	441a      	add	r2, r3
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	3304      	adds	r3, #4
 800b9b2:	4619      	mov	r1, r3
 800b9b4:	4610      	mov	r0, r2
 800b9b6:	f7fe fdea 	bl	800a58e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9be:	4b1b      	ldr	r3, [pc, #108]	@ (800ba2c <xTaskIncrementTick+0x168>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9c4:	429a      	cmp	r2, r3
 800b9c6:	d3b8      	bcc.n	800b93a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b9cc:	e7b5      	b.n	800b93a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b9ce:	4b17      	ldr	r3, [pc, #92]	@ (800ba2c <xTaskIncrementTick+0x168>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9d4:	4914      	ldr	r1, [pc, #80]	@ (800ba28 <xTaskIncrementTick+0x164>)
 800b9d6:	4613      	mov	r3, r2
 800b9d8:	009b      	lsls	r3, r3, #2
 800b9da:	4413      	add	r3, r2
 800b9dc:	009b      	lsls	r3, r3, #2
 800b9de:	440b      	add	r3, r1
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d901      	bls.n	800b9ea <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b9ea:	4b11      	ldr	r3, [pc, #68]	@ (800ba30 <xTaskIncrementTick+0x16c>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d007      	beq.n	800ba02 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	617b      	str	r3, [r7, #20]
 800b9f6:	e004      	b.n	800ba02 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b9f8:	4b0e      	ldr	r3, [pc, #56]	@ (800ba34 <xTaskIncrementTick+0x170>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	4a0d      	ldr	r2, [pc, #52]	@ (800ba34 <xTaskIncrementTick+0x170>)
 800ba00:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ba02:	697b      	ldr	r3, [r7, #20]
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3718      	adds	r7, #24
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}
 800ba0c:	20001b24 	.word	0x20001b24
 800ba10:	20001b00 	.word	0x20001b00
 800ba14:	20001ab4 	.word	0x20001ab4
 800ba18:	20001ab8 	.word	0x20001ab8
 800ba1c:	20001b14 	.word	0x20001b14
 800ba20:	20001b1c 	.word	0x20001b1c
 800ba24:	20001b04 	.word	0x20001b04
 800ba28:	2000162c 	.word	0x2000162c
 800ba2c:	20001628 	.word	0x20001628
 800ba30:	20001b10 	.word	0x20001b10
 800ba34:	20001b0c 	.word	0x20001b0c

0800ba38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ba38:	b480      	push	{r7}
 800ba3a:	b085      	sub	sp, #20
 800ba3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ba3e:	4b2b      	ldr	r3, [pc, #172]	@ (800baec <vTaskSwitchContext+0xb4>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d003      	beq.n	800ba4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ba46:	4b2a      	ldr	r3, [pc, #168]	@ (800baf0 <vTaskSwitchContext+0xb8>)
 800ba48:	2201      	movs	r2, #1
 800ba4a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ba4c:	e047      	b.n	800bade <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800ba4e:	4b28      	ldr	r3, [pc, #160]	@ (800baf0 <vTaskSwitchContext+0xb8>)
 800ba50:	2200      	movs	r2, #0
 800ba52:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba54:	4b27      	ldr	r3, [pc, #156]	@ (800baf4 <vTaskSwitchContext+0xbc>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	60fb      	str	r3, [r7, #12]
 800ba5a:	e011      	b.n	800ba80 <vTaskSwitchContext+0x48>
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d10b      	bne.n	800ba7a <vTaskSwitchContext+0x42>
	__asm volatile
 800ba62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba66:	f383 8811 	msr	BASEPRI, r3
 800ba6a:	f3bf 8f6f 	isb	sy
 800ba6e:	f3bf 8f4f 	dsb	sy
 800ba72:	607b      	str	r3, [r7, #4]
}
 800ba74:	bf00      	nop
 800ba76:	bf00      	nop
 800ba78:	e7fd      	b.n	800ba76 <vTaskSwitchContext+0x3e>
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	3b01      	subs	r3, #1
 800ba7e:	60fb      	str	r3, [r7, #12]
 800ba80:	491d      	ldr	r1, [pc, #116]	@ (800baf8 <vTaskSwitchContext+0xc0>)
 800ba82:	68fa      	ldr	r2, [r7, #12]
 800ba84:	4613      	mov	r3, r2
 800ba86:	009b      	lsls	r3, r3, #2
 800ba88:	4413      	add	r3, r2
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	440b      	add	r3, r1
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d0e3      	beq.n	800ba5c <vTaskSwitchContext+0x24>
 800ba94:	68fa      	ldr	r2, [r7, #12]
 800ba96:	4613      	mov	r3, r2
 800ba98:	009b      	lsls	r3, r3, #2
 800ba9a:	4413      	add	r3, r2
 800ba9c:	009b      	lsls	r3, r3, #2
 800ba9e:	4a16      	ldr	r2, [pc, #88]	@ (800baf8 <vTaskSwitchContext+0xc0>)
 800baa0:	4413      	add	r3, r2
 800baa2:	60bb      	str	r3, [r7, #8]
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	685b      	ldr	r3, [r3, #4]
 800baa8:	685a      	ldr	r2, [r3, #4]
 800baaa:	68bb      	ldr	r3, [r7, #8]
 800baac:	605a      	str	r2, [r3, #4]
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	685a      	ldr	r2, [r3, #4]
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	3308      	adds	r3, #8
 800bab6:	429a      	cmp	r2, r3
 800bab8:	d104      	bne.n	800bac4 <vTaskSwitchContext+0x8c>
 800baba:	68bb      	ldr	r3, [r7, #8]
 800babc:	685b      	ldr	r3, [r3, #4]
 800babe:	685a      	ldr	r2, [r3, #4]
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	605a      	str	r2, [r3, #4]
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	685b      	ldr	r3, [r3, #4]
 800bac8:	68db      	ldr	r3, [r3, #12]
 800baca:	4a0c      	ldr	r2, [pc, #48]	@ (800bafc <vTaskSwitchContext+0xc4>)
 800bacc:	6013      	str	r3, [r2, #0]
 800bace:	4a09      	ldr	r2, [pc, #36]	@ (800baf4 <vTaskSwitchContext+0xbc>)
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bad4:	4b09      	ldr	r3, [pc, #36]	@ (800bafc <vTaskSwitchContext+0xc4>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	3354      	adds	r3, #84	@ 0x54
 800bada:	4a09      	ldr	r2, [pc, #36]	@ (800bb00 <vTaskSwitchContext+0xc8>)
 800badc:	6013      	str	r3, [r2, #0]
}
 800bade:	bf00      	nop
 800bae0:	3714      	adds	r7, #20
 800bae2:	46bd      	mov	sp, r7
 800bae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae8:	4770      	bx	lr
 800baea:	bf00      	nop
 800baec:	20001b24 	.word	0x20001b24
 800baf0:	20001b10 	.word	0x20001b10
 800baf4:	20001b04 	.word	0x20001b04
 800baf8:	2000162c 	.word	0x2000162c
 800bafc:	20001628 	.word	0x20001628
 800bb00:	20000064 	.word	0x20000064

0800bb04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
 800bb0c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d10b      	bne.n	800bb2c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800bb14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb18:	f383 8811 	msr	BASEPRI, r3
 800bb1c:	f3bf 8f6f 	isb	sy
 800bb20:	f3bf 8f4f 	dsb	sy
 800bb24:	60fb      	str	r3, [r7, #12]
}
 800bb26:	bf00      	nop
 800bb28:	bf00      	nop
 800bb2a:	e7fd      	b.n	800bb28 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bb2c:	4b07      	ldr	r3, [pc, #28]	@ (800bb4c <vTaskPlaceOnEventList+0x48>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	3318      	adds	r3, #24
 800bb32:	4619      	mov	r1, r3
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	f7fe fd4e 	bl	800a5d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bb3a:	2101      	movs	r1, #1
 800bb3c:	6838      	ldr	r0, [r7, #0]
 800bb3e:	f000 fb69 	bl	800c214 <prvAddCurrentTaskToDelayedList>
}
 800bb42:	bf00      	nop
 800bb44:	3710      	adds	r7, #16
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	20001628 	.word	0x20001628

0800bb50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b086      	sub	sp, #24
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	60f8      	str	r0, [r7, #12]
 800bb58:	60b9      	str	r1, [r7, #8]
 800bb5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d10b      	bne.n	800bb7a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800bb62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb66:	f383 8811 	msr	BASEPRI, r3
 800bb6a:	f3bf 8f6f 	isb	sy
 800bb6e:	f3bf 8f4f 	dsb	sy
 800bb72:	617b      	str	r3, [r7, #20]
}
 800bb74:	bf00      	nop
 800bb76:	bf00      	nop
 800bb78:	e7fd      	b.n	800bb76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bb7a:	4b0a      	ldr	r3, [pc, #40]	@ (800bba4 <vTaskPlaceOnEventListRestricted+0x54>)
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	3318      	adds	r3, #24
 800bb80:	4619      	mov	r1, r3
 800bb82:	68f8      	ldr	r0, [r7, #12]
 800bb84:	f7fe fd03 	bl	800a58e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d002      	beq.n	800bb94 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800bb8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bb92:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bb94:	6879      	ldr	r1, [r7, #4]
 800bb96:	68b8      	ldr	r0, [r7, #8]
 800bb98:	f000 fb3c 	bl	800c214 <prvAddCurrentTaskToDelayedList>
	}
 800bb9c:	bf00      	nop
 800bb9e:	3718      	adds	r7, #24
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}
 800bba4:	20001628 	.word	0x20001628

0800bba8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b086      	sub	sp, #24
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	68db      	ldr	r3, [r3, #12]
 800bbb4:	68db      	ldr	r3, [r3, #12]
 800bbb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d10b      	bne.n	800bbd6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800bbbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbc2:	f383 8811 	msr	BASEPRI, r3
 800bbc6:	f3bf 8f6f 	isb	sy
 800bbca:	f3bf 8f4f 	dsb	sy
 800bbce:	60fb      	str	r3, [r7, #12]
}
 800bbd0:	bf00      	nop
 800bbd2:	bf00      	nop
 800bbd4:	e7fd      	b.n	800bbd2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bbd6:	693b      	ldr	r3, [r7, #16]
 800bbd8:	3318      	adds	r3, #24
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f7fe fd34 	bl	800a648 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bbe0:	4b1d      	ldr	r3, [pc, #116]	@ (800bc58 <xTaskRemoveFromEventList+0xb0>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d11d      	bne.n	800bc24 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bbe8:	693b      	ldr	r3, [r7, #16]
 800bbea:	3304      	adds	r3, #4
 800bbec:	4618      	mov	r0, r3
 800bbee:	f7fe fd2b 	bl	800a648 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bbf2:	693b      	ldr	r3, [r7, #16]
 800bbf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbf6:	4b19      	ldr	r3, [pc, #100]	@ (800bc5c <xTaskRemoveFromEventList+0xb4>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d903      	bls.n	800bc06 <xTaskRemoveFromEventList+0x5e>
 800bbfe:	693b      	ldr	r3, [r7, #16]
 800bc00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc02:	4a16      	ldr	r2, [pc, #88]	@ (800bc5c <xTaskRemoveFromEventList+0xb4>)
 800bc04:	6013      	str	r3, [r2, #0]
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc0a:	4613      	mov	r3, r2
 800bc0c:	009b      	lsls	r3, r3, #2
 800bc0e:	4413      	add	r3, r2
 800bc10:	009b      	lsls	r3, r3, #2
 800bc12:	4a13      	ldr	r2, [pc, #76]	@ (800bc60 <xTaskRemoveFromEventList+0xb8>)
 800bc14:	441a      	add	r2, r3
 800bc16:	693b      	ldr	r3, [r7, #16]
 800bc18:	3304      	adds	r3, #4
 800bc1a:	4619      	mov	r1, r3
 800bc1c:	4610      	mov	r0, r2
 800bc1e:	f7fe fcb6 	bl	800a58e <vListInsertEnd>
 800bc22:	e005      	b.n	800bc30 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	3318      	adds	r3, #24
 800bc28:	4619      	mov	r1, r3
 800bc2a:	480e      	ldr	r0, [pc, #56]	@ (800bc64 <xTaskRemoveFromEventList+0xbc>)
 800bc2c:	f7fe fcaf 	bl	800a58e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc34:	4b0c      	ldr	r3, [pc, #48]	@ (800bc68 <xTaskRemoveFromEventList+0xc0>)
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc3a:	429a      	cmp	r2, r3
 800bc3c:	d905      	bls.n	800bc4a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bc3e:	2301      	movs	r3, #1
 800bc40:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bc42:	4b0a      	ldr	r3, [pc, #40]	@ (800bc6c <xTaskRemoveFromEventList+0xc4>)
 800bc44:	2201      	movs	r2, #1
 800bc46:	601a      	str	r2, [r3, #0]
 800bc48:	e001      	b.n	800bc4e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bc4e:	697b      	ldr	r3, [r7, #20]
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	3718      	adds	r7, #24
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}
 800bc58:	20001b24 	.word	0x20001b24
 800bc5c:	20001b04 	.word	0x20001b04
 800bc60:	2000162c 	.word	0x2000162c
 800bc64:	20001abc 	.word	0x20001abc
 800bc68:	20001628 	.word	0x20001628
 800bc6c:	20001b10 	.word	0x20001b10

0800bc70 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bc70:	b480      	push	{r7}
 800bc72:	b083      	sub	sp, #12
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bc78:	4b06      	ldr	r3, [pc, #24]	@ (800bc94 <vTaskInternalSetTimeOutState+0x24>)
 800bc7a:	681a      	ldr	r2, [r3, #0]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bc80:	4b05      	ldr	r3, [pc, #20]	@ (800bc98 <vTaskInternalSetTimeOutState+0x28>)
 800bc82:	681a      	ldr	r2, [r3, #0]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	605a      	str	r2, [r3, #4]
}
 800bc88:	bf00      	nop
 800bc8a:	370c      	adds	r7, #12
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc92:	4770      	bx	lr
 800bc94:	20001b14 	.word	0x20001b14
 800bc98:	20001b00 	.word	0x20001b00

0800bc9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b088      	sub	sp, #32
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d10b      	bne.n	800bcc4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800bcac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcb0:	f383 8811 	msr	BASEPRI, r3
 800bcb4:	f3bf 8f6f 	isb	sy
 800bcb8:	f3bf 8f4f 	dsb	sy
 800bcbc:	613b      	str	r3, [r7, #16]
}
 800bcbe:	bf00      	nop
 800bcc0:	bf00      	nop
 800bcc2:	e7fd      	b.n	800bcc0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d10b      	bne.n	800bce2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800bcca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcce:	f383 8811 	msr	BASEPRI, r3
 800bcd2:	f3bf 8f6f 	isb	sy
 800bcd6:	f3bf 8f4f 	dsb	sy
 800bcda:	60fb      	str	r3, [r7, #12]
}
 800bcdc:	bf00      	nop
 800bcde:	bf00      	nop
 800bce0:	e7fd      	b.n	800bcde <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800bce2:	f000 ff79 	bl	800cbd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bce6:	4b1d      	ldr	r3, [pc, #116]	@ (800bd5c <xTaskCheckForTimeOut+0xc0>)
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	69ba      	ldr	r2, [r7, #24]
 800bcf2:	1ad3      	subs	r3, r2, r3
 800bcf4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bcfe:	d102      	bne.n	800bd06 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bd00:	2300      	movs	r3, #0
 800bd02:	61fb      	str	r3, [r7, #28]
 800bd04:	e023      	b.n	800bd4e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681a      	ldr	r2, [r3, #0]
 800bd0a:	4b15      	ldr	r3, [pc, #84]	@ (800bd60 <xTaskCheckForTimeOut+0xc4>)
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	d007      	beq.n	800bd22 <xTaskCheckForTimeOut+0x86>
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	685b      	ldr	r3, [r3, #4]
 800bd16:	69ba      	ldr	r2, [r7, #24]
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	d302      	bcc.n	800bd22 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bd1c:	2301      	movs	r3, #1
 800bd1e:	61fb      	str	r3, [r7, #28]
 800bd20:	e015      	b.n	800bd4e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	697a      	ldr	r2, [r7, #20]
 800bd28:	429a      	cmp	r2, r3
 800bd2a:	d20b      	bcs.n	800bd44 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	681a      	ldr	r2, [r3, #0]
 800bd30:	697b      	ldr	r3, [r7, #20]
 800bd32:	1ad2      	subs	r2, r2, r3
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f7ff ff99 	bl	800bc70 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	61fb      	str	r3, [r7, #28]
 800bd42:	e004      	b.n	800bd4e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	2200      	movs	r2, #0
 800bd48:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bd4e:	f000 ff75 	bl	800cc3c <vPortExitCritical>

	return xReturn;
 800bd52:	69fb      	ldr	r3, [r7, #28]
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3720      	adds	r7, #32
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}
 800bd5c:	20001b00 	.word	0x20001b00
 800bd60:	20001b14 	.word	0x20001b14

0800bd64 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bd64:	b480      	push	{r7}
 800bd66:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bd68:	4b03      	ldr	r3, [pc, #12]	@ (800bd78 <vTaskMissedYield+0x14>)
 800bd6a:	2201      	movs	r2, #1
 800bd6c:	601a      	str	r2, [r3, #0]
}
 800bd6e:	bf00      	nop
 800bd70:	46bd      	mov	sp, r7
 800bd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd76:	4770      	bx	lr
 800bd78:	20001b10 	.word	0x20001b10

0800bd7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b082      	sub	sp, #8
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bd84:	f000 f852 	bl	800be2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bd88:	4b06      	ldr	r3, [pc, #24]	@ (800bda4 <prvIdleTask+0x28>)
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	2b01      	cmp	r3, #1
 800bd8e:	d9f9      	bls.n	800bd84 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bd90:	4b05      	ldr	r3, [pc, #20]	@ (800bda8 <prvIdleTask+0x2c>)
 800bd92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd96:	601a      	str	r2, [r3, #0]
 800bd98:	f3bf 8f4f 	dsb	sy
 800bd9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bda0:	e7f0      	b.n	800bd84 <prvIdleTask+0x8>
 800bda2:	bf00      	nop
 800bda4:	2000162c 	.word	0x2000162c
 800bda8:	e000ed04 	.word	0xe000ed04

0800bdac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b082      	sub	sp, #8
 800bdb0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	607b      	str	r3, [r7, #4]
 800bdb6:	e00c      	b.n	800bdd2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bdb8:	687a      	ldr	r2, [r7, #4]
 800bdba:	4613      	mov	r3, r2
 800bdbc:	009b      	lsls	r3, r3, #2
 800bdbe:	4413      	add	r3, r2
 800bdc0:	009b      	lsls	r3, r3, #2
 800bdc2:	4a12      	ldr	r2, [pc, #72]	@ (800be0c <prvInitialiseTaskLists+0x60>)
 800bdc4:	4413      	add	r3, r2
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	f7fe fbb4 	bl	800a534 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	3301      	adds	r3, #1
 800bdd0:	607b      	str	r3, [r7, #4]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2b37      	cmp	r3, #55	@ 0x37
 800bdd6:	d9ef      	bls.n	800bdb8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bdd8:	480d      	ldr	r0, [pc, #52]	@ (800be10 <prvInitialiseTaskLists+0x64>)
 800bdda:	f7fe fbab 	bl	800a534 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bdde:	480d      	ldr	r0, [pc, #52]	@ (800be14 <prvInitialiseTaskLists+0x68>)
 800bde0:	f7fe fba8 	bl	800a534 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bde4:	480c      	ldr	r0, [pc, #48]	@ (800be18 <prvInitialiseTaskLists+0x6c>)
 800bde6:	f7fe fba5 	bl	800a534 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bdea:	480c      	ldr	r0, [pc, #48]	@ (800be1c <prvInitialiseTaskLists+0x70>)
 800bdec:	f7fe fba2 	bl	800a534 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bdf0:	480b      	ldr	r0, [pc, #44]	@ (800be20 <prvInitialiseTaskLists+0x74>)
 800bdf2:	f7fe fb9f 	bl	800a534 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bdf6:	4b0b      	ldr	r3, [pc, #44]	@ (800be24 <prvInitialiseTaskLists+0x78>)
 800bdf8:	4a05      	ldr	r2, [pc, #20]	@ (800be10 <prvInitialiseTaskLists+0x64>)
 800bdfa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bdfc:	4b0a      	ldr	r3, [pc, #40]	@ (800be28 <prvInitialiseTaskLists+0x7c>)
 800bdfe:	4a05      	ldr	r2, [pc, #20]	@ (800be14 <prvInitialiseTaskLists+0x68>)
 800be00:	601a      	str	r2, [r3, #0]
}
 800be02:	bf00      	nop
 800be04:	3708      	adds	r7, #8
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}
 800be0a:	bf00      	nop
 800be0c:	2000162c 	.word	0x2000162c
 800be10:	20001a8c 	.word	0x20001a8c
 800be14:	20001aa0 	.word	0x20001aa0
 800be18:	20001abc 	.word	0x20001abc
 800be1c:	20001ad0 	.word	0x20001ad0
 800be20:	20001ae8 	.word	0x20001ae8
 800be24:	20001ab4 	.word	0x20001ab4
 800be28:	20001ab8 	.word	0x20001ab8

0800be2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b082      	sub	sp, #8
 800be30:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800be32:	e019      	b.n	800be68 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800be34:	f000 fed0 	bl	800cbd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be38:	4b10      	ldr	r3, [pc, #64]	@ (800be7c <prvCheckTasksWaitingTermination+0x50>)
 800be3a:	68db      	ldr	r3, [r3, #12]
 800be3c:	68db      	ldr	r3, [r3, #12]
 800be3e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	3304      	adds	r3, #4
 800be44:	4618      	mov	r0, r3
 800be46:	f7fe fbff 	bl	800a648 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800be4a:	4b0d      	ldr	r3, [pc, #52]	@ (800be80 <prvCheckTasksWaitingTermination+0x54>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	3b01      	subs	r3, #1
 800be50:	4a0b      	ldr	r2, [pc, #44]	@ (800be80 <prvCheckTasksWaitingTermination+0x54>)
 800be52:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800be54:	4b0b      	ldr	r3, [pc, #44]	@ (800be84 <prvCheckTasksWaitingTermination+0x58>)
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	3b01      	subs	r3, #1
 800be5a:	4a0a      	ldr	r2, [pc, #40]	@ (800be84 <prvCheckTasksWaitingTermination+0x58>)
 800be5c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800be5e:	f000 feed 	bl	800cc3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f000 f810 	bl	800be88 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800be68:	4b06      	ldr	r3, [pc, #24]	@ (800be84 <prvCheckTasksWaitingTermination+0x58>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d1e1      	bne.n	800be34 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800be70:	bf00      	nop
 800be72:	bf00      	nop
 800be74:	3708      	adds	r7, #8
 800be76:	46bd      	mov	sp, r7
 800be78:	bd80      	pop	{r7, pc}
 800be7a:	bf00      	nop
 800be7c:	20001ad0 	.word	0x20001ad0
 800be80:	20001afc 	.word	0x20001afc
 800be84:	20001ae4 	.word	0x20001ae4

0800be88 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b084      	sub	sp, #16
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	3354      	adds	r3, #84	@ 0x54
 800be94:	4618      	mov	r0, r3
 800be96:	f001 f9d7 	bl	800d248 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d108      	bne.n	800beb6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bea8:	4618      	mov	r0, r3
 800beaa:	f001 f885 	bl	800cfb8 <vPortFree>
				vPortFree( pxTCB );
 800beae:	6878      	ldr	r0, [r7, #4]
 800beb0:	f001 f882 	bl	800cfb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800beb4:	e019      	b.n	800beea <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bebc:	2b01      	cmp	r3, #1
 800bebe:	d103      	bne.n	800bec8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f001 f879 	bl	800cfb8 <vPortFree>
	}
 800bec6:	e010      	b.n	800beea <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800bece:	2b02      	cmp	r3, #2
 800bed0:	d00b      	beq.n	800beea <prvDeleteTCB+0x62>
	__asm volatile
 800bed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bed6:	f383 8811 	msr	BASEPRI, r3
 800beda:	f3bf 8f6f 	isb	sy
 800bede:	f3bf 8f4f 	dsb	sy
 800bee2:	60fb      	str	r3, [r7, #12]
}
 800bee4:	bf00      	nop
 800bee6:	bf00      	nop
 800bee8:	e7fd      	b.n	800bee6 <prvDeleteTCB+0x5e>
	}
 800beea:	bf00      	nop
 800beec:	3710      	adds	r7, #16
 800beee:	46bd      	mov	sp, r7
 800bef0:	bd80      	pop	{r7, pc}
	...

0800bef4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800befa:	4b0c      	ldr	r3, [pc, #48]	@ (800bf2c <prvResetNextTaskUnblockTime+0x38>)
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d104      	bne.n	800bf0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bf04:	4b0a      	ldr	r3, [pc, #40]	@ (800bf30 <prvResetNextTaskUnblockTime+0x3c>)
 800bf06:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bf0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bf0c:	e008      	b.n	800bf20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf0e:	4b07      	ldr	r3, [pc, #28]	@ (800bf2c <prvResetNextTaskUnblockTime+0x38>)
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	68db      	ldr	r3, [r3, #12]
 800bf14:	68db      	ldr	r3, [r3, #12]
 800bf16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	685b      	ldr	r3, [r3, #4]
 800bf1c:	4a04      	ldr	r2, [pc, #16]	@ (800bf30 <prvResetNextTaskUnblockTime+0x3c>)
 800bf1e:	6013      	str	r3, [r2, #0]
}
 800bf20:	bf00      	nop
 800bf22:	370c      	adds	r7, #12
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr
 800bf2c:	20001ab4 	.word	0x20001ab4
 800bf30:	20001b1c 	.word	0x20001b1c

0800bf34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bf34:	b480      	push	{r7}
 800bf36:	b083      	sub	sp, #12
 800bf38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bf3a:	4b0b      	ldr	r3, [pc, #44]	@ (800bf68 <xTaskGetSchedulerState+0x34>)
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d102      	bne.n	800bf48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bf42:	2301      	movs	r3, #1
 800bf44:	607b      	str	r3, [r7, #4]
 800bf46:	e008      	b.n	800bf5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf48:	4b08      	ldr	r3, [pc, #32]	@ (800bf6c <xTaskGetSchedulerState+0x38>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d102      	bne.n	800bf56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bf50:	2302      	movs	r3, #2
 800bf52:	607b      	str	r3, [r7, #4]
 800bf54:	e001      	b.n	800bf5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bf56:	2300      	movs	r3, #0
 800bf58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bf5a:	687b      	ldr	r3, [r7, #4]
	}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	370c      	adds	r7, #12
 800bf60:	46bd      	mov	sp, r7
 800bf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf66:	4770      	bx	lr
 800bf68:	20001b08 	.word	0x20001b08
 800bf6c:	20001b24 	.word	0x20001b24

0800bf70 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bf70:	b580      	push	{r7, lr}
 800bf72:	b086      	sub	sp, #24
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d058      	beq.n	800c038 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bf86:	4b2f      	ldr	r3, [pc, #188]	@ (800c044 <xTaskPriorityDisinherit+0xd4>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	693a      	ldr	r2, [r7, #16]
 800bf8c:	429a      	cmp	r2, r3
 800bf8e:	d00b      	beq.n	800bfa8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800bf90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf94:	f383 8811 	msr	BASEPRI, r3
 800bf98:	f3bf 8f6f 	isb	sy
 800bf9c:	f3bf 8f4f 	dsb	sy
 800bfa0:	60fb      	str	r3, [r7, #12]
}
 800bfa2:	bf00      	nop
 800bfa4:	bf00      	nop
 800bfa6:	e7fd      	b.n	800bfa4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d10b      	bne.n	800bfc8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800bfb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfb4:	f383 8811 	msr	BASEPRI, r3
 800bfb8:	f3bf 8f6f 	isb	sy
 800bfbc:	f3bf 8f4f 	dsb	sy
 800bfc0:	60bb      	str	r3, [r7, #8]
}
 800bfc2:	bf00      	nop
 800bfc4:	bf00      	nop
 800bfc6:	e7fd      	b.n	800bfc4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800bfc8:	693b      	ldr	r3, [r7, #16]
 800bfca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bfcc:	1e5a      	subs	r2, r3, #1
 800bfce:	693b      	ldr	r3, [r7, #16]
 800bfd0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bfda:	429a      	cmp	r2, r3
 800bfdc:	d02c      	beq.n	800c038 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bfde:	693b      	ldr	r3, [r7, #16]
 800bfe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d128      	bne.n	800c038 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	3304      	adds	r3, #4
 800bfea:	4618      	mov	r0, r3
 800bfec:	f7fe fb2c 	bl	800a648 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bff0:	693b      	ldr	r3, [r7, #16]
 800bff2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bff8:	693b      	ldr	r3, [r7, #16]
 800bffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bffc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c004:	693b      	ldr	r3, [r7, #16]
 800c006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c008:	4b0f      	ldr	r3, [pc, #60]	@ (800c048 <xTaskPriorityDisinherit+0xd8>)
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	429a      	cmp	r2, r3
 800c00e:	d903      	bls.n	800c018 <xTaskPriorityDisinherit+0xa8>
 800c010:	693b      	ldr	r3, [r7, #16]
 800c012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c014:	4a0c      	ldr	r2, [pc, #48]	@ (800c048 <xTaskPriorityDisinherit+0xd8>)
 800c016:	6013      	str	r3, [r2, #0]
 800c018:	693b      	ldr	r3, [r7, #16]
 800c01a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c01c:	4613      	mov	r3, r2
 800c01e:	009b      	lsls	r3, r3, #2
 800c020:	4413      	add	r3, r2
 800c022:	009b      	lsls	r3, r3, #2
 800c024:	4a09      	ldr	r2, [pc, #36]	@ (800c04c <xTaskPriorityDisinherit+0xdc>)
 800c026:	441a      	add	r2, r3
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	3304      	adds	r3, #4
 800c02c:	4619      	mov	r1, r3
 800c02e:	4610      	mov	r0, r2
 800c030:	f7fe faad 	bl	800a58e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c034:	2301      	movs	r3, #1
 800c036:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c038:	697b      	ldr	r3, [r7, #20]
	}
 800c03a:	4618      	mov	r0, r3
 800c03c:	3718      	adds	r7, #24
 800c03e:	46bd      	mov	sp, r7
 800c040:	bd80      	pop	{r7, pc}
 800c042:	bf00      	nop
 800c044:	20001628 	.word	0x20001628
 800c048:	20001b04 	.word	0x20001b04
 800c04c:	2000162c 	.word	0x2000162c

0800c050 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800c050:	b580      	push	{r7, lr}
 800c052:	b084      	sub	sp, #16
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
 800c058:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800c05a:	f000 fdbd 	bl	800cbd8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800c05e:	4b20      	ldr	r3, [pc, #128]	@ (800c0e0 <ulTaskNotifyTake+0x90>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c066:	2b00      	cmp	r3, #0
 800c068:	d113      	bne.n	800c092 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800c06a:	4b1d      	ldr	r3, [pc, #116]	@ (800c0e0 <ulTaskNotifyTake+0x90>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	2201      	movs	r2, #1
 800c070:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d00b      	beq.n	800c092 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c07a:	2101      	movs	r1, #1
 800c07c:	6838      	ldr	r0, [r7, #0]
 800c07e:	f000 f8c9 	bl	800c214 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800c082:	4b18      	ldr	r3, [pc, #96]	@ (800c0e4 <ulTaskNotifyTake+0x94>)
 800c084:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c088:	601a      	str	r2, [r3, #0]
 800c08a:	f3bf 8f4f 	dsb	sy
 800c08e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c092:	f000 fdd3 	bl	800cc3c <vPortExitCritical>

		taskENTER_CRITICAL();
 800c096:	f000 fd9f 	bl	800cbd8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800c09a:	4b11      	ldr	r3, [pc, #68]	@ (800c0e0 <ulTaskNotifyTake+0x90>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c0a2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d00e      	beq.n	800c0c8 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d005      	beq.n	800c0bc <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800c0b0:	4b0b      	ldr	r3, [pc, #44]	@ (800c0e0 <ulTaskNotifyTake+0x90>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800c0ba:	e005      	b.n	800c0c8 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800c0bc:	4b08      	ldr	r3, [pc, #32]	@ (800c0e0 <ulTaskNotifyTake+0x90>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	68fa      	ldr	r2, [r7, #12]
 800c0c2:	3a01      	subs	r2, #1
 800c0c4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c0c8:	4b05      	ldr	r3, [pc, #20]	@ (800c0e0 <ulTaskNotifyTake+0x90>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800c0d2:	f000 fdb3 	bl	800cc3c <vPortExitCritical>

		return ulReturn;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
	}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3710      	adds	r7, #16
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}
 800c0e0:	20001628 	.word	0x20001628
 800c0e4:	e000ed04 	.word	0xe000ed04

0800c0e8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b08a      	sub	sp, #40	@ 0x28
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
 800c0f0:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d10b      	bne.n	800c110 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800c0f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0fc:	f383 8811 	msr	BASEPRI, r3
 800c100:	f3bf 8f6f 	isb	sy
 800c104:	f3bf 8f4f 	dsb	sy
 800c108:	61bb      	str	r3, [r7, #24]
}
 800c10a:	bf00      	nop
 800c10c:	bf00      	nop
 800c10e:	e7fd      	b.n	800c10c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c110:	f000 fe42 	bl	800cd98 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800c118:	f3ef 8211 	mrs	r2, BASEPRI
 800c11c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c120:	f383 8811 	msr	BASEPRI, r3
 800c124:	f3bf 8f6f 	isb	sy
 800c128:	f3bf 8f4f 	dsb	sy
 800c12c:	617a      	str	r2, [r7, #20]
 800c12e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c130:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c132:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c136:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800c13a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c13c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c13e:	2202      	movs	r2, #2
 800c140:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800c144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c146:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c14a:	1c5a      	adds	r2, r3, #1
 800c14c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c14e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c152:	7ffb      	ldrb	r3, [r7, #31]
 800c154:	2b01      	cmp	r3, #1
 800c156:	d147      	bne.n	800c1e8 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d00b      	beq.n	800c178 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800c160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c164:	f383 8811 	msr	BASEPRI, r3
 800c168:	f3bf 8f6f 	isb	sy
 800c16c:	f3bf 8f4f 	dsb	sy
 800c170:	60fb      	str	r3, [r7, #12]
}
 800c172:	bf00      	nop
 800c174:	bf00      	nop
 800c176:	e7fd      	b.n	800c174 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c178:	4b20      	ldr	r3, [pc, #128]	@ (800c1fc <vTaskNotifyGiveFromISR+0x114>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d11d      	bne.n	800c1bc <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c182:	3304      	adds	r3, #4
 800c184:	4618      	mov	r0, r3
 800c186:	f7fe fa5f 	bl	800a648 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c18a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c18c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c18e:	4b1c      	ldr	r3, [pc, #112]	@ (800c200 <vTaskNotifyGiveFromISR+0x118>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	429a      	cmp	r2, r3
 800c194:	d903      	bls.n	800c19e <vTaskNotifyGiveFromISR+0xb6>
 800c196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c19a:	4a19      	ldr	r2, [pc, #100]	@ (800c200 <vTaskNotifyGiveFromISR+0x118>)
 800c19c:	6013      	str	r3, [r2, #0]
 800c19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1a2:	4613      	mov	r3, r2
 800c1a4:	009b      	lsls	r3, r3, #2
 800c1a6:	4413      	add	r3, r2
 800c1a8:	009b      	lsls	r3, r3, #2
 800c1aa:	4a16      	ldr	r2, [pc, #88]	@ (800c204 <vTaskNotifyGiveFromISR+0x11c>)
 800c1ac:	441a      	add	r2, r3
 800c1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1b0:	3304      	adds	r3, #4
 800c1b2:	4619      	mov	r1, r3
 800c1b4:	4610      	mov	r0, r2
 800c1b6:	f7fe f9ea 	bl	800a58e <vListInsertEnd>
 800c1ba:	e005      	b.n	800c1c8 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800c1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1be:	3318      	adds	r3, #24
 800c1c0:	4619      	mov	r1, r3
 800c1c2:	4811      	ldr	r0, [pc, #68]	@ (800c208 <vTaskNotifyGiveFromISR+0x120>)
 800c1c4:	f7fe f9e3 	bl	800a58e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1cc:	4b0f      	ldr	r3, [pc, #60]	@ (800c20c <vTaskNotifyGiveFromISR+0x124>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d908      	bls.n	800c1e8 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d002      	beq.n	800c1e2 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	2201      	movs	r2, #1
 800c1e0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800c1e2:	4b0b      	ldr	r3, [pc, #44]	@ (800c210 <vTaskNotifyGiveFromISR+0x128>)
 800c1e4:	2201      	movs	r2, #1
 800c1e6:	601a      	str	r2, [r3, #0]
 800c1e8:	6a3b      	ldr	r3, [r7, #32]
 800c1ea:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800c1ec:	68bb      	ldr	r3, [r7, #8]
 800c1ee:	f383 8811 	msr	BASEPRI, r3
}
 800c1f2:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800c1f4:	bf00      	nop
 800c1f6:	3728      	adds	r7, #40	@ 0x28
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}
 800c1fc:	20001b24 	.word	0x20001b24
 800c200:	20001b04 	.word	0x20001b04
 800c204:	2000162c 	.word	0x2000162c
 800c208:	20001abc 	.word	0x20001abc
 800c20c:	20001628 	.word	0x20001628
 800c210:	20001b10 	.word	0x20001b10

0800c214 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b084      	sub	sp, #16
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c21e:	4b21      	ldr	r3, [pc, #132]	@ (800c2a4 <prvAddCurrentTaskToDelayedList+0x90>)
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c224:	4b20      	ldr	r3, [pc, #128]	@ (800c2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	3304      	adds	r3, #4
 800c22a:	4618      	mov	r0, r3
 800c22c:	f7fe fa0c 	bl	800a648 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c236:	d10a      	bne.n	800c24e <prvAddCurrentTaskToDelayedList+0x3a>
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d007      	beq.n	800c24e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c23e:	4b1a      	ldr	r3, [pc, #104]	@ (800c2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	3304      	adds	r3, #4
 800c244:	4619      	mov	r1, r3
 800c246:	4819      	ldr	r0, [pc, #100]	@ (800c2ac <prvAddCurrentTaskToDelayedList+0x98>)
 800c248:	f7fe f9a1 	bl	800a58e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c24c:	e026      	b.n	800c29c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c24e:	68fa      	ldr	r2, [r7, #12]
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	4413      	add	r3, r2
 800c254:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c256:	4b14      	ldr	r3, [pc, #80]	@ (800c2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	68ba      	ldr	r2, [r7, #8]
 800c25c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c25e:	68ba      	ldr	r2, [r7, #8]
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	429a      	cmp	r2, r3
 800c264:	d209      	bcs.n	800c27a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c266:	4b12      	ldr	r3, [pc, #72]	@ (800c2b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	4b0f      	ldr	r3, [pc, #60]	@ (800c2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	3304      	adds	r3, #4
 800c270:	4619      	mov	r1, r3
 800c272:	4610      	mov	r0, r2
 800c274:	f7fe f9af 	bl	800a5d6 <vListInsert>
}
 800c278:	e010      	b.n	800c29c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c27a:	4b0e      	ldr	r3, [pc, #56]	@ (800c2b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c27c:	681a      	ldr	r2, [r3, #0]
 800c27e:	4b0a      	ldr	r3, [pc, #40]	@ (800c2a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	3304      	adds	r3, #4
 800c284:	4619      	mov	r1, r3
 800c286:	4610      	mov	r0, r2
 800c288:	f7fe f9a5 	bl	800a5d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c28c:	4b0a      	ldr	r3, [pc, #40]	@ (800c2b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	68ba      	ldr	r2, [r7, #8]
 800c292:	429a      	cmp	r2, r3
 800c294:	d202      	bcs.n	800c29c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c296:	4a08      	ldr	r2, [pc, #32]	@ (800c2b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	6013      	str	r3, [r2, #0]
}
 800c29c:	bf00      	nop
 800c29e:	3710      	adds	r7, #16
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}
 800c2a4:	20001b00 	.word	0x20001b00
 800c2a8:	20001628 	.word	0x20001628
 800c2ac:	20001ae8 	.word	0x20001ae8
 800c2b0:	20001ab8 	.word	0x20001ab8
 800c2b4:	20001ab4 	.word	0x20001ab4
 800c2b8:	20001b1c 	.word	0x20001b1c

0800c2bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b08a      	sub	sp, #40	@ 0x28
 800c2c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c2c6:	f000 fb13 	bl	800c8f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c2ca:	4b1d      	ldr	r3, [pc, #116]	@ (800c340 <xTimerCreateTimerTask+0x84>)
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d021      	beq.n	800c316 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c2da:	1d3a      	adds	r2, r7, #4
 800c2dc:	f107 0108 	add.w	r1, r7, #8
 800c2e0:	f107 030c 	add.w	r3, r7, #12
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f7fe f90b 	bl	800a500 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c2ea:	6879      	ldr	r1, [r7, #4]
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	68fa      	ldr	r2, [r7, #12]
 800c2f0:	9202      	str	r2, [sp, #8]
 800c2f2:	9301      	str	r3, [sp, #4]
 800c2f4:	2302      	movs	r3, #2
 800c2f6:	9300      	str	r3, [sp, #0]
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	460a      	mov	r2, r1
 800c2fc:	4911      	ldr	r1, [pc, #68]	@ (800c344 <xTimerCreateTimerTask+0x88>)
 800c2fe:	4812      	ldr	r0, [pc, #72]	@ (800c348 <xTimerCreateTimerTask+0x8c>)
 800c300:	f7fe fec6 	bl	800b090 <xTaskCreateStatic>
 800c304:	4603      	mov	r3, r0
 800c306:	4a11      	ldr	r2, [pc, #68]	@ (800c34c <xTimerCreateTimerTask+0x90>)
 800c308:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c30a:	4b10      	ldr	r3, [pc, #64]	@ (800c34c <xTimerCreateTimerTask+0x90>)
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d001      	beq.n	800c316 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c312:	2301      	movs	r3, #1
 800c314:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c316:	697b      	ldr	r3, [r7, #20]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d10b      	bne.n	800c334 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c31c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c320:	f383 8811 	msr	BASEPRI, r3
 800c324:	f3bf 8f6f 	isb	sy
 800c328:	f3bf 8f4f 	dsb	sy
 800c32c:	613b      	str	r3, [r7, #16]
}
 800c32e:	bf00      	nop
 800c330:	bf00      	nop
 800c332:	e7fd      	b.n	800c330 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c334:	697b      	ldr	r3, [r7, #20]
}
 800c336:	4618      	mov	r0, r3
 800c338:	3718      	adds	r7, #24
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	20001b58 	.word	0x20001b58
 800c344:	0800dc80 	.word	0x0800dc80
 800c348:	0800c489 	.word	0x0800c489
 800c34c:	20001b5c 	.word	0x20001b5c

0800c350 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c350:	b580      	push	{r7, lr}
 800c352:	b08a      	sub	sp, #40	@ 0x28
 800c354:	af00      	add	r7, sp, #0
 800c356:	60f8      	str	r0, [r7, #12]
 800c358:	60b9      	str	r1, [r7, #8]
 800c35a:	607a      	str	r2, [r7, #4]
 800c35c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c35e:	2300      	movs	r3, #0
 800c360:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d10b      	bne.n	800c380 <xTimerGenericCommand+0x30>
	__asm volatile
 800c368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c36c:	f383 8811 	msr	BASEPRI, r3
 800c370:	f3bf 8f6f 	isb	sy
 800c374:	f3bf 8f4f 	dsb	sy
 800c378:	623b      	str	r3, [r7, #32]
}
 800c37a:	bf00      	nop
 800c37c:	bf00      	nop
 800c37e:	e7fd      	b.n	800c37c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c380:	4b19      	ldr	r3, [pc, #100]	@ (800c3e8 <xTimerGenericCommand+0x98>)
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d02a      	beq.n	800c3de <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	2b05      	cmp	r3, #5
 800c398:	dc18      	bgt.n	800c3cc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c39a:	f7ff fdcb 	bl	800bf34 <xTaskGetSchedulerState>
 800c39e:	4603      	mov	r3, r0
 800c3a0:	2b02      	cmp	r3, #2
 800c3a2:	d109      	bne.n	800c3b8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c3a4:	4b10      	ldr	r3, [pc, #64]	@ (800c3e8 <xTimerGenericCommand+0x98>)
 800c3a6:	6818      	ldr	r0, [r3, #0]
 800c3a8:	f107 0110 	add.w	r1, r7, #16
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3b0:	f7fe fa7e 	bl	800a8b0 <xQueueGenericSend>
 800c3b4:	6278      	str	r0, [r7, #36]	@ 0x24
 800c3b6:	e012      	b.n	800c3de <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c3b8:	4b0b      	ldr	r3, [pc, #44]	@ (800c3e8 <xTimerGenericCommand+0x98>)
 800c3ba:	6818      	ldr	r0, [r3, #0]
 800c3bc:	f107 0110 	add.w	r1, r7, #16
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	f7fe fa74 	bl	800a8b0 <xQueueGenericSend>
 800c3c8:	6278      	str	r0, [r7, #36]	@ 0x24
 800c3ca:	e008      	b.n	800c3de <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c3cc:	4b06      	ldr	r3, [pc, #24]	@ (800c3e8 <xTimerGenericCommand+0x98>)
 800c3ce:	6818      	ldr	r0, [r3, #0]
 800c3d0:	f107 0110 	add.w	r1, r7, #16
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	683a      	ldr	r2, [r7, #0]
 800c3d8:	f7fe fb6c 	bl	800aab4 <xQueueGenericSendFromISR>
 800c3dc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	3728      	adds	r7, #40	@ 0x28
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}
 800c3e8:	20001b58 	.word	0x20001b58

0800c3ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b088      	sub	sp, #32
 800c3f0:	af02      	add	r7, sp, #8
 800c3f2:	6078      	str	r0, [r7, #4]
 800c3f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3f6:	4b23      	ldr	r3, [pc, #140]	@ (800c484 <prvProcessExpiredTimer+0x98>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	68db      	ldr	r3, [r3, #12]
 800c3fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c400:	697b      	ldr	r3, [r7, #20]
 800c402:	3304      	adds	r3, #4
 800c404:	4618      	mov	r0, r3
 800c406:	f7fe f91f 	bl	800a648 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c40a:	697b      	ldr	r3, [r7, #20]
 800c40c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c410:	f003 0304 	and.w	r3, r3, #4
 800c414:	2b00      	cmp	r3, #0
 800c416:	d023      	beq.n	800c460 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c418:	697b      	ldr	r3, [r7, #20]
 800c41a:	699a      	ldr	r2, [r3, #24]
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	18d1      	adds	r1, r2, r3
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	683a      	ldr	r2, [r7, #0]
 800c424:	6978      	ldr	r0, [r7, #20]
 800c426:	f000 f8d5 	bl	800c5d4 <prvInsertTimerInActiveList>
 800c42a:	4603      	mov	r3, r0
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d020      	beq.n	800c472 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c430:	2300      	movs	r3, #0
 800c432:	9300      	str	r3, [sp, #0]
 800c434:	2300      	movs	r3, #0
 800c436:	687a      	ldr	r2, [r7, #4]
 800c438:	2100      	movs	r1, #0
 800c43a:	6978      	ldr	r0, [r7, #20]
 800c43c:	f7ff ff88 	bl	800c350 <xTimerGenericCommand>
 800c440:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c442:	693b      	ldr	r3, [r7, #16]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d114      	bne.n	800c472 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c44c:	f383 8811 	msr	BASEPRI, r3
 800c450:	f3bf 8f6f 	isb	sy
 800c454:	f3bf 8f4f 	dsb	sy
 800c458:	60fb      	str	r3, [r7, #12]
}
 800c45a:	bf00      	nop
 800c45c:	bf00      	nop
 800c45e:	e7fd      	b.n	800c45c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c460:	697b      	ldr	r3, [r7, #20]
 800c462:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c466:	f023 0301 	bic.w	r3, r3, #1
 800c46a:	b2da      	uxtb	r2, r3
 800c46c:	697b      	ldr	r3, [r7, #20]
 800c46e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c472:	697b      	ldr	r3, [r7, #20]
 800c474:	6a1b      	ldr	r3, [r3, #32]
 800c476:	6978      	ldr	r0, [r7, #20]
 800c478:	4798      	blx	r3
}
 800c47a:	bf00      	nop
 800c47c:	3718      	adds	r7, #24
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}
 800c482:	bf00      	nop
 800c484:	20001b50 	.word	0x20001b50

0800c488 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b084      	sub	sp, #16
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c490:	f107 0308 	add.w	r3, r7, #8
 800c494:	4618      	mov	r0, r3
 800c496:	f000 f859 	bl	800c54c <prvGetNextExpireTime>
 800c49a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c49c:	68bb      	ldr	r3, [r7, #8]
 800c49e:	4619      	mov	r1, r3
 800c4a0:	68f8      	ldr	r0, [r7, #12]
 800c4a2:	f000 f805 	bl	800c4b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c4a6:	f000 f8d7 	bl	800c658 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c4aa:	bf00      	nop
 800c4ac:	e7f0      	b.n	800c490 <prvTimerTask+0x8>
	...

0800c4b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b084      	sub	sp, #16
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c4ba:	f7ff f84d 	bl	800b558 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c4be:	f107 0308 	add.w	r3, r7, #8
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	f000 f866 	bl	800c594 <prvSampleTimeNow>
 800c4c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d130      	bne.n	800c532 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d10a      	bne.n	800c4ec <prvProcessTimerOrBlockTask+0x3c>
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d806      	bhi.n	800c4ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c4de:	f7ff f849 	bl	800b574 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c4e2:	68f9      	ldr	r1, [r7, #12]
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f7ff ff81 	bl	800c3ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c4ea:	e024      	b.n	800c536 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d008      	beq.n	800c504 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c4f2:	4b13      	ldr	r3, [pc, #76]	@ (800c540 <prvProcessTimerOrBlockTask+0x90>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d101      	bne.n	800c500 <prvProcessTimerOrBlockTask+0x50>
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	e000      	b.n	800c502 <prvProcessTimerOrBlockTask+0x52>
 800c500:	2300      	movs	r3, #0
 800c502:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c504:	4b0f      	ldr	r3, [pc, #60]	@ (800c544 <prvProcessTimerOrBlockTask+0x94>)
 800c506:	6818      	ldr	r0, [r3, #0]
 800c508:	687a      	ldr	r2, [r7, #4]
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	1ad3      	subs	r3, r2, r3
 800c50e:	683a      	ldr	r2, [r7, #0]
 800c510:	4619      	mov	r1, r3
 800c512:	f7fe fd89 	bl	800b028 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c516:	f7ff f82d 	bl	800b574 <xTaskResumeAll>
 800c51a:	4603      	mov	r3, r0
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d10a      	bne.n	800c536 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c520:	4b09      	ldr	r3, [pc, #36]	@ (800c548 <prvProcessTimerOrBlockTask+0x98>)
 800c522:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c526:	601a      	str	r2, [r3, #0]
 800c528:	f3bf 8f4f 	dsb	sy
 800c52c:	f3bf 8f6f 	isb	sy
}
 800c530:	e001      	b.n	800c536 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c532:	f7ff f81f 	bl	800b574 <xTaskResumeAll>
}
 800c536:	bf00      	nop
 800c538:	3710      	adds	r7, #16
 800c53a:	46bd      	mov	sp, r7
 800c53c:	bd80      	pop	{r7, pc}
 800c53e:	bf00      	nop
 800c540:	20001b54 	.word	0x20001b54
 800c544:	20001b58 	.word	0x20001b58
 800c548:	e000ed04 	.word	0xe000ed04

0800c54c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c54c:	b480      	push	{r7}
 800c54e:	b085      	sub	sp, #20
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c554:	4b0e      	ldr	r3, [pc, #56]	@ (800c590 <prvGetNextExpireTime+0x44>)
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d101      	bne.n	800c562 <prvGetNextExpireTime+0x16>
 800c55e:	2201      	movs	r2, #1
 800c560:	e000      	b.n	800c564 <prvGetNextExpireTime+0x18>
 800c562:	2200      	movs	r2, #0
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d105      	bne.n	800c57c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c570:	4b07      	ldr	r3, [pc, #28]	@ (800c590 <prvGetNextExpireTime+0x44>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	68db      	ldr	r3, [r3, #12]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	60fb      	str	r3, [r7, #12]
 800c57a:	e001      	b.n	800c580 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c57c:	2300      	movs	r3, #0
 800c57e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c580:	68fb      	ldr	r3, [r7, #12]
}
 800c582:	4618      	mov	r0, r3
 800c584:	3714      	adds	r7, #20
 800c586:	46bd      	mov	sp, r7
 800c588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58c:	4770      	bx	lr
 800c58e:	bf00      	nop
 800c590:	20001b50 	.word	0x20001b50

0800c594 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b084      	sub	sp, #16
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c59c:	f7ff f888 	bl	800b6b0 <xTaskGetTickCount>
 800c5a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c5a2:	4b0b      	ldr	r3, [pc, #44]	@ (800c5d0 <prvSampleTimeNow+0x3c>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	68fa      	ldr	r2, [r7, #12]
 800c5a8:	429a      	cmp	r2, r3
 800c5aa:	d205      	bcs.n	800c5b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c5ac:	f000 f93a 	bl	800c824 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2201      	movs	r2, #1
 800c5b4:	601a      	str	r2, [r3, #0]
 800c5b6:	e002      	b.n	800c5be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c5be:	4a04      	ldr	r2, [pc, #16]	@ (800c5d0 <prvSampleTimeNow+0x3c>)
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3710      	adds	r7, #16
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
 800c5ce:	bf00      	nop
 800c5d0:	20001b60 	.word	0x20001b60

0800c5d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b086      	sub	sp, #24
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	60f8      	str	r0, [r7, #12]
 800c5dc:	60b9      	str	r1, [r7, #8]
 800c5de:	607a      	str	r2, [r7, #4]
 800c5e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	68ba      	ldr	r2, [r7, #8]
 800c5ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	68fa      	ldr	r2, [r7, #12]
 800c5f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c5f2:	68ba      	ldr	r2, [r7, #8]
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	429a      	cmp	r2, r3
 800c5f8:	d812      	bhi.n	800c620 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c5fa:	687a      	ldr	r2, [r7, #4]
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	1ad2      	subs	r2, r2, r3
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	699b      	ldr	r3, [r3, #24]
 800c604:	429a      	cmp	r2, r3
 800c606:	d302      	bcc.n	800c60e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c608:	2301      	movs	r3, #1
 800c60a:	617b      	str	r3, [r7, #20]
 800c60c:	e01b      	b.n	800c646 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c60e:	4b10      	ldr	r3, [pc, #64]	@ (800c650 <prvInsertTimerInActiveList+0x7c>)
 800c610:	681a      	ldr	r2, [r3, #0]
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	3304      	adds	r3, #4
 800c616:	4619      	mov	r1, r3
 800c618:	4610      	mov	r0, r2
 800c61a:	f7fd ffdc 	bl	800a5d6 <vListInsert>
 800c61e:	e012      	b.n	800c646 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c620:	687a      	ldr	r2, [r7, #4]
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	429a      	cmp	r2, r3
 800c626:	d206      	bcs.n	800c636 <prvInsertTimerInActiveList+0x62>
 800c628:	68ba      	ldr	r2, [r7, #8]
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d302      	bcc.n	800c636 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c630:	2301      	movs	r3, #1
 800c632:	617b      	str	r3, [r7, #20]
 800c634:	e007      	b.n	800c646 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c636:	4b07      	ldr	r3, [pc, #28]	@ (800c654 <prvInsertTimerInActiveList+0x80>)
 800c638:	681a      	ldr	r2, [r3, #0]
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	3304      	adds	r3, #4
 800c63e:	4619      	mov	r1, r3
 800c640:	4610      	mov	r0, r2
 800c642:	f7fd ffc8 	bl	800a5d6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c646:	697b      	ldr	r3, [r7, #20]
}
 800c648:	4618      	mov	r0, r3
 800c64a:	3718      	adds	r7, #24
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}
 800c650:	20001b54 	.word	0x20001b54
 800c654:	20001b50 	.word	0x20001b50

0800c658 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b08e      	sub	sp, #56	@ 0x38
 800c65c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c65e:	e0ce      	b.n	800c7fe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	2b00      	cmp	r3, #0
 800c664:	da19      	bge.n	800c69a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c666:	1d3b      	adds	r3, r7, #4
 800c668:	3304      	adds	r3, #4
 800c66a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c66c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d10b      	bne.n	800c68a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c676:	f383 8811 	msr	BASEPRI, r3
 800c67a:	f3bf 8f6f 	isb	sy
 800c67e:	f3bf 8f4f 	dsb	sy
 800c682:	61fb      	str	r3, [r7, #28]
}
 800c684:	bf00      	nop
 800c686:	bf00      	nop
 800c688:	e7fd      	b.n	800c686 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c68a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c690:	6850      	ldr	r0, [r2, #4]
 800c692:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c694:	6892      	ldr	r2, [r2, #8]
 800c696:	4611      	mov	r1, r2
 800c698:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	f2c0 80ae 	blt.w	800c7fe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6a8:	695b      	ldr	r3, [r3, #20]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d004      	beq.n	800c6b8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c6ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6b0:	3304      	adds	r3, #4
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	f7fd ffc8 	bl	800a648 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c6b8:	463b      	mov	r3, r7
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	f7ff ff6a 	bl	800c594 <prvSampleTimeNow>
 800c6c0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2b09      	cmp	r3, #9
 800c6c6:	f200 8097 	bhi.w	800c7f8 <prvProcessReceivedCommands+0x1a0>
 800c6ca:	a201      	add	r2, pc, #4	@ (adr r2, 800c6d0 <prvProcessReceivedCommands+0x78>)
 800c6cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6d0:	0800c6f9 	.word	0x0800c6f9
 800c6d4:	0800c6f9 	.word	0x0800c6f9
 800c6d8:	0800c6f9 	.word	0x0800c6f9
 800c6dc:	0800c76f 	.word	0x0800c76f
 800c6e0:	0800c783 	.word	0x0800c783
 800c6e4:	0800c7cf 	.word	0x0800c7cf
 800c6e8:	0800c6f9 	.word	0x0800c6f9
 800c6ec:	0800c6f9 	.word	0x0800c6f9
 800c6f0:	0800c76f 	.word	0x0800c76f
 800c6f4:	0800c783 	.word	0x0800c783
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c6fe:	f043 0301 	orr.w	r3, r3, #1
 800c702:	b2da      	uxtb	r2, r3
 800c704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c706:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c70a:	68ba      	ldr	r2, [r7, #8]
 800c70c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c70e:	699b      	ldr	r3, [r3, #24]
 800c710:	18d1      	adds	r1, r2, r3
 800c712:	68bb      	ldr	r3, [r7, #8]
 800c714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c716:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c718:	f7ff ff5c 	bl	800c5d4 <prvInsertTimerInActiveList>
 800c71c:	4603      	mov	r3, r0
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d06c      	beq.n	800c7fc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c724:	6a1b      	ldr	r3, [r3, #32]
 800c726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c728:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c72a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c72c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c730:	f003 0304 	and.w	r3, r3, #4
 800c734:	2b00      	cmp	r3, #0
 800c736:	d061      	beq.n	800c7fc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c738:	68ba      	ldr	r2, [r7, #8]
 800c73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c73c:	699b      	ldr	r3, [r3, #24]
 800c73e:	441a      	add	r2, r3
 800c740:	2300      	movs	r3, #0
 800c742:	9300      	str	r3, [sp, #0]
 800c744:	2300      	movs	r3, #0
 800c746:	2100      	movs	r1, #0
 800c748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c74a:	f7ff fe01 	bl	800c350 <xTimerGenericCommand>
 800c74e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c750:	6a3b      	ldr	r3, [r7, #32]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d152      	bne.n	800c7fc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c75a:	f383 8811 	msr	BASEPRI, r3
 800c75e:	f3bf 8f6f 	isb	sy
 800c762:	f3bf 8f4f 	dsb	sy
 800c766:	61bb      	str	r3, [r7, #24]
}
 800c768:	bf00      	nop
 800c76a:	bf00      	nop
 800c76c:	e7fd      	b.n	800c76a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c774:	f023 0301 	bic.w	r3, r3, #1
 800c778:	b2da      	uxtb	r2, r3
 800c77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c77c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c780:	e03d      	b.n	800c7fe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c788:	f043 0301 	orr.w	r3, r3, #1
 800c78c:	b2da      	uxtb	r2, r3
 800c78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c790:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c794:	68ba      	ldr	r2, [r7, #8]
 800c796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c798:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c79a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c79c:	699b      	ldr	r3, [r3, #24]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d10b      	bne.n	800c7ba <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7a6:	f383 8811 	msr	BASEPRI, r3
 800c7aa:	f3bf 8f6f 	isb	sy
 800c7ae:	f3bf 8f4f 	dsb	sy
 800c7b2:	617b      	str	r3, [r7, #20]
}
 800c7b4:	bf00      	nop
 800c7b6:	bf00      	nop
 800c7b8:	e7fd      	b.n	800c7b6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c7ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7bc:	699a      	ldr	r2, [r3, #24]
 800c7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c0:	18d1      	adds	r1, r2, r3
 800c7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c7c8:	f7ff ff04 	bl	800c5d4 <prvInsertTimerInActiveList>
					break;
 800c7cc:	e017      	b.n	800c7fe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c7d4:	f003 0302 	and.w	r3, r3, #2
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d103      	bne.n	800c7e4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c7dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c7de:	f000 fbeb 	bl	800cfb8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c7e2:	e00c      	b.n	800c7fe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c7e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c7ea:	f023 0301 	bic.w	r3, r3, #1
 800c7ee:	b2da      	uxtb	r2, r3
 800c7f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c7f6:	e002      	b.n	800c7fe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c7f8:	bf00      	nop
 800c7fa:	e000      	b.n	800c7fe <prvProcessReceivedCommands+0x1a6>
					break;
 800c7fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c7fe:	4b08      	ldr	r3, [pc, #32]	@ (800c820 <prvProcessReceivedCommands+0x1c8>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	1d39      	adds	r1, r7, #4
 800c804:	2200      	movs	r2, #0
 800c806:	4618      	mov	r0, r3
 800c808:	f7fe f9f2 	bl	800abf0 <xQueueReceive>
 800c80c:	4603      	mov	r3, r0
 800c80e:	2b00      	cmp	r3, #0
 800c810:	f47f af26 	bne.w	800c660 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c814:	bf00      	nop
 800c816:	bf00      	nop
 800c818:	3730      	adds	r7, #48	@ 0x30
 800c81a:	46bd      	mov	sp, r7
 800c81c:	bd80      	pop	{r7, pc}
 800c81e:	bf00      	nop
 800c820:	20001b58 	.word	0x20001b58

0800c824 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c824:	b580      	push	{r7, lr}
 800c826:	b088      	sub	sp, #32
 800c828:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c82a:	e049      	b.n	800c8c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c82c:	4b2e      	ldr	r3, [pc, #184]	@ (800c8e8 <prvSwitchTimerLists+0xc4>)
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	68db      	ldr	r3, [r3, #12]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c836:	4b2c      	ldr	r3, [pc, #176]	@ (800c8e8 <prvSwitchTimerLists+0xc4>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	68db      	ldr	r3, [r3, #12]
 800c83c:	68db      	ldr	r3, [r3, #12]
 800c83e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	3304      	adds	r3, #4
 800c844:	4618      	mov	r0, r3
 800c846:	f7fd feff 	bl	800a648 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	6a1b      	ldr	r3, [r3, #32]
 800c84e:	68f8      	ldr	r0, [r7, #12]
 800c850:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c858:	f003 0304 	and.w	r3, r3, #4
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d02f      	beq.n	800c8c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	693a      	ldr	r2, [r7, #16]
 800c866:	4413      	add	r3, r2
 800c868:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c86a:	68ba      	ldr	r2, [r7, #8]
 800c86c:	693b      	ldr	r3, [r7, #16]
 800c86e:	429a      	cmp	r2, r3
 800c870:	d90e      	bls.n	800c890 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	68ba      	ldr	r2, [r7, #8]
 800c876:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	68fa      	ldr	r2, [r7, #12]
 800c87c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c87e:	4b1a      	ldr	r3, [pc, #104]	@ (800c8e8 <prvSwitchTimerLists+0xc4>)
 800c880:	681a      	ldr	r2, [r3, #0]
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	3304      	adds	r3, #4
 800c886:	4619      	mov	r1, r3
 800c888:	4610      	mov	r0, r2
 800c88a:	f7fd fea4 	bl	800a5d6 <vListInsert>
 800c88e:	e017      	b.n	800c8c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c890:	2300      	movs	r3, #0
 800c892:	9300      	str	r3, [sp, #0]
 800c894:	2300      	movs	r3, #0
 800c896:	693a      	ldr	r2, [r7, #16]
 800c898:	2100      	movs	r1, #0
 800c89a:	68f8      	ldr	r0, [r7, #12]
 800c89c:	f7ff fd58 	bl	800c350 <xTimerGenericCommand>
 800c8a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d10b      	bne.n	800c8c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c8a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8ac:	f383 8811 	msr	BASEPRI, r3
 800c8b0:	f3bf 8f6f 	isb	sy
 800c8b4:	f3bf 8f4f 	dsb	sy
 800c8b8:	603b      	str	r3, [r7, #0]
}
 800c8ba:	bf00      	nop
 800c8bc:	bf00      	nop
 800c8be:	e7fd      	b.n	800c8bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c8c0:	4b09      	ldr	r3, [pc, #36]	@ (800c8e8 <prvSwitchTimerLists+0xc4>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d1b0      	bne.n	800c82c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c8ca:	4b07      	ldr	r3, [pc, #28]	@ (800c8e8 <prvSwitchTimerLists+0xc4>)
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c8d0:	4b06      	ldr	r3, [pc, #24]	@ (800c8ec <prvSwitchTimerLists+0xc8>)
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	4a04      	ldr	r2, [pc, #16]	@ (800c8e8 <prvSwitchTimerLists+0xc4>)
 800c8d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c8d8:	4a04      	ldr	r2, [pc, #16]	@ (800c8ec <prvSwitchTimerLists+0xc8>)
 800c8da:	697b      	ldr	r3, [r7, #20]
 800c8dc:	6013      	str	r3, [r2, #0]
}
 800c8de:	bf00      	nop
 800c8e0:	3718      	adds	r7, #24
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}
 800c8e6:	bf00      	nop
 800c8e8:	20001b50 	.word	0x20001b50
 800c8ec:	20001b54 	.word	0x20001b54

0800c8f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b082      	sub	sp, #8
 800c8f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c8f6:	f000 f96f 	bl	800cbd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c8fa:	4b15      	ldr	r3, [pc, #84]	@ (800c950 <prvCheckForValidListAndQueue+0x60>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d120      	bne.n	800c944 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c902:	4814      	ldr	r0, [pc, #80]	@ (800c954 <prvCheckForValidListAndQueue+0x64>)
 800c904:	f7fd fe16 	bl	800a534 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c908:	4813      	ldr	r0, [pc, #76]	@ (800c958 <prvCheckForValidListAndQueue+0x68>)
 800c90a:	f7fd fe13 	bl	800a534 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c90e:	4b13      	ldr	r3, [pc, #76]	@ (800c95c <prvCheckForValidListAndQueue+0x6c>)
 800c910:	4a10      	ldr	r2, [pc, #64]	@ (800c954 <prvCheckForValidListAndQueue+0x64>)
 800c912:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c914:	4b12      	ldr	r3, [pc, #72]	@ (800c960 <prvCheckForValidListAndQueue+0x70>)
 800c916:	4a10      	ldr	r2, [pc, #64]	@ (800c958 <prvCheckForValidListAndQueue+0x68>)
 800c918:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c91a:	2300      	movs	r3, #0
 800c91c:	9300      	str	r3, [sp, #0]
 800c91e:	4b11      	ldr	r3, [pc, #68]	@ (800c964 <prvCheckForValidListAndQueue+0x74>)
 800c920:	4a11      	ldr	r2, [pc, #68]	@ (800c968 <prvCheckForValidListAndQueue+0x78>)
 800c922:	2110      	movs	r1, #16
 800c924:	200a      	movs	r0, #10
 800c926:	f7fd ff23 	bl	800a770 <xQueueGenericCreateStatic>
 800c92a:	4603      	mov	r3, r0
 800c92c:	4a08      	ldr	r2, [pc, #32]	@ (800c950 <prvCheckForValidListAndQueue+0x60>)
 800c92e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c930:	4b07      	ldr	r3, [pc, #28]	@ (800c950 <prvCheckForValidListAndQueue+0x60>)
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d005      	beq.n	800c944 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c938:	4b05      	ldr	r3, [pc, #20]	@ (800c950 <prvCheckForValidListAndQueue+0x60>)
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	490b      	ldr	r1, [pc, #44]	@ (800c96c <prvCheckForValidListAndQueue+0x7c>)
 800c93e:	4618      	mov	r0, r3
 800c940:	f7fe fb48 	bl	800afd4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c944:	f000 f97a 	bl	800cc3c <vPortExitCritical>
}
 800c948:	bf00      	nop
 800c94a:	46bd      	mov	sp, r7
 800c94c:	bd80      	pop	{r7, pc}
 800c94e:	bf00      	nop
 800c950:	20001b58 	.word	0x20001b58
 800c954:	20001b28 	.word	0x20001b28
 800c958:	20001b3c 	.word	0x20001b3c
 800c95c:	20001b50 	.word	0x20001b50
 800c960:	20001b54 	.word	0x20001b54
 800c964:	20001c04 	.word	0x20001c04
 800c968:	20001b64 	.word	0x20001b64
 800c96c:	0800dc88 	.word	0x0800dc88

0800c970 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c970:	b480      	push	{r7}
 800c972:	b085      	sub	sp, #20
 800c974:	af00      	add	r7, sp, #0
 800c976:	60f8      	str	r0, [r7, #12]
 800c978:	60b9      	str	r1, [r7, #8]
 800c97a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	3b04      	subs	r3, #4
 800c980:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c988:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	3b04      	subs	r3, #4
 800c98e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	f023 0201 	bic.w	r2, r3, #1
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	3b04      	subs	r3, #4
 800c99e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c9a0:	4a0c      	ldr	r2, [pc, #48]	@ (800c9d4 <pxPortInitialiseStack+0x64>)
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	3b14      	subs	r3, #20
 800c9aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c9ac:	687a      	ldr	r2, [r7, #4]
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	3b04      	subs	r3, #4
 800c9b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f06f 0202 	mvn.w	r2, #2
 800c9be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	3b20      	subs	r3, #32
 800c9c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	3714      	adds	r7, #20
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d2:	4770      	bx	lr
 800c9d4:	0800c9d9 	.word	0x0800c9d9

0800c9d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c9d8:	b480      	push	{r7}
 800c9da:	b085      	sub	sp, #20
 800c9dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c9de:	2300      	movs	r3, #0
 800c9e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c9e2:	4b13      	ldr	r3, [pc, #76]	@ (800ca30 <prvTaskExitError+0x58>)
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c9ea:	d00b      	beq.n	800ca04 <prvTaskExitError+0x2c>
	__asm volatile
 800c9ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9f0:	f383 8811 	msr	BASEPRI, r3
 800c9f4:	f3bf 8f6f 	isb	sy
 800c9f8:	f3bf 8f4f 	dsb	sy
 800c9fc:	60fb      	str	r3, [r7, #12]
}
 800c9fe:	bf00      	nop
 800ca00:	bf00      	nop
 800ca02:	e7fd      	b.n	800ca00 <prvTaskExitError+0x28>
	__asm volatile
 800ca04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca08:	f383 8811 	msr	BASEPRI, r3
 800ca0c:	f3bf 8f6f 	isb	sy
 800ca10:	f3bf 8f4f 	dsb	sy
 800ca14:	60bb      	str	r3, [r7, #8]
}
 800ca16:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ca18:	bf00      	nop
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d0fc      	beq.n	800ca1a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ca20:	bf00      	nop
 800ca22:	bf00      	nop
 800ca24:	3714      	adds	r7, #20
 800ca26:	46bd      	mov	sp, r7
 800ca28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca2c:	4770      	bx	lr
 800ca2e:	bf00      	nop
 800ca30:	20000060 	.word	0x20000060
	...

0800ca40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ca40:	4b07      	ldr	r3, [pc, #28]	@ (800ca60 <pxCurrentTCBConst2>)
 800ca42:	6819      	ldr	r1, [r3, #0]
 800ca44:	6808      	ldr	r0, [r1, #0]
 800ca46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca4a:	f380 8809 	msr	PSP, r0
 800ca4e:	f3bf 8f6f 	isb	sy
 800ca52:	f04f 0000 	mov.w	r0, #0
 800ca56:	f380 8811 	msr	BASEPRI, r0
 800ca5a:	4770      	bx	lr
 800ca5c:	f3af 8000 	nop.w

0800ca60 <pxCurrentTCBConst2>:
 800ca60:	20001628 	.word	0x20001628
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ca64:	bf00      	nop
 800ca66:	bf00      	nop

0800ca68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ca68:	4808      	ldr	r0, [pc, #32]	@ (800ca8c <prvPortStartFirstTask+0x24>)
 800ca6a:	6800      	ldr	r0, [r0, #0]
 800ca6c:	6800      	ldr	r0, [r0, #0]
 800ca6e:	f380 8808 	msr	MSP, r0
 800ca72:	f04f 0000 	mov.w	r0, #0
 800ca76:	f380 8814 	msr	CONTROL, r0
 800ca7a:	b662      	cpsie	i
 800ca7c:	b661      	cpsie	f
 800ca7e:	f3bf 8f4f 	dsb	sy
 800ca82:	f3bf 8f6f 	isb	sy
 800ca86:	df00      	svc	0
 800ca88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ca8a:	bf00      	nop
 800ca8c:	e000ed08 	.word	0xe000ed08

0800ca90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b086      	sub	sp, #24
 800ca94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ca96:	4b47      	ldr	r3, [pc, #284]	@ (800cbb4 <xPortStartScheduler+0x124>)
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	4a47      	ldr	r2, [pc, #284]	@ (800cbb8 <xPortStartScheduler+0x128>)
 800ca9c:	4293      	cmp	r3, r2
 800ca9e:	d10b      	bne.n	800cab8 <xPortStartScheduler+0x28>
	__asm volatile
 800caa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caa4:	f383 8811 	msr	BASEPRI, r3
 800caa8:	f3bf 8f6f 	isb	sy
 800caac:	f3bf 8f4f 	dsb	sy
 800cab0:	613b      	str	r3, [r7, #16]
}
 800cab2:	bf00      	nop
 800cab4:	bf00      	nop
 800cab6:	e7fd      	b.n	800cab4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cab8:	4b3e      	ldr	r3, [pc, #248]	@ (800cbb4 <xPortStartScheduler+0x124>)
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	4a3f      	ldr	r2, [pc, #252]	@ (800cbbc <xPortStartScheduler+0x12c>)
 800cabe:	4293      	cmp	r3, r2
 800cac0:	d10b      	bne.n	800cada <xPortStartScheduler+0x4a>
	__asm volatile
 800cac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cac6:	f383 8811 	msr	BASEPRI, r3
 800caca:	f3bf 8f6f 	isb	sy
 800cace:	f3bf 8f4f 	dsb	sy
 800cad2:	60fb      	str	r3, [r7, #12]
}
 800cad4:	bf00      	nop
 800cad6:	bf00      	nop
 800cad8:	e7fd      	b.n	800cad6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cada:	4b39      	ldr	r3, [pc, #228]	@ (800cbc0 <xPortStartScheduler+0x130>)
 800cadc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cade:	697b      	ldr	r3, [r7, #20]
 800cae0:	781b      	ldrb	r3, [r3, #0]
 800cae2:	b2db      	uxtb	r3, r3
 800cae4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	22ff      	movs	r2, #255	@ 0xff
 800caea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800caec:	697b      	ldr	r3, [r7, #20]
 800caee:	781b      	ldrb	r3, [r3, #0]
 800caf0:	b2db      	uxtb	r3, r3
 800caf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800caf4:	78fb      	ldrb	r3, [r7, #3]
 800caf6:	b2db      	uxtb	r3, r3
 800caf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800cafc:	b2da      	uxtb	r2, r3
 800cafe:	4b31      	ldr	r3, [pc, #196]	@ (800cbc4 <xPortStartScheduler+0x134>)
 800cb00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cb02:	4b31      	ldr	r3, [pc, #196]	@ (800cbc8 <xPortStartScheduler+0x138>)
 800cb04:	2207      	movs	r2, #7
 800cb06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb08:	e009      	b.n	800cb1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800cb0a:	4b2f      	ldr	r3, [pc, #188]	@ (800cbc8 <xPortStartScheduler+0x138>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	3b01      	subs	r3, #1
 800cb10:	4a2d      	ldr	r2, [pc, #180]	@ (800cbc8 <xPortStartScheduler+0x138>)
 800cb12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cb14:	78fb      	ldrb	r3, [r7, #3]
 800cb16:	b2db      	uxtb	r3, r3
 800cb18:	005b      	lsls	r3, r3, #1
 800cb1a:	b2db      	uxtb	r3, r3
 800cb1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb1e:	78fb      	ldrb	r3, [r7, #3]
 800cb20:	b2db      	uxtb	r3, r3
 800cb22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb26:	2b80      	cmp	r3, #128	@ 0x80
 800cb28:	d0ef      	beq.n	800cb0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cb2a:	4b27      	ldr	r3, [pc, #156]	@ (800cbc8 <xPortStartScheduler+0x138>)
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	f1c3 0307 	rsb	r3, r3, #7
 800cb32:	2b04      	cmp	r3, #4
 800cb34:	d00b      	beq.n	800cb4e <xPortStartScheduler+0xbe>
	__asm volatile
 800cb36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb3a:	f383 8811 	msr	BASEPRI, r3
 800cb3e:	f3bf 8f6f 	isb	sy
 800cb42:	f3bf 8f4f 	dsb	sy
 800cb46:	60bb      	str	r3, [r7, #8]
}
 800cb48:	bf00      	nop
 800cb4a:	bf00      	nop
 800cb4c:	e7fd      	b.n	800cb4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cb4e:	4b1e      	ldr	r3, [pc, #120]	@ (800cbc8 <xPortStartScheduler+0x138>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	021b      	lsls	r3, r3, #8
 800cb54:	4a1c      	ldr	r2, [pc, #112]	@ (800cbc8 <xPortStartScheduler+0x138>)
 800cb56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cb58:	4b1b      	ldr	r3, [pc, #108]	@ (800cbc8 <xPortStartScheduler+0x138>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cb60:	4a19      	ldr	r2, [pc, #100]	@ (800cbc8 <xPortStartScheduler+0x138>)
 800cb62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	b2da      	uxtb	r2, r3
 800cb68:	697b      	ldr	r3, [r7, #20]
 800cb6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cb6c:	4b17      	ldr	r3, [pc, #92]	@ (800cbcc <xPortStartScheduler+0x13c>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	4a16      	ldr	r2, [pc, #88]	@ (800cbcc <xPortStartScheduler+0x13c>)
 800cb72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cb76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cb78:	4b14      	ldr	r3, [pc, #80]	@ (800cbcc <xPortStartScheduler+0x13c>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	4a13      	ldr	r2, [pc, #76]	@ (800cbcc <xPortStartScheduler+0x13c>)
 800cb7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800cb82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cb84:	f000 f8da 	bl	800cd3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cb88:	4b11      	ldr	r3, [pc, #68]	@ (800cbd0 <xPortStartScheduler+0x140>)
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cb8e:	f000 f8f9 	bl	800cd84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cb92:	4b10      	ldr	r3, [pc, #64]	@ (800cbd4 <xPortStartScheduler+0x144>)
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	4a0f      	ldr	r2, [pc, #60]	@ (800cbd4 <xPortStartScheduler+0x144>)
 800cb98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800cb9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cb9e:	f7ff ff63 	bl	800ca68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cba2:	f7fe ff49 	bl	800ba38 <vTaskSwitchContext>
	prvTaskExitError();
 800cba6:	f7ff ff17 	bl	800c9d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cbaa:	2300      	movs	r3, #0
}
 800cbac:	4618      	mov	r0, r3
 800cbae:	3718      	adds	r7, #24
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}
 800cbb4:	e000ed00 	.word	0xe000ed00
 800cbb8:	410fc271 	.word	0x410fc271
 800cbbc:	410fc270 	.word	0x410fc270
 800cbc0:	e000e400 	.word	0xe000e400
 800cbc4:	20001c54 	.word	0x20001c54
 800cbc8:	20001c58 	.word	0x20001c58
 800cbcc:	e000ed20 	.word	0xe000ed20
 800cbd0:	20000060 	.word	0x20000060
 800cbd4:	e000ef34 	.word	0xe000ef34

0800cbd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cbd8:	b480      	push	{r7}
 800cbda:	b083      	sub	sp, #12
 800cbdc:	af00      	add	r7, sp, #0
	__asm volatile
 800cbde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbe2:	f383 8811 	msr	BASEPRI, r3
 800cbe6:	f3bf 8f6f 	isb	sy
 800cbea:	f3bf 8f4f 	dsb	sy
 800cbee:	607b      	str	r3, [r7, #4]
}
 800cbf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cbf2:	4b10      	ldr	r3, [pc, #64]	@ (800cc34 <vPortEnterCritical+0x5c>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	3301      	adds	r3, #1
 800cbf8:	4a0e      	ldr	r2, [pc, #56]	@ (800cc34 <vPortEnterCritical+0x5c>)
 800cbfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cbfc:	4b0d      	ldr	r3, [pc, #52]	@ (800cc34 <vPortEnterCritical+0x5c>)
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	2b01      	cmp	r3, #1
 800cc02:	d110      	bne.n	800cc26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cc04:	4b0c      	ldr	r3, [pc, #48]	@ (800cc38 <vPortEnterCritical+0x60>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	b2db      	uxtb	r3, r3
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d00b      	beq.n	800cc26 <vPortEnterCritical+0x4e>
	__asm volatile
 800cc0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc12:	f383 8811 	msr	BASEPRI, r3
 800cc16:	f3bf 8f6f 	isb	sy
 800cc1a:	f3bf 8f4f 	dsb	sy
 800cc1e:	603b      	str	r3, [r7, #0]
}
 800cc20:	bf00      	nop
 800cc22:	bf00      	nop
 800cc24:	e7fd      	b.n	800cc22 <vPortEnterCritical+0x4a>
	}
}
 800cc26:	bf00      	nop
 800cc28:	370c      	adds	r7, #12
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc30:	4770      	bx	lr
 800cc32:	bf00      	nop
 800cc34:	20000060 	.word	0x20000060
 800cc38:	e000ed04 	.word	0xe000ed04

0800cc3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	b083      	sub	sp, #12
 800cc40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cc42:	4b12      	ldr	r3, [pc, #72]	@ (800cc8c <vPortExitCritical+0x50>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d10b      	bne.n	800cc62 <vPortExitCritical+0x26>
	__asm volatile
 800cc4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc4e:	f383 8811 	msr	BASEPRI, r3
 800cc52:	f3bf 8f6f 	isb	sy
 800cc56:	f3bf 8f4f 	dsb	sy
 800cc5a:	607b      	str	r3, [r7, #4]
}
 800cc5c:	bf00      	nop
 800cc5e:	bf00      	nop
 800cc60:	e7fd      	b.n	800cc5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cc62:	4b0a      	ldr	r3, [pc, #40]	@ (800cc8c <vPortExitCritical+0x50>)
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	3b01      	subs	r3, #1
 800cc68:	4a08      	ldr	r2, [pc, #32]	@ (800cc8c <vPortExitCritical+0x50>)
 800cc6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cc6c:	4b07      	ldr	r3, [pc, #28]	@ (800cc8c <vPortExitCritical+0x50>)
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d105      	bne.n	800cc80 <vPortExitCritical+0x44>
 800cc74:	2300      	movs	r3, #0
 800cc76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	f383 8811 	msr	BASEPRI, r3
}
 800cc7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cc80:	bf00      	nop
 800cc82:	370c      	adds	r7, #12
 800cc84:	46bd      	mov	sp, r7
 800cc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8a:	4770      	bx	lr
 800cc8c:	20000060 	.word	0x20000060

0800cc90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cc90:	f3ef 8009 	mrs	r0, PSP
 800cc94:	f3bf 8f6f 	isb	sy
 800cc98:	4b15      	ldr	r3, [pc, #84]	@ (800ccf0 <pxCurrentTCBConst>)
 800cc9a:	681a      	ldr	r2, [r3, #0]
 800cc9c:	f01e 0f10 	tst.w	lr, #16
 800cca0:	bf08      	it	eq
 800cca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccaa:	6010      	str	r0, [r2, #0]
 800ccac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ccb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ccb4:	f380 8811 	msr	BASEPRI, r0
 800ccb8:	f3bf 8f4f 	dsb	sy
 800ccbc:	f3bf 8f6f 	isb	sy
 800ccc0:	f7fe feba 	bl	800ba38 <vTaskSwitchContext>
 800ccc4:	f04f 0000 	mov.w	r0, #0
 800ccc8:	f380 8811 	msr	BASEPRI, r0
 800cccc:	bc09      	pop	{r0, r3}
 800ccce:	6819      	ldr	r1, [r3, #0]
 800ccd0:	6808      	ldr	r0, [r1, #0]
 800ccd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccd6:	f01e 0f10 	tst.w	lr, #16
 800ccda:	bf08      	it	eq
 800ccdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cce0:	f380 8809 	msr	PSP, r0
 800cce4:	f3bf 8f6f 	isb	sy
 800cce8:	4770      	bx	lr
 800ccea:	bf00      	nop
 800ccec:	f3af 8000 	nop.w

0800ccf0 <pxCurrentTCBConst>:
 800ccf0:	20001628 	.word	0x20001628
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ccf4:	bf00      	nop
 800ccf6:	bf00      	nop

0800ccf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b082      	sub	sp, #8
 800ccfc:	af00      	add	r7, sp, #0
	__asm volatile
 800ccfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd02:	f383 8811 	msr	BASEPRI, r3
 800cd06:	f3bf 8f6f 	isb	sy
 800cd0a:	f3bf 8f4f 	dsb	sy
 800cd0e:	607b      	str	r3, [r7, #4]
}
 800cd10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cd12:	f7fe fdd7 	bl	800b8c4 <xTaskIncrementTick>
 800cd16:	4603      	mov	r3, r0
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d003      	beq.n	800cd24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cd1c:	4b06      	ldr	r3, [pc, #24]	@ (800cd38 <xPortSysTickHandler+0x40>)
 800cd1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd22:	601a      	str	r2, [r3, #0]
 800cd24:	2300      	movs	r3, #0
 800cd26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	f383 8811 	msr	BASEPRI, r3
}
 800cd2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cd30:	bf00      	nop
 800cd32:	3708      	adds	r7, #8
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd80      	pop	{r7, pc}
 800cd38:	e000ed04 	.word	0xe000ed04

0800cd3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cd40:	4b0b      	ldr	r3, [pc, #44]	@ (800cd70 <vPortSetupTimerInterrupt+0x34>)
 800cd42:	2200      	movs	r2, #0
 800cd44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cd46:	4b0b      	ldr	r3, [pc, #44]	@ (800cd74 <vPortSetupTimerInterrupt+0x38>)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cd4c:	4b0a      	ldr	r3, [pc, #40]	@ (800cd78 <vPortSetupTimerInterrupt+0x3c>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4a0a      	ldr	r2, [pc, #40]	@ (800cd7c <vPortSetupTimerInterrupt+0x40>)
 800cd52:	fba2 2303 	umull	r2, r3, r2, r3
 800cd56:	099b      	lsrs	r3, r3, #6
 800cd58:	4a09      	ldr	r2, [pc, #36]	@ (800cd80 <vPortSetupTimerInterrupt+0x44>)
 800cd5a:	3b01      	subs	r3, #1
 800cd5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cd5e:	4b04      	ldr	r3, [pc, #16]	@ (800cd70 <vPortSetupTimerInterrupt+0x34>)
 800cd60:	2207      	movs	r2, #7
 800cd62:	601a      	str	r2, [r3, #0]
}
 800cd64:	bf00      	nop
 800cd66:	46bd      	mov	sp, r7
 800cd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6c:	4770      	bx	lr
 800cd6e:	bf00      	nop
 800cd70:	e000e010 	.word	0xe000e010
 800cd74:	e000e018 	.word	0xe000e018
 800cd78:	20000054 	.word	0x20000054
 800cd7c:	10624dd3 	.word	0x10624dd3
 800cd80:	e000e014 	.word	0xe000e014

0800cd84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cd84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cd94 <vPortEnableVFP+0x10>
 800cd88:	6801      	ldr	r1, [r0, #0]
 800cd8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cd8e:	6001      	str	r1, [r0, #0]
 800cd90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cd92:	bf00      	nop
 800cd94:	e000ed88 	.word	0xe000ed88

0800cd98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cd98:	b480      	push	{r7}
 800cd9a:	b085      	sub	sp, #20
 800cd9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cd9e:	f3ef 8305 	mrs	r3, IPSR
 800cda2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	2b0f      	cmp	r3, #15
 800cda8:	d915      	bls.n	800cdd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cdaa:	4a18      	ldr	r2, [pc, #96]	@ (800ce0c <vPortValidateInterruptPriority+0x74>)
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	4413      	add	r3, r2
 800cdb0:	781b      	ldrb	r3, [r3, #0]
 800cdb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cdb4:	4b16      	ldr	r3, [pc, #88]	@ (800ce10 <vPortValidateInterruptPriority+0x78>)
 800cdb6:	781b      	ldrb	r3, [r3, #0]
 800cdb8:	7afa      	ldrb	r2, [r7, #11]
 800cdba:	429a      	cmp	r2, r3
 800cdbc:	d20b      	bcs.n	800cdd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800cdbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdc2:	f383 8811 	msr	BASEPRI, r3
 800cdc6:	f3bf 8f6f 	isb	sy
 800cdca:	f3bf 8f4f 	dsb	sy
 800cdce:	607b      	str	r3, [r7, #4]
}
 800cdd0:	bf00      	nop
 800cdd2:	bf00      	nop
 800cdd4:	e7fd      	b.n	800cdd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cdd6:	4b0f      	ldr	r3, [pc, #60]	@ (800ce14 <vPortValidateInterruptPriority+0x7c>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800cdde:	4b0e      	ldr	r3, [pc, #56]	@ (800ce18 <vPortValidateInterruptPriority+0x80>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	429a      	cmp	r2, r3
 800cde4:	d90b      	bls.n	800cdfe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800cde6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdea:	f383 8811 	msr	BASEPRI, r3
 800cdee:	f3bf 8f6f 	isb	sy
 800cdf2:	f3bf 8f4f 	dsb	sy
 800cdf6:	603b      	str	r3, [r7, #0]
}
 800cdf8:	bf00      	nop
 800cdfa:	bf00      	nop
 800cdfc:	e7fd      	b.n	800cdfa <vPortValidateInterruptPriority+0x62>
	}
 800cdfe:	bf00      	nop
 800ce00:	3714      	adds	r7, #20
 800ce02:	46bd      	mov	sp, r7
 800ce04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce08:	4770      	bx	lr
 800ce0a:	bf00      	nop
 800ce0c:	e000e3f0 	.word	0xe000e3f0
 800ce10:	20001c54 	.word	0x20001c54
 800ce14:	e000ed0c 	.word	0xe000ed0c
 800ce18:	20001c58 	.word	0x20001c58

0800ce1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b08a      	sub	sp, #40	@ 0x28
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ce24:	2300      	movs	r3, #0
 800ce26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ce28:	f7fe fb96 	bl	800b558 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ce2c:	4b5c      	ldr	r3, [pc, #368]	@ (800cfa0 <pvPortMalloc+0x184>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d101      	bne.n	800ce38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ce34:	f000 f924 	bl	800d080 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ce38:	4b5a      	ldr	r3, [pc, #360]	@ (800cfa4 <pvPortMalloc+0x188>)
 800ce3a:	681a      	ldr	r2, [r3, #0]
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	4013      	ands	r3, r2
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	f040 8095 	bne.w	800cf70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d01e      	beq.n	800ce8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ce4c:	2208      	movs	r2, #8
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	4413      	add	r3, r2
 800ce52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	f003 0307 	and.w	r3, r3, #7
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d015      	beq.n	800ce8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	f023 0307 	bic.w	r3, r3, #7
 800ce64:	3308      	adds	r3, #8
 800ce66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	f003 0307 	and.w	r3, r3, #7
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d00b      	beq.n	800ce8a <pvPortMalloc+0x6e>
	__asm volatile
 800ce72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce76:	f383 8811 	msr	BASEPRI, r3
 800ce7a:	f3bf 8f6f 	isb	sy
 800ce7e:	f3bf 8f4f 	dsb	sy
 800ce82:	617b      	str	r3, [r7, #20]
}
 800ce84:	bf00      	nop
 800ce86:	bf00      	nop
 800ce88:	e7fd      	b.n	800ce86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d06f      	beq.n	800cf70 <pvPortMalloc+0x154>
 800ce90:	4b45      	ldr	r3, [pc, #276]	@ (800cfa8 <pvPortMalloc+0x18c>)
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	687a      	ldr	r2, [r7, #4]
 800ce96:	429a      	cmp	r2, r3
 800ce98:	d86a      	bhi.n	800cf70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ce9a:	4b44      	ldr	r3, [pc, #272]	@ (800cfac <pvPortMalloc+0x190>)
 800ce9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ce9e:	4b43      	ldr	r3, [pc, #268]	@ (800cfac <pvPortMalloc+0x190>)
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cea4:	e004      	b.n	800ceb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800cea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cea8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ceaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ceb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceb2:	685b      	ldr	r3, [r3, #4]
 800ceb4:	687a      	ldr	r2, [r7, #4]
 800ceb6:	429a      	cmp	r2, r3
 800ceb8:	d903      	bls.n	800cec2 <pvPortMalloc+0xa6>
 800ceba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d1f1      	bne.n	800cea6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cec2:	4b37      	ldr	r3, [pc, #220]	@ (800cfa0 <pvPortMalloc+0x184>)
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cec8:	429a      	cmp	r2, r3
 800ceca:	d051      	beq.n	800cf70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cecc:	6a3b      	ldr	r3, [r7, #32]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	2208      	movs	r2, #8
 800ced2:	4413      	add	r3, r2
 800ced4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ced6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ced8:	681a      	ldr	r2, [r3, #0]
 800ceda:	6a3b      	ldr	r3, [r7, #32]
 800cedc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee0:	685a      	ldr	r2, [r3, #4]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	1ad2      	subs	r2, r2, r3
 800cee6:	2308      	movs	r3, #8
 800cee8:	005b      	lsls	r3, r3, #1
 800ceea:	429a      	cmp	r2, r3
 800ceec:	d920      	bls.n	800cf30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ceee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	4413      	add	r3, r2
 800cef4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cef6:	69bb      	ldr	r3, [r7, #24]
 800cef8:	f003 0307 	and.w	r3, r3, #7
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d00b      	beq.n	800cf18 <pvPortMalloc+0xfc>
	__asm volatile
 800cf00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf04:	f383 8811 	msr	BASEPRI, r3
 800cf08:	f3bf 8f6f 	isb	sy
 800cf0c:	f3bf 8f4f 	dsb	sy
 800cf10:	613b      	str	r3, [r7, #16]
}
 800cf12:	bf00      	nop
 800cf14:	bf00      	nop
 800cf16:	e7fd      	b.n	800cf14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cf18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf1a:	685a      	ldr	r2, [r3, #4]
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	1ad2      	subs	r2, r2, r3
 800cf20:	69bb      	ldr	r3, [r7, #24]
 800cf22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cf24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf26:	687a      	ldr	r2, [r7, #4]
 800cf28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cf2a:	69b8      	ldr	r0, [r7, #24]
 800cf2c:	f000 f90a 	bl	800d144 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cf30:	4b1d      	ldr	r3, [pc, #116]	@ (800cfa8 <pvPortMalloc+0x18c>)
 800cf32:	681a      	ldr	r2, [r3, #0]
 800cf34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf36:	685b      	ldr	r3, [r3, #4]
 800cf38:	1ad3      	subs	r3, r2, r3
 800cf3a:	4a1b      	ldr	r2, [pc, #108]	@ (800cfa8 <pvPortMalloc+0x18c>)
 800cf3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cf3e:	4b1a      	ldr	r3, [pc, #104]	@ (800cfa8 <pvPortMalloc+0x18c>)
 800cf40:	681a      	ldr	r2, [r3, #0]
 800cf42:	4b1b      	ldr	r3, [pc, #108]	@ (800cfb0 <pvPortMalloc+0x194>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	429a      	cmp	r2, r3
 800cf48:	d203      	bcs.n	800cf52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cf4a:	4b17      	ldr	r3, [pc, #92]	@ (800cfa8 <pvPortMalloc+0x18c>)
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	4a18      	ldr	r2, [pc, #96]	@ (800cfb0 <pvPortMalloc+0x194>)
 800cf50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cf52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf54:	685a      	ldr	r2, [r3, #4]
 800cf56:	4b13      	ldr	r3, [pc, #76]	@ (800cfa4 <pvPortMalloc+0x188>)
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	431a      	orrs	r2, r3
 800cf5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cf60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf62:	2200      	movs	r2, #0
 800cf64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cf66:	4b13      	ldr	r3, [pc, #76]	@ (800cfb4 <pvPortMalloc+0x198>)
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	3301      	adds	r3, #1
 800cf6c:	4a11      	ldr	r2, [pc, #68]	@ (800cfb4 <pvPortMalloc+0x198>)
 800cf6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cf70:	f7fe fb00 	bl	800b574 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cf74:	69fb      	ldr	r3, [r7, #28]
 800cf76:	f003 0307 	and.w	r3, r3, #7
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d00b      	beq.n	800cf96 <pvPortMalloc+0x17a>
	__asm volatile
 800cf7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf82:	f383 8811 	msr	BASEPRI, r3
 800cf86:	f3bf 8f6f 	isb	sy
 800cf8a:	f3bf 8f4f 	dsb	sy
 800cf8e:	60fb      	str	r3, [r7, #12]
}
 800cf90:	bf00      	nop
 800cf92:	bf00      	nop
 800cf94:	e7fd      	b.n	800cf92 <pvPortMalloc+0x176>
	return pvReturn;
 800cf96:	69fb      	ldr	r3, [r7, #28]
}
 800cf98:	4618      	mov	r0, r3
 800cf9a:	3728      	adds	r7, #40	@ 0x28
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	bd80      	pop	{r7, pc}
 800cfa0:	20005864 	.word	0x20005864
 800cfa4:	20005878 	.word	0x20005878
 800cfa8:	20005868 	.word	0x20005868
 800cfac:	2000585c 	.word	0x2000585c
 800cfb0:	2000586c 	.word	0x2000586c
 800cfb4:	20005870 	.word	0x20005870

0800cfb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b086      	sub	sp, #24
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d04f      	beq.n	800d06a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cfca:	2308      	movs	r3, #8
 800cfcc:	425b      	negs	r3, r3
 800cfce:	697a      	ldr	r2, [r7, #20]
 800cfd0:	4413      	add	r3, r2
 800cfd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	685a      	ldr	r2, [r3, #4]
 800cfdc:	4b25      	ldr	r3, [pc, #148]	@ (800d074 <vPortFree+0xbc>)
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	4013      	ands	r3, r2
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d10b      	bne.n	800cffe <vPortFree+0x46>
	__asm volatile
 800cfe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfea:	f383 8811 	msr	BASEPRI, r3
 800cfee:	f3bf 8f6f 	isb	sy
 800cff2:	f3bf 8f4f 	dsb	sy
 800cff6:	60fb      	str	r3, [r7, #12]
}
 800cff8:	bf00      	nop
 800cffa:	bf00      	nop
 800cffc:	e7fd      	b.n	800cffa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	2b00      	cmp	r3, #0
 800d004:	d00b      	beq.n	800d01e <vPortFree+0x66>
	__asm volatile
 800d006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d00a:	f383 8811 	msr	BASEPRI, r3
 800d00e:	f3bf 8f6f 	isb	sy
 800d012:	f3bf 8f4f 	dsb	sy
 800d016:	60bb      	str	r3, [r7, #8]
}
 800d018:	bf00      	nop
 800d01a:	bf00      	nop
 800d01c:	e7fd      	b.n	800d01a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d01e:	693b      	ldr	r3, [r7, #16]
 800d020:	685a      	ldr	r2, [r3, #4]
 800d022:	4b14      	ldr	r3, [pc, #80]	@ (800d074 <vPortFree+0xbc>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4013      	ands	r3, r2
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d01e      	beq.n	800d06a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d02c:	693b      	ldr	r3, [r7, #16]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d11a      	bne.n	800d06a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d034:	693b      	ldr	r3, [r7, #16]
 800d036:	685a      	ldr	r2, [r3, #4]
 800d038:	4b0e      	ldr	r3, [pc, #56]	@ (800d074 <vPortFree+0xbc>)
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	43db      	mvns	r3, r3
 800d03e:	401a      	ands	r2, r3
 800d040:	693b      	ldr	r3, [r7, #16]
 800d042:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d044:	f7fe fa88 	bl	800b558 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	685a      	ldr	r2, [r3, #4]
 800d04c:	4b0a      	ldr	r3, [pc, #40]	@ (800d078 <vPortFree+0xc0>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	4413      	add	r3, r2
 800d052:	4a09      	ldr	r2, [pc, #36]	@ (800d078 <vPortFree+0xc0>)
 800d054:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d056:	6938      	ldr	r0, [r7, #16]
 800d058:	f000 f874 	bl	800d144 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d05c:	4b07      	ldr	r3, [pc, #28]	@ (800d07c <vPortFree+0xc4>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	3301      	adds	r3, #1
 800d062:	4a06      	ldr	r2, [pc, #24]	@ (800d07c <vPortFree+0xc4>)
 800d064:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d066:	f7fe fa85 	bl	800b574 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d06a:	bf00      	nop
 800d06c:	3718      	adds	r7, #24
 800d06e:	46bd      	mov	sp, r7
 800d070:	bd80      	pop	{r7, pc}
 800d072:	bf00      	nop
 800d074:	20005878 	.word	0x20005878
 800d078:	20005868 	.word	0x20005868
 800d07c:	20005874 	.word	0x20005874

0800d080 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d080:	b480      	push	{r7}
 800d082:	b085      	sub	sp, #20
 800d084:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d086:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d08a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d08c:	4b27      	ldr	r3, [pc, #156]	@ (800d12c <prvHeapInit+0xac>)
 800d08e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	f003 0307 	and.w	r3, r3, #7
 800d096:	2b00      	cmp	r3, #0
 800d098:	d00c      	beq.n	800d0b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	3307      	adds	r3, #7
 800d09e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	f023 0307 	bic.w	r3, r3, #7
 800d0a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d0a8:	68ba      	ldr	r2, [r7, #8]
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	1ad3      	subs	r3, r2, r3
 800d0ae:	4a1f      	ldr	r2, [pc, #124]	@ (800d12c <prvHeapInit+0xac>)
 800d0b0:	4413      	add	r3, r2
 800d0b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d0b8:	4a1d      	ldr	r2, [pc, #116]	@ (800d130 <prvHeapInit+0xb0>)
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d0be:	4b1c      	ldr	r3, [pc, #112]	@ (800d130 <prvHeapInit+0xb0>)
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	68ba      	ldr	r2, [r7, #8]
 800d0c8:	4413      	add	r3, r2
 800d0ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d0cc:	2208      	movs	r2, #8
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	1a9b      	subs	r3, r3, r2
 800d0d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	f023 0307 	bic.w	r3, r3, #7
 800d0da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	4a15      	ldr	r2, [pc, #84]	@ (800d134 <prvHeapInit+0xb4>)
 800d0e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d0e2:	4b14      	ldr	r3, [pc, #80]	@ (800d134 <prvHeapInit+0xb4>)
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d0ea:	4b12      	ldr	r3, [pc, #72]	@ (800d134 <prvHeapInit+0xb4>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	68fa      	ldr	r2, [r7, #12]
 800d0fa:	1ad2      	subs	r2, r2, r3
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d100:	4b0c      	ldr	r3, [pc, #48]	@ (800d134 <prvHeapInit+0xb4>)
 800d102:	681a      	ldr	r2, [r3, #0]
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	685b      	ldr	r3, [r3, #4]
 800d10c:	4a0a      	ldr	r2, [pc, #40]	@ (800d138 <prvHeapInit+0xb8>)
 800d10e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d110:	683b      	ldr	r3, [r7, #0]
 800d112:	685b      	ldr	r3, [r3, #4]
 800d114:	4a09      	ldr	r2, [pc, #36]	@ (800d13c <prvHeapInit+0xbc>)
 800d116:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d118:	4b09      	ldr	r3, [pc, #36]	@ (800d140 <prvHeapInit+0xc0>)
 800d11a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d11e:	601a      	str	r2, [r3, #0]
}
 800d120:	bf00      	nop
 800d122:	3714      	adds	r7, #20
 800d124:	46bd      	mov	sp, r7
 800d126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12a:	4770      	bx	lr
 800d12c:	20001c5c 	.word	0x20001c5c
 800d130:	2000585c 	.word	0x2000585c
 800d134:	20005864 	.word	0x20005864
 800d138:	2000586c 	.word	0x2000586c
 800d13c:	20005868 	.word	0x20005868
 800d140:	20005878 	.word	0x20005878

0800d144 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d144:	b480      	push	{r7}
 800d146:	b085      	sub	sp, #20
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d14c:	4b28      	ldr	r3, [pc, #160]	@ (800d1f0 <prvInsertBlockIntoFreeList+0xac>)
 800d14e:	60fb      	str	r3, [r7, #12]
 800d150:	e002      	b.n	800d158 <prvInsertBlockIntoFreeList+0x14>
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	60fb      	str	r3, [r7, #12]
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	687a      	ldr	r2, [r7, #4]
 800d15e:	429a      	cmp	r2, r3
 800d160:	d8f7      	bhi.n	800d152 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	685b      	ldr	r3, [r3, #4]
 800d16a:	68ba      	ldr	r2, [r7, #8]
 800d16c:	4413      	add	r3, r2
 800d16e:	687a      	ldr	r2, [r7, #4]
 800d170:	429a      	cmp	r2, r3
 800d172:	d108      	bne.n	800d186 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	685a      	ldr	r2, [r3, #4]
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	685b      	ldr	r3, [r3, #4]
 800d17c:	441a      	add	r2, r3
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	685b      	ldr	r3, [r3, #4]
 800d18e:	68ba      	ldr	r2, [r7, #8]
 800d190:	441a      	add	r2, r3
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	429a      	cmp	r2, r3
 800d198:	d118      	bne.n	800d1cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	681a      	ldr	r2, [r3, #0]
 800d19e:	4b15      	ldr	r3, [pc, #84]	@ (800d1f4 <prvInsertBlockIntoFreeList+0xb0>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	429a      	cmp	r2, r3
 800d1a4:	d00d      	beq.n	800d1c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	685a      	ldr	r2, [r3, #4]
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	685b      	ldr	r3, [r3, #4]
 800d1b0:	441a      	add	r2, r3
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	681a      	ldr	r2, [r3, #0]
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	601a      	str	r2, [r3, #0]
 800d1c0:	e008      	b.n	800d1d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d1c2:	4b0c      	ldr	r3, [pc, #48]	@ (800d1f4 <prvInsertBlockIntoFreeList+0xb0>)
 800d1c4:	681a      	ldr	r2, [r3, #0]
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	601a      	str	r2, [r3, #0]
 800d1ca:	e003      	b.n	800d1d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681a      	ldr	r2, [r3, #0]
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d1d4:	68fa      	ldr	r2, [r7, #12]
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	429a      	cmp	r2, r3
 800d1da:	d002      	beq.n	800d1e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	687a      	ldr	r2, [r7, #4]
 800d1e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d1e2:	bf00      	nop
 800d1e4:	3714      	adds	r7, #20
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ec:	4770      	bx	lr
 800d1ee:	bf00      	nop
 800d1f0:	2000585c 	.word	0x2000585c
 800d1f4:	20005864 	.word	0x20005864

0800d1f8 <_vsiprintf_r>:
 800d1f8:	b500      	push	{lr}
 800d1fa:	b09b      	sub	sp, #108	@ 0x6c
 800d1fc:	9100      	str	r1, [sp, #0]
 800d1fe:	9104      	str	r1, [sp, #16]
 800d200:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d204:	9105      	str	r1, [sp, #20]
 800d206:	9102      	str	r1, [sp, #8]
 800d208:	4905      	ldr	r1, [pc, #20]	@ (800d220 <_vsiprintf_r+0x28>)
 800d20a:	9103      	str	r1, [sp, #12]
 800d20c:	4669      	mov	r1, sp
 800d20e:	f000 f951 	bl	800d4b4 <_svfiprintf_r>
 800d212:	9b00      	ldr	r3, [sp, #0]
 800d214:	2200      	movs	r2, #0
 800d216:	701a      	strb	r2, [r3, #0]
 800d218:	b01b      	add	sp, #108	@ 0x6c
 800d21a:	f85d fb04 	ldr.w	pc, [sp], #4
 800d21e:	bf00      	nop
 800d220:	ffff0208 	.word	0xffff0208

0800d224 <vsiprintf>:
 800d224:	4613      	mov	r3, r2
 800d226:	460a      	mov	r2, r1
 800d228:	4601      	mov	r1, r0
 800d22a:	4802      	ldr	r0, [pc, #8]	@ (800d234 <vsiprintf+0x10>)
 800d22c:	6800      	ldr	r0, [r0, #0]
 800d22e:	f7ff bfe3 	b.w	800d1f8 <_vsiprintf_r>
 800d232:	bf00      	nop
 800d234:	20000064 	.word	0x20000064

0800d238 <memset>:
 800d238:	4402      	add	r2, r0
 800d23a:	4603      	mov	r3, r0
 800d23c:	4293      	cmp	r3, r2
 800d23e:	d100      	bne.n	800d242 <memset+0xa>
 800d240:	4770      	bx	lr
 800d242:	f803 1b01 	strb.w	r1, [r3], #1
 800d246:	e7f9      	b.n	800d23c <memset+0x4>

0800d248 <_reclaim_reent>:
 800d248:	4b29      	ldr	r3, [pc, #164]	@ (800d2f0 <_reclaim_reent+0xa8>)
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	4283      	cmp	r3, r0
 800d24e:	b570      	push	{r4, r5, r6, lr}
 800d250:	4604      	mov	r4, r0
 800d252:	d04b      	beq.n	800d2ec <_reclaim_reent+0xa4>
 800d254:	69c3      	ldr	r3, [r0, #28]
 800d256:	b1ab      	cbz	r3, 800d284 <_reclaim_reent+0x3c>
 800d258:	68db      	ldr	r3, [r3, #12]
 800d25a:	b16b      	cbz	r3, 800d278 <_reclaim_reent+0x30>
 800d25c:	2500      	movs	r5, #0
 800d25e:	69e3      	ldr	r3, [r4, #28]
 800d260:	68db      	ldr	r3, [r3, #12]
 800d262:	5959      	ldr	r1, [r3, r5]
 800d264:	2900      	cmp	r1, #0
 800d266:	d13b      	bne.n	800d2e0 <_reclaim_reent+0x98>
 800d268:	3504      	adds	r5, #4
 800d26a:	2d80      	cmp	r5, #128	@ 0x80
 800d26c:	d1f7      	bne.n	800d25e <_reclaim_reent+0x16>
 800d26e:	69e3      	ldr	r3, [r4, #28]
 800d270:	4620      	mov	r0, r4
 800d272:	68d9      	ldr	r1, [r3, #12]
 800d274:	f000 f878 	bl	800d368 <_free_r>
 800d278:	69e3      	ldr	r3, [r4, #28]
 800d27a:	6819      	ldr	r1, [r3, #0]
 800d27c:	b111      	cbz	r1, 800d284 <_reclaim_reent+0x3c>
 800d27e:	4620      	mov	r0, r4
 800d280:	f000 f872 	bl	800d368 <_free_r>
 800d284:	6961      	ldr	r1, [r4, #20]
 800d286:	b111      	cbz	r1, 800d28e <_reclaim_reent+0x46>
 800d288:	4620      	mov	r0, r4
 800d28a:	f000 f86d 	bl	800d368 <_free_r>
 800d28e:	69e1      	ldr	r1, [r4, #28]
 800d290:	b111      	cbz	r1, 800d298 <_reclaim_reent+0x50>
 800d292:	4620      	mov	r0, r4
 800d294:	f000 f868 	bl	800d368 <_free_r>
 800d298:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d29a:	b111      	cbz	r1, 800d2a2 <_reclaim_reent+0x5a>
 800d29c:	4620      	mov	r0, r4
 800d29e:	f000 f863 	bl	800d368 <_free_r>
 800d2a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d2a4:	b111      	cbz	r1, 800d2ac <_reclaim_reent+0x64>
 800d2a6:	4620      	mov	r0, r4
 800d2a8:	f000 f85e 	bl	800d368 <_free_r>
 800d2ac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d2ae:	b111      	cbz	r1, 800d2b6 <_reclaim_reent+0x6e>
 800d2b0:	4620      	mov	r0, r4
 800d2b2:	f000 f859 	bl	800d368 <_free_r>
 800d2b6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d2b8:	b111      	cbz	r1, 800d2c0 <_reclaim_reent+0x78>
 800d2ba:	4620      	mov	r0, r4
 800d2bc:	f000 f854 	bl	800d368 <_free_r>
 800d2c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d2c2:	b111      	cbz	r1, 800d2ca <_reclaim_reent+0x82>
 800d2c4:	4620      	mov	r0, r4
 800d2c6:	f000 f84f 	bl	800d368 <_free_r>
 800d2ca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d2cc:	b111      	cbz	r1, 800d2d4 <_reclaim_reent+0x8c>
 800d2ce:	4620      	mov	r0, r4
 800d2d0:	f000 f84a 	bl	800d368 <_free_r>
 800d2d4:	6a23      	ldr	r3, [r4, #32]
 800d2d6:	b14b      	cbz	r3, 800d2ec <_reclaim_reent+0xa4>
 800d2d8:	4620      	mov	r0, r4
 800d2da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d2de:	4718      	bx	r3
 800d2e0:	680e      	ldr	r6, [r1, #0]
 800d2e2:	4620      	mov	r0, r4
 800d2e4:	f000 f840 	bl	800d368 <_free_r>
 800d2e8:	4631      	mov	r1, r6
 800d2ea:	e7bb      	b.n	800d264 <_reclaim_reent+0x1c>
 800d2ec:	bd70      	pop	{r4, r5, r6, pc}
 800d2ee:	bf00      	nop
 800d2f0:	20000064 	.word	0x20000064

0800d2f4 <__errno>:
 800d2f4:	4b01      	ldr	r3, [pc, #4]	@ (800d2fc <__errno+0x8>)
 800d2f6:	6818      	ldr	r0, [r3, #0]
 800d2f8:	4770      	bx	lr
 800d2fa:	bf00      	nop
 800d2fc:	20000064 	.word	0x20000064

0800d300 <__libc_init_array>:
 800d300:	b570      	push	{r4, r5, r6, lr}
 800d302:	4d0d      	ldr	r5, [pc, #52]	@ (800d338 <__libc_init_array+0x38>)
 800d304:	4c0d      	ldr	r4, [pc, #52]	@ (800d33c <__libc_init_array+0x3c>)
 800d306:	1b64      	subs	r4, r4, r5
 800d308:	10a4      	asrs	r4, r4, #2
 800d30a:	2600      	movs	r6, #0
 800d30c:	42a6      	cmp	r6, r4
 800d30e:	d109      	bne.n	800d324 <__libc_init_array+0x24>
 800d310:	4d0b      	ldr	r5, [pc, #44]	@ (800d340 <__libc_init_array+0x40>)
 800d312:	4c0c      	ldr	r4, [pc, #48]	@ (800d344 <__libc_init_array+0x44>)
 800d314:	f000 fc66 	bl	800dbe4 <_init>
 800d318:	1b64      	subs	r4, r4, r5
 800d31a:	10a4      	asrs	r4, r4, #2
 800d31c:	2600      	movs	r6, #0
 800d31e:	42a6      	cmp	r6, r4
 800d320:	d105      	bne.n	800d32e <__libc_init_array+0x2e>
 800d322:	bd70      	pop	{r4, r5, r6, pc}
 800d324:	f855 3b04 	ldr.w	r3, [r5], #4
 800d328:	4798      	blx	r3
 800d32a:	3601      	adds	r6, #1
 800d32c:	e7ee      	b.n	800d30c <__libc_init_array+0xc>
 800d32e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d332:	4798      	blx	r3
 800d334:	3601      	adds	r6, #1
 800d336:	e7f2      	b.n	800d31e <__libc_init_array+0x1e>
 800d338:	0800dd98 	.word	0x0800dd98
 800d33c:	0800dd98 	.word	0x0800dd98
 800d340:	0800dd98 	.word	0x0800dd98
 800d344:	0800dd9c 	.word	0x0800dd9c

0800d348 <__retarget_lock_acquire_recursive>:
 800d348:	4770      	bx	lr

0800d34a <__retarget_lock_release_recursive>:
 800d34a:	4770      	bx	lr

0800d34c <memcpy>:
 800d34c:	440a      	add	r2, r1
 800d34e:	4291      	cmp	r1, r2
 800d350:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d354:	d100      	bne.n	800d358 <memcpy+0xc>
 800d356:	4770      	bx	lr
 800d358:	b510      	push	{r4, lr}
 800d35a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d35e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d362:	4291      	cmp	r1, r2
 800d364:	d1f9      	bne.n	800d35a <memcpy+0xe>
 800d366:	bd10      	pop	{r4, pc}

0800d368 <_free_r>:
 800d368:	b538      	push	{r3, r4, r5, lr}
 800d36a:	4605      	mov	r5, r0
 800d36c:	2900      	cmp	r1, #0
 800d36e:	d041      	beq.n	800d3f4 <_free_r+0x8c>
 800d370:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d374:	1f0c      	subs	r4, r1, #4
 800d376:	2b00      	cmp	r3, #0
 800d378:	bfb8      	it	lt
 800d37a:	18e4      	addlt	r4, r4, r3
 800d37c:	f000 fbc6 	bl	800db0c <__malloc_lock>
 800d380:	4a1d      	ldr	r2, [pc, #116]	@ (800d3f8 <_free_r+0x90>)
 800d382:	6813      	ldr	r3, [r2, #0]
 800d384:	b933      	cbnz	r3, 800d394 <_free_r+0x2c>
 800d386:	6063      	str	r3, [r4, #4]
 800d388:	6014      	str	r4, [r2, #0]
 800d38a:	4628      	mov	r0, r5
 800d38c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d390:	f000 bbc2 	b.w	800db18 <__malloc_unlock>
 800d394:	42a3      	cmp	r3, r4
 800d396:	d908      	bls.n	800d3aa <_free_r+0x42>
 800d398:	6820      	ldr	r0, [r4, #0]
 800d39a:	1821      	adds	r1, r4, r0
 800d39c:	428b      	cmp	r3, r1
 800d39e:	bf01      	itttt	eq
 800d3a0:	6819      	ldreq	r1, [r3, #0]
 800d3a2:	685b      	ldreq	r3, [r3, #4]
 800d3a4:	1809      	addeq	r1, r1, r0
 800d3a6:	6021      	streq	r1, [r4, #0]
 800d3a8:	e7ed      	b.n	800d386 <_free_r+0x1e>
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	685b      	ldr	r3, [r3, #4]
 800d3ae:	b10b      	cbz	r3, 800d3b4 <_free_r+0x4c>
 800d3b0:	42a3      	cmp	r3, r4
 800d3b2:	d9fa      	bls.n	800d3aa <_free_r+0x42>
 800d3b4:	6811      	ldr	r1, [r2, #0]
 800d3b6:	1850      	adds	r0, r2, r1
 800d3b8:	42a0      	cmp	r0, r4
 800d3ba:	d10b      	bne.n	800d3d4 <_free_r+0x6c>
 800d3bc:	6820      	ldr	r0, [r4, #0]
 800d3be:	4401      	add	r1, r0
 800d3c0:	1850      	adds	r0, r2, r1
 800d3c2:	4283      	cmp	r3, r0
 800d3c4:	6011      	str	r1, [r2, #0]
 800d3c6:	d1e0      	bne.n	800d38a <_free_r+0x22>
 800d3c8:	6818      	ldr	r0, [r3, #0]
 800d3ca:	685b      	ldr	r3, [r3, #4]
 800d3cc:	6053      	str	r3, [r2, #4]
 800d3ce:	4408      	add	r0, r1
 800d3d0:	6010      	str	r0, [r2, #0]
 800d3d2:	e7da      	b.n	800d38a <_free_r+0x22>
 800d3d4:	d902      	bls.n	800d3dc <_free_r+0x74>
 800d3d6:	230c      	movs	r3, #12
 800d3d8:	602b      	str	r3, [r5, #0]
 800d3da:	e7d6      	b.n	800d38a <_free_r+0x22>
 800d3dc:	6820      	ldr	r0, [r4, #0]
 800d3de:	1821      	adds	r1, r4, r0
 800d3e0:	428b      	cmp	r3, r1
 800d3e2:	bf04      	itt	eq
 800d3e4:	6819      	ldreq	r1, [r3, #0]
 800d3e6:	685b      	ldreq	r3, [r3, #4]
 800d3e8:	6063      	str	r3, [r4, #4]
 800d3ea:	bf04      	itt	eq
 800d3ec:	1809      	addeq	r1, r1, r0
 800d3ee:	6021      	streq	r1, [r4, #0]
 800d3f0:	6054      	str	r4, [r2, #4]
 800d3f2:	e7ca      	b.n	800d38a <_free_r+0x22>
 800d3f4:	bd38      	pop	{r3, r4, r5, pc}
 800d3f6:	bf00      	nop
 800d3f8:	200059c0 	.word	0x200059c0

0800d3fc <__ssputs_r>:
 800d3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d400:	688e      	ldr	r6, [r1, #8]
 800d402:	461f      	mov	r7, r3
 800d404:	42be      	cmp	r6, r7
 800d406:	680b      	ldr	r3, [r1, #0]
 800d408:	4682      	mov	sl, r0
 800d40a:	460c      	mov	r4, r1
 800d40c:	4690      	mov	r8, r2
 800d40e:	d82d      	bhi.n	800d46c <__ssputs_r+0x70>
 800d410:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d414:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d418:	d026      	beq.n	800d468 <__ssputs_r+0x6c>
 800d41a:	6965      	ldr	r5, [r4, #20]
 800d41c:	6909      	ldr	r1, [r1, #16]
 800d41e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d422:	eba3 0901 	sub.w	r9, r3, r1
 800d426:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d42a:	1c7b      	adds	r3, r7, #1
 800d42c:	444b      	add	r3, r9
 800d42e:	106d      	asrs	r5, r5, #1
 800d430:	429d      	cmp	r5, r3
 800d432:	bf38      	it	cc
 800d434:	461d      	movcc	r5, r3
 800d436:	0553      	lsls	r3, r2, #21
 800d438:	d527      	bpl.n	800d48a <__ssputs_r+0x8e>
 800d43a:	4629      	mov	r1, r5
 800d43c:	f000 f958 	bl	800d6f0 <_malloc_r>
 800d440:	4606      	mov	r6, r0
 800d442:	b360      	cbz	r0, 800d49e <__ssputs_r+0xa2>
 800d444:	6921      	ldr	r1, [r4, #16]
 800d446:	464a      	mov	r2, r9
 800d448:	f7ff ff80 	bl	800d34c <memcpy>
 800d44c:	89a3      	ldrh	r3, [r4, #12]
 800d44e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d456:	81a3      	strh	r3, [r4, #12]
 800d458:	6126      	str	r6, [r4, #16]
 800d45a:	6165      	str	r5, [r4, #20]
 800d45c:	444e      	add	r6, r9
 800d45e:	eba5 0509 	sub.w	r5, r5, r9
 800d462:	6026      	str	r6, [r4, #0]
 800d464:	60a5      	str	r5, [r4, #8]
 800d466:	463e      	mov	r6, r7
 800d468:	42be      	cmp	r6, r7
 800d46a:	d900      	bls.n	800d46e <__ssputs_r+0x72>
 800d46c:	463e      	mov	r6, r7
 800d46e:	6820      	ldr	r0, [r4, #0]
 800d470:	4632      	mov	r2, r6
 800d472:	4641      	mov	r1, r8
 800d474:	f000 fb84 	bl	800db80 <memmove>
 800d478:	68a3      	ldr	r3, [r4, #8]
 800d47a:	1b9b      	subs	r3, r3, r6
 800d47c:	60a3      	str	r3, [r4, #8]
 800d47e:	6823      	ldr	r3, [r4, #0]
 800d480:	4433      	add	r3, r6
 800d482:	6023      	str	r3, [r4, #0]
 800d484:	2000      	movs	r0, #0
 800d486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d48a:	462a      	mov	r2, r5
 800d48c:	f000 fb4a 	bl	800db24 <_realloc_r>
 800d490:	4606      	mov	r6, r0
 800d492:	2800      	cmp	r0, #0
 800d494:	d1e0      	bne.n	800d458 <__ssputs_r+0x5c>
 800d496:	6921      	ldr	r1, [r4, #16]
 800d498:	4650      	mov	r0, sl
 800d49a:	f7ff ff65 	bl	800d368 <_free_r>
 800d49e:	230c      	movs	r3, #12
 800d4a0:	f8ca 3000 	str.w	r3, [sl]
 800d4a4:	89a3      	ldrh	r3, [r4, #12]
 800d4a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4aa:	81a3      	strh	r3, [r4, #12]
 800d4ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d4b0:	e7e9      	b.n	800d486 <__ssputs_r+0x8a>
	...

0800d4b4 <_svfiprintf_r>:
 800d4b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4b8:	4698      	mov	r8, r3
 800d4ba:	898b      	ldrh	r3, [r1, #12]
 800d4bc:	061b      	lsls	r3, r3, #24
 800d4be:	b09d      	sub	sp, #116	@ 0x74
 800d4c0:	4607      	mov	r7, r0
 800d4c2:	460d      	mov	r5, r1
 800d4c4:	4614      	mov	r4, r2
 800d4c6:	d510      	bpl.n	800d4ea <_svfiprintf_r+0x36>
 800d4c8:	690b      	ldr	r3, [r1, #16]
 800d4ca:	b973      	cbnz	r3, 800d4ea <_svfiprintf_r+0x36>
 800d4cc:	2140      	movs	r1, #64	@ 0x40
 800d4ce:	f000 f90f 	bl	800d6f0 <_malloc_r>
 800d4d2:	6028      	str	r0, [r5, #0]
 800d4d4:	6128      	str	r0, [r5, #16]
 800d4d6:	b930      	cbnz	r0, 800d4e6 <_svfiprintf_r+0x32>
 800d4d8:	230c      	movs	r3, #12
 800d4da:	603b      	str	r3, [r7, #0]
 800d4dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d4e0:	b01d      	add	sp, #116	@ 0x74
 800d4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4e6:	2340      	movs	r3, #64	@ 0x40
 800d4e8:	616b      	str	r3, [r5, #20]
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4ee:	2320      	movs	r3, #32
 800d4f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d4f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d4f8:	2330      	movs	r3, #48	@ 0x30
 800d4fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d698 <_svfiprintf_r+0x1e4>
 800d4fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d502:	f04f 0901 	mov.w	r9, #1
 800d506:	4623      	mov	r3, r4
 800d508:	469a      	mov	sl, r3
 800d50a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d50e:	b10a      	cbz	r2, 800d514 <_svfiprintf_r+0x60>
 800d510:	2a25      	cmp	r2, #37	@ 0x25
 800d512:	d1f9      	bne.n	800d508 <_svfiprintf_r+0x54>
 800d514:	ebba 0b04 	subs.w	fp, sl, r4
 800d518:	d00b      	beq.n	800d532 <_svfiprintf_r+0x7e>
 800d51a:	465b      	mov	r3, fp
 800d51c:	4622      	mov	r2, r4
 800d51e:	4629      	mov	r1, r5
 800d520:	4638      	mov	r0, r7
 800d522:	f7ff ff6b 	bl	800d3fc <__ssputs_r>
 800d526:	3001      	adds	r0, #1
 800d528:	f000 80a7 	beq.w	800d67a <_svfiprintf_r+0x1c6>
 800d52c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d52e:	445a      	add	r2, fp
 800d530:	9209      	str	r2, [sp, #36]	@ 0x24
 800d532:	f89a 3000 	ldrb.w	r3, [sl]
 800d536:	2b00      	cmp	r3, #0
 800d538:	f000 809f 	beq.w	800d67a <_svfiprintf_r+0x1c6>
 800d53c:	2300      	movs	r3, #0
 800d53e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d542:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d546:	f10a 0a01 	add.w	sl, sl, #1
 800d54a:	9304      	str	r3, [sp, #16]
 800d54c:	9307      	str	r3, [sp, #28]
 800d54e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d552:	931a      	str	r3, [sp, #104]	@ 0x68
 800d554:	4654      	mov	r4, sl
 800d556:	2205      	movs	r2, #5
 800d558:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d55c:	484e      	ldr	r0, [pc, #312]	@ (800d698 <_svfiprintf_r+0x1e4>)
 800d55e:	f7f2 fe3f 	bl	80001e0 <memchr>
 800d562:	9a04      	ldr	r2, [sp, #16]
 800d564:	b9d8      	cbnz	r0, 800d59e <_svfiprintf_r+0xea>
 800d566:	06d0      	lsls	r0, r2, #27
 800d568:	bf44      	itt	mi
 800d56a:	2320      	movmi	r3, #32
 800d56c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d570:	0711      	lsls	r1, r2, #28
 800d572:	bf44      	itt	mi
 800d574:	232b      	movmi	r3, #43	@ 0x2b
 800d576:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d57a:	f89a 3000 	ldrb.w	r3, [sl]
 800d57e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d580:	d015      	beq.n	800d5ae <_svfiprintf_r+0xfa>
 800d582:	9a07      	ldr	r2, [sp, #28]
 800d584:	4654      	mov	r4, sl
 800d586:	2000      	movs	r0, #0
 800d588:	f04f 0c0a 	mov.w	ip, #10
 800d58c:	4621      	mov	r1, r4
 800d58e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d592:	3b30      	subs	r3, #48	@ 0x30
 800d594:	2b09      	cmp	r3, #9
 800d596:	d94b      	bls.n	800d630 <_svfiprintf_r+0x17c>
 800d598:	b1b0      	cbz	r0, 800d5c8 <_svfiprintf_r+0x114>
 800d59a:	9207      	str	r2, [sp, #28]
 800d59c:	e014      	b.n	800d5c8 <_svfiprintf_r+0x114>
 800d59e:	eba0 0308 	sub.w	r3, r0, r8
 800d5a2:	fa09 f303 	lsl.w	r3, r9, r3
 800d5a6:	4313      	orrs	r3, r2
 800d5a8:	9304      	str	r3, [sp, #16]
 800d5aa:	46a2      	mov	sl, r4
 800d5ac:	e7d2      	b.n	800d554 <_svfiprintf_r+0xa0>
 800d5ae:	9b03      	ldr	r3, [sp, #12]
 800d5b0:	1d19      	adds	r1, r3, #4
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	9103      	str	r1, [sp, #12]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	bfbb      	ittet	lt
 800d5ba:	425b      	neglt	r3, r3
 800d5bc:	f042 0202 	orrlt.w	r2, r2, #2
 800d5c0:	9307      	strge	r3, [sp, #28]
 800d5c2:	9307      	strlt	r3, [sp, #28]
 800d5c4:	bfb8      	it	lt
 800d5c6:	9204      	strlt	r2, [sp, #16]
 800d5c8:	7823      	ldrb	r3, [r4, #0]
 800d5ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800d5cc:	d10a      	bne.n	800d5e4 <_svfiprintf_r+0x130>
 800d5ce:	7863      	ldrb	r3, [r4, #1]
 800d5d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5d2:	d132      	bne.n	800d63a <_svfiprintf_r+0x186>
 800d5d4:	9b03      	ldr	r3, [sp, #12]
 800d5d6:	1d1a      	adds	r2, r3, #4
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	9203      	str	r2, [sp, #12]
 800d5dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d5e0:	3402      	adds	r4, #2
 800d5e2:	9305      	str	r3, [sp, #20]
 800d5e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d6a8 <_svfiprintf_r+0x1f4>
 800d5e8:	7821      	ldrb	r1, [r4, #0]
 800d5ea:	2203      	movs	r2, #3
 800d5ec:	4650      	mov	r0, sl
 800d5ee:	f7f2 fdf7 	bl	80001e0 <memchr>
 800d5f2:	b138      	cbz	r0, 800d604 <_svfiprintf_r+0x150>
 800d5f4:	9b04      	ldr	r3, [sp, #16]
 800d5f6:	eba0 000a 	sub.w	r0, r0, sl
 800d5fa:	2240      	movs	r2, #64	@ 0x40
 800d5fc:	4082      	lsls	r2, r0
 800d5fe:	4313      	orrs	r3, r2
 800d600:	3401      	adds	r4, #1
 800d602:	9304      	str	r3, [sp, #16]
 800d604:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d608:	4824      	ldr	r0, [pc, #144]	@ (800d69c <_svfiprintf_r+0x1e8>)
 800d60a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d60e:	2206      	movs	r2, #6
 800d610:	f7f2 fde6 	bl	80001e0 <memchr>
 800d614:	2800      	cmp	r0, #0
 800d616:	d036      	beq.n	800d686 <_svfiprintf_r+0x1d2>
 800d618:	4b21      	ldr	r3, [pc, #132]	@ (800d6a0 <_svfiprintf_r+0x1ec>)
 800d61a:	bb1b      	cbnz	r3, 800d664 <_svfiprintf_r+0x1b0>
 800d61c:	9b03      	ldr	r3, [sp, #12]
 800d61e:	3307      	adds	r3, #7
 800d620:	f023 0307 	bic.w	r3, r3, #7
 800d624:	3308      	adds	r3, #8
 800d626:	9303      	str	r3, [sp, #12]
 800d628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d62a:	4433      	add	r3, r6
 800d62c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d62e:	e76a      	b.n	800d506 <_svfiprintf_r+0x52>
 800d630:	fb0c 3202 	mla	r2, ip, r2, r3
 800d634:	460c      	mov	r4, r1
 800d636:	2001      	movs	r0, #1
 800d638:	e7a8      	b.n	800d58c <_svfiprintf_r+0xd8>
 800d63a:	2300      	movs	r3, #0
 800d63c:	3401      	adds	r4, #1
 800d63e:	9305      	str	r3, [sp, #20]
 800d640:	4619      	mov	r1, r3
 800d642:	f04f 0c0a 	mov.w	ip, #10
 800d646:	4620      	mov	r0, r4
 800d648:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d64c:	3a30      	subs	r2, #48	@ 0x30
 800d64e:	2a09      	cmp	r2, #9
 800d650:	d903      	bls.n	800d65a <_svfiprintf_r+0x1a6>
 800d652:	2b00      	cmp	r3, #0
 800d654:	d0c6      	beq.n	800d5e4 <_svfiprintf_r+0x130>
 800d656:	9105      	str	r1, [sp, #20]
 800d658:	e7c4      	b.n	800d5e4 <_svfiprintf_r+0x130>
 800d65a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d65e:	4604      	mov	r4, r0
 800d660:	2301      	movs	r3, #1
 800d662:	e7f0      	b.n	800d646 <_svfiprintf_r+0x192>
 800d664:	ab03      	add	r3, sp, #12
 800d666:	9300      	str	r3, [sp, #0]
 800d668:	462a      	mov	r2, r5
 800d66a:	4b0e      	ldr	r3, [pc, #56]	@ (800d6a4 <_svfiprintf_r+0x1f0>)
 800d66c:	a904      	add	r1, sp, #16
 800d66e:	4638      	mov	r0, r7
 800d670:	f3af 8000 	nop.w
 800d674:	1c42      	adds	r2, r0, #1
 800d676:	4606      	mov	r6, r0
 800d678:	d1d6      	bne.n	800d628 <_svfiprintf_r+0x174>
 800d67a:	89ab      	ldrh	r3, [r5, #12]
 800d67c:	065b      	lsls	r3, r3, #25
 800d67e:	f53f af2d 	bmi.w	800d4dc <_svfiprintf_r+0x28>
 800d682:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d684:	e72c      	b.n	800d4e0 <_svfiprintf_r+0x2c>
 800d686:	ab03      	add	r3, sp, #12
 800d688:	9300      	str	r3, [sp, #0]
 800d68a:	462a      	mov	r2, r5
 800d68c:	4b05      	ldr	r3, [pc, #20]	@ (800d6a4 <_svfiprintf_r+0x1f0>)
 800d68e:	a904      	add	r1, sp, #16
 800d690:	4638      	mov	r0, r7
 800d692:	f000 f91b 	bl	800d8cc <_printf_i>
 800d696:	e7ed      	b.n	800d674 <_svfiprintf_r+0x1c0>
 800d698:	0800dd5c 	.word	0x0800dd5c
 800d69c:	0800dd66 	.word	0x0800dd66
 800d6a0:	00000000 	.word	0x00000000
 800d6a4:	0800d3fd 	.word	0x0800d3fd
 800d6a8:	0800dd62 	.word	0x0800dd62

0800d6ac <sbrk_aligned>:
 800d6ac:	b570      	push	{r4, r5, r6, lr}
 800d6ae:	4e0f      	ldr	r6, [pc, #60]	@ (800d6ec <sbrk_aligned+0x40>)
 800d6b0:	460c      	mov	r4, r1
 800d6b2:	6831      	ldr	r1, [r6, #0]
 800d6b4:	4605      	mov	r5, r0
 800d6b6:	b911      	cbnz	r1, 800d6be <sbrk_aligned+0x12>
 800d6b8:	f000 fa7c 	bl	800dbb4 <_sbrk_r>
 800d6bc:	6030      	str	r0, [r6, #0]
 800d6be:	4621      	mov	r1, r4
 800d6c0:	4628      	mov	r0, r5
 800d6c2:	f000 fa77 	bl	800dbb4 <_sbrk_r>
 800d6c6:	1c43      	adds	r3, r0, #1
 800d6c8:	d103      	bne.n	800d6d2 <sbrk_aligned+0x26>
 800d6ca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d6ce:	4620      	mov	r0, r4
 800d6d0:	bd70      	pop	{r4, r5, r6, pc}
 800d6d2:	1cc4      	adds	r4, r0, #3
 800d6d4:	f024 0403 	bic.w	r4, r4, #3
 800d6d8:	42a0      	cmp	r0, r4
 800d6da:	d0f8      	beq.n	800d6ce <sbrk_aligned+0x22>
 800d6dc:	1a21      	subs	r1, r4, r0
 800d6de:	4628      	mov	r0, r5
 800d6e0:	f000 fa68 	bl	800dbb4 <_sbrk_r>
 800d6e4:	3001      	adds	r0, #1
 800d6e6:	d1f2      	bne.n	800d6ce <sbrk_aligned+0x22>
 800d6e8:	e7ef      	b.n	800d6ca <sbrk_aligned+0x1e>
 800d6ea:	bf00      	nop
 800d6ec:	200059bc 	.word	0x200059bc

0800d6f0 <_malloc_r>:
 800d6f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6f4:	1ccd      	adds	r5, r1, #3
 800d6f6:	f025 0503 	bic.w	r5, r5, #3
 800d6fa:	3508      	adds	r5, #8
 800d6fc:	2d0c      	cmp	r5, #12
 800d6fe:	bf38      	it	cc
 800d700:	250c      	movcc	r5, #12
 800d702:	2d00      	cmp	r5, #0
 800d704:	4606      	mov	r6, r0
 800d706:	db01      	blt.n	800d70c <_malloc_r+0x1c>
 800d708:	42a9      	cmp	r1, r5
 800d70a:	d904      	bls.n	800d716 <_malloc_r+0x26>
 800d70c:	230c      	movs	r3, #12
 800d70e:	6033      	str	r3, [r6, #0]
 800d710:	2000      	movs	r0, #0
 800d712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d716:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d7ec <_malloc_r+0xfc>
 800d71a:	f000 f9f7 	bl	800db0c <__malloc_lock>
 800d71e:	f8d8 3000 	ldr.w	r3, [r8]
 800d722:	461c      	mov	r4, r3
 800d724:	bb44      	cbnz	r4, 800d778 <_malloc_r+0x88>
 800d726:	4629      	mov	r1, r5
 800d728:	4630      	mov	r0, r6
 800d72a:	f7ff ffbf 	bl	800d6ac <sbrk_aligned>
 800d72e:	1c43      	adds	r3, r0, #1
 800d730:	4604      	mov	r4, r0
 800d732:	d158      	bne.n	800d7e6 <_malloc_r+0xf6>
 800d734:	f8d8 4000 	ldr.w	r4, [r8]
 800d738:	4627      	mov	r7, r4
 800d73a:	2f00      	cmp	r7, #0
 800d73c:	d143      	bne.n	800d7c6 <_malloc_r+0xd6>
 800d73e:	2c00      	cmp	r4, #0
 800d740:	d04b      	beq.n	800d7da <_malloc_r+0xea>
 800d742:	6823      	ldr	r3, [r4, #0]
 800d744:	4639      	mov	r1, r7
 800d746:	4630      	mov	r0, r6
 800d748:	eb04 0903 	add.w	r9, r4, r3
 800d74c:	f000 fa32 	bl	800dbb4 <_sbrk_r>
 800d750:	4581      	cmp	r9, r0
 800d752:	d142      	bne.n	800d7da <_malloc_r+0xea>
 800d754:	6821      	ldr	r1, [r4, #0]
 800d756:	1a6d      	subs	r5, r5, r1
 800d758:	4629      	mov	r1, r5
 800d75a:	4630      	mov	r0, r6
 800d75c:	f7ff ffa6 	bl	800d6ac <sbrk_aligned>
 800d760:	3001      	adds	r0, #1
 800d762:	d03a      	beq.n	800d7da <_malloc_r+0xea>
 800d764:	6823      	ldr	r3, [r4, #0]
 800d766:	442b      	add	r3, r5
 800d768:	6023      	str	r3, [r4, #0]
 800d76a:	f8d8 3000 	ldr.w	r3, [r8]
 800d76e:	685a      	ldr	r2, [r3, #4]
 800d770:	bb62      	cbnz	r2, 800d7cc <_malloc_r+0xdc>
 800d772:	f8c8 7000 	str.w	r7, [r8]
 800d776:	e00f      	b.n	800d798 <_malloc_r+0xa8>
 800d778:	6822      	ldr	r2, [r4, #0]
 800d77a:	1b52      	subs	r2, r2, r5
 800d77c:	d420      	bmi.n	800d7c0 <_malloc_r+0xd0>
 800d77e:	2a0b      	cmp	r2, #11
 800d780:	d917      	bls.n	800d7b2 <_malloc_r+0xc2>
 800d782:	1961      	adds	r1, r4, r5
 800d784:	42a3      	cmp	r3, r4
 800d786:	6025      	str	r5, [r4, #0]
 800d788:	bf18      	it	ne
 800d78a:	6059      	strne	r1, [r3, #4]
 800d78c:	6863      	ldr	r3, [r4, #4]
 800d78e:	bf08      	it	eq
 800d790:	f8c8 1000 	streq.w	r1, [r8]
 800d794:	5162      	str	r2, [r4, r5]
 800d796:	604b      	str	r3, [r1, #4]
 800d798:	4630      	mov	r0, r6
 800d79a:	f000 f9bd 	bl	800db18 <__malloc_unlock>
 800d79e:	f104 000b 	add.w	r0, r4, #11
 800d7a2:	1d23      	adds	r3, r4, #4
 800d7a4:	f020 0007 	bic.w	r0, r0, #7
 800d7a8:	1ac2      	subs	r2, r0, r3
 800d7aa:	bf1c      	itt	ne
 800d7ac:	1a1b      	subne	r3, r3, r0
 800d7ae:	50a3      	strne	r3, [r4, r2]
 800d7b0:	e7af      	b.n	800d712 <_malloc_r+0x22>
 800d7b2:	6862      	ldr	r2, [r4, #4]
 800d7b4:	42a3      	cmp	r3, r4
 800d7b6:	bf0c      	ite	eq
 800d7b8:	f8c8 2000 	streq.w	r2, [r8]
 800d7bc:	605a      	strne	r2, [r3, #4]
 800d7be:	e7eb      	b.n	800d798 <_malloc_r+0xa8>
 800d7c0:	4623      	mov	r3, r4
 800d7c2:	6864      	ldr	r4, [r4, #4]
 800d7c4:	e7ae      	b.n	800d724 <_malloc_r+0x34>
 800d7c6:	463c      	mov	r4, r7
 800d7c8:	687f      	ldr	r7, [r7, #4]
 800d7ca:	e7b6      	b.n	800d73a <_malloc_r+0x4a>
 800d7cc:	461a      	mov	r2, r3
 800d7ce:	685b      	ldr	r3, [r3, #4]
 800d7d0:	42a3      	cmp	r3, r4
 800d7d2:	d1fb      	bne.n	800d7cc <_malloc_r+0xdc>
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	6053      	str	r3, [r2, #4]
 800d7d8:	e7de      	b.n	800d798 <_malloc_r+0xa8>
 800d7da:	230c      	movs	r3, #12
 800d7dc:	6033      	str	r3, [r6, #0]
 800d7de:	4630      	mov	r0, r6
 800d7e0:	f000 f99a 	bl	800db18 <__malloc_unlock>
 800d7e4:	e794      	b.n	800d710 <_malloc_r+0x20>
 800d7e6:	6005      	str	r5, [r0, #0]
 800d7e8:	e7d6      	b.n	800d798 <_malloc_r+0xa8>
 800d7ea:	bf00      	nop
 800d7ec:	200059c0 	.word	0x200059c0

0800d7f0 <_printf_common>:
 800d7f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7f4:	4616      	mov	r6, r2
 800d7f6:	4698      	mov	r8, r3
 800d7f8:	688a      	ldr	r2, [r1, #8]
 800d7fa:	690b      	ldr	r3, [r1, #16]
 800d7fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d800:	4293      	cmp	r3, r2
 800d802:	bfb8      	it	lt
 800d804:	4613      	movlt	r3, r2
 800d806:	6033      	str	r3, [r6, #0]
 800d808:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d80c:	4607      	mov	r7, r0
 800d80e:	460c      	mov	r4, r1
 800d810:	b10a      	cbz	r2, 800d816 <_printf_common+0x26>
 800d812:	3301      	adds	r3, #1
 800d814:	6033      	str	r3, [r6, #0]
 800d816:	6823      	ldr	r3, [r4, #0]
 800d818:	0699      	lsls	r1, r3, #26
 800d81a:	bf42      	ittt	mi
 800d81c:	6833      	ldrmi	r3, [r6, #0]
 800d81e:	3302      	addmi	r3, #2
 800d820:	6033      	strmi	r3, [r6, #0]
 800d822:	6825      	ldr	r5, [r4, #0]
 800d824:	f015 0506 	ands.w	r5, r5, #6
 800d828:	d106      	bne.n	800d838 <_printf_common+0x48>
 800d82a:	f104 0a19 	add.w	sl, r4, #25
 800d82e:	68e3      	ldr	r3, [r4, #12]
 800d830:	6832      	ldr	r2, [r6, #0]
 800d832:	1a9b      	subs	r3, r3, r2
 800d834:	42ab      	cmp	r3, r5
 800d836:	dc26      	bgt.n	800d886 <_printf_common+0x96>
 800d838:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d83c:	6822      	ldr	r2, [r4, #0]
 800d83e:	3b00      	subs	r3, #0
 800d840:	bf18      	it	ne
 800d842:	2301      	movne	r3, #1
 800d844:	0692      	lsls	r2, r2, #26
 800d846:	d42b      	bmi.n	800d8a0 <_printf_common+0xb0>
 800d848:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d84c:	4641      	mov	r1, r8
 800d84e:	4638      	mov	r0, r7
 800d850:	47c8      	blx	r9
 800d852:	3001      	adds	r0, #1
 800d854:	d01e      	beq.n	800d894 <_printf_common+0xa4>
 800d856:	6823      	ldr	r3, [r4, #0]
 800d858:	6922      	ldr	r2, [r4, #16]
 800d85a:	f003 0306 	and.w	r3, r3, #6
 800d85e:	2b04      	cmp	r3, #4
 800d860:	bf02      	ittt	eq
 800d862:	68e5      	ldreq	r5, [r4, #12]
 800d864:	6833      	ldreq	r3, [r6, #0]
 800d866:	1aed      	subeq	r5, r5, r3
 800d868:	68a3      	ldr	r3, [r4, #8]
 800d86a:	bf0c      	ite	eq
 800d86c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d870:	2500      	movne	r5, #0
 800d872:	4293      	cmp	r3, r2
 800d874:	bfc4      	itt	gt
 800d876:	1a9b      	subgt	r3, r3, r2
 800d878:	18ed      	addgt	r5, r5, r3
 800d87a:	2600      	movs	r6, #0
 800d87c:	341a      	adds	r4, #26
 800d87e:	42b5      	cmp	r5, r6
 800d880:	d11a      	bne.n	800d8b8 <_printf_common+0xc8>
 800d882:	2000      	movs	r0, #0
 800d884:	e008      	b.n	800d898 <_printf_common+0xa8>
 800d886:	2301      	movs	r3, #1
 800d888:	4652      	mov	r2, sl
 800d88a:	4641      	mov	r1, r8
 800d88c:	4638      	mov	r0, r7
 800d88e:	47c8      	blx	r9
 800d890:	3001      	adds	r0, #1
 800d892:	d103      	bne.n	800d89c <_printf_common+0xac>
 800d894:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d89c:	3501      	adds	r5, #1
 800d89e:	e7c6      	b.n	800d82e <_printf_common+0x3e>
 800d8a0:	18e1      	adds	r1, r4, r3
 800d8a2:	1c5a      	adds	r2, r3, #1
 800d8a4:	2030      	movs	r0, #48	@ 0x30
 800d8a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d8aa:	4422      	add	r2, r4
 800d8ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d8b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d8b4:	3302      	adds	r3, #2
 800d8b6:	e7c7      	b.n	800d848 <_printf_common+0x58>
 800d8b8:	2301      	movs	r3, #1
 800d8ba:	4622      	mov	r2, r4
 800d8bc:	4641      	mov	r1, r8
 800d8be:	4638      	mov	r0, r7
 800d8c0:	47c8      	blx	r9
 800d8c2:	3001      	adds	r0, #1
 800d8c4:	d0e6      	beq.n	800d894 <_printf_common+0xa4>
 800d8c6:	3601      	adds	r6, #1
 800d8c8:	e7d9      	b.n	800d87e <_printf_common+0x8e>
	...

0800d8cc <_printf_i>:
 800d8cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d8d0:	7e0f      	ldrb	r7, [r1, #24]
 800d8d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d8d4:	2f78      	cmp	r7, #120	@ 0x78
 800d8d6:	4691      	mov	r9, r2
 800d8d8:	4680      	mov	r8, r0
 800d8da:	460c      	mov	r4, r1
 800d8dc:	469a      	mov	sl, r3
 800d8de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d8e2:	d807      	bhi.n	800d8f4 <_printf_i+0x28>
 800d8e4:	2f62      	cmp	r7, #98	@ 0x62
 800d8e6:	d80a      	bhi.n	800d8fe <_printf_i+0x32>
 800d8e8:	2f00      	cmp	r7, #0
 800d8ea:	f000 80d2 	beq.w	800da92 <_printf_i+0x1c6>
 800d8ee:	2f58      	cmp	r7, #88	@ 0x58
 800d8f0:	f000 80b9 	beq.w	800da66 <_printf_i+0x19a>
 800d8f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d8f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d8fc:	e03a      	b.n	800d974 <_printf_i+0xa8>
 800d8fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d902:	2b15      	cmp	r3, #21
 800d904:	d8f6      	bhi.n	800d8f4 <_printf_i+0x28>
 800d906:	a101      	add	r1, pc, #4	@ (adr r1, 800d90c <_printf_i+0x40>)
 800d908:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d90c:	0800d965 	.word	0x0800d965
 800d910:	0800d979 	.word	0x0800d979
 800d914:	0800d8f5 	.word	0x0800d8f5
 800d918:	0800d8f5 	.word	0x0800d8f5
 800d91c:	0800d8f5 	.word	0x0800d8f5
 800d920:	0800d8f5 	.word	0x0800d8f5
 800d924:	0800d979 	.word	0x0800d979
 800d928:	0800d8f5 	.word	0x0800d8f5
 800d92c:	0800d8f5 	.word	0x0800d8f5
 800d930:	0800d8f5 	.word	0x0800d8f5
 800d934:	0800d8f5 	.word	0x0800d8f5
 800d938:	0800da79 	.word	0x0800da79
 800d93c:	0800d9a3 	.word	0x0800d9a3
 800d940:	0800da33 	.word	0x0800da33
 800d944:	0800d8f5 	.word	0x0800d8f5
 800d948:	0800d8f5 	.word	0x0800d8f5
 800d94c:	0800da9b 	.word	0x0800da9b
 800d950:	0800d8f5 	.word	0x0800d8f5
 800d954:	0800d9a3 	.word	0x0800d9a3
 800d958:	0800d8f5 	.word	0x0800d8f5
 800d95c:	0800d8f5 	.word	0x0800d8f5
 800d960:	0800da3b 	.word	0x0800da3b
 800d964:	6833      	ldr	r3, [r6, #0]
 800d966:	1d1a      	adds	r2, r3, #4
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	6032      	str	r2, [r6, #0]
 800d96c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d970:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d974:	2301      	movs	r3, #1
 800d976:	e09d      	b.n	800dab4 <_printf_i+0x1e8>
 800d978:	6833      	ldr	r3, [r6, #0]
 800d97a:	6820      	ldr	r0, [r4, #0]
 800d97c:	1d19      	adds	r1, r3, #4
 800d97e:	6031      	str	r1, [r6, #0]
 800d980:	0606      	lsls	r6, r0, #24
 800d982:	d501      	bpl.n	800d988 <_printf_i+0xbc>
 800d984:	681d      	ldr	r5, [r3, #0]
 800d986:	e003      	b.n	800d990 <_printf_i+0xc4>
 800d988:	0645      	lsls	r5, r0, #25
 800d98a:	d5fb      	bpl.n	800d984 <_printf_i+0xb8>
 800d98c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d990:	2d00      	cmp	r5, #0
 800d992:	da03      	bge.n	800d99c <_printf_i+0xd0>
 800d994:	232d      	movs	r3, #45	@ 0x2d
 800d996:	426d      	negs	r5, r5
 800d998:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d99c:	4859      	ldr	r0, [pc, #356]	@ (800db04 <_printf_i+0x238>)
 800d99e:	230a      	movs	r3, #10
 800d9a0:	e011      	b.n	800d9c6 <_printf_i+0xfa>
 800d9a2:	6821      	ldr	r1, [r4, #0]
 800d9a4:	6833      	ldr	r3, [r6, #0]
 800d9a6:	0608      	lsls	r0, r1, #24
 800d9a8:	f853 5b04 	ldr.w	r5, [r3], #4
 800d9ac:	d402      	bmi.n	800d9b4 <_printf_i+0xe8>
 800d9ae:	0649      	lsls	r1, r1, #25
 800d9b0:	bf48      	it	mi
 800d9b2:	b2ad      	uxthmi	r5, r5
 800d9b4:	2f6f      	cmp	r7, #111	@ 0x6f
 800d9b6:	4853      	ldr	r0, [pc, #332]	@ (800db04 <_printf_i+0x238>)
 800d9b8:	6033      	str	r3, [r6, #0]
 800d9ba:	bf14      	ite	ne
 800d9bc:	230a      	movne	r3, #10
 800d9be:	2308      	moveq	r3, #8
 800d9c0:	2100      	movs	r1, #0
 800d9c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d9c6:	6866      	ldr	r6, [r4, #4]
 800d9c8:	60a6      	str	r6, [r4, #8]
 800d9ca:	2e00      	cmp	r6, #0
 800d9cc:	bfa2      	ittt	ge
 800d9ce:	6821      	ldrge	r1, [r4, #0]
 800d9d0:	f021 0104 	bicge.w	r1, r1, #4
 800d9d4:	6021      	strge	r1, [r4, #0]
 800d9d6:	b90d      	cbnz	r5, 800d9dc <_printf_i+0x110>
 800d9d8:	2e00      	cmp	r6, #0
 800d9da:	d04b      	beq.n	800da74 <_printf_i+0x1a8>
 800d9dc:	4616      	mov	r6, r2
 800d9de:	fbb5 f1f3 	udiv	r1, r5, r3
 800d9e2:	fb03 5711 	mls	r7, r3, r1, r5
 800d9e6:	5dc7      	ldrb	r7, [r0, r7]
 800d9e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d9ec:	462f      	mov	r7, r5
 800d9ee:	42bb      	cmp	r3, r7
 800d9f0:	460d      	mov	r5, r1
 800d9f2:	d9f4      	bls.n	800d9de <_printf_i+0x112>
 800d9f4:	2b08      	cmp	r3, #8
 800d9f6:	d10b      	bne.n	800da10 <_printf_i+0x144>
 800d9f8:	6823      	ldr	r3, [r4, #0]
 800d9fa:	07df      	lsls	r7, r3, #31
 800d9fc:	d508      	bpl.n	800da10 <_printf_i+0x144>
 800d9fe:	6923      	ldr	r3, [r4, #16]
 800da00:	6861      	ldr	r1, [r4, #4]
 800da02:	4299      	cmp	r1, r3
 800da04:	bfde      	ittt	le
 800da06:	2330      	movle	r3, #48	@ 0x30
 800da08:	f806 3c01 	strble.w	r3, [r6, #-1]
 800da0c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800da10:	1b92      	subs	r2, r2, r6
 800da12:	6122      	str	r2, [r4, #16]
 800da14:	f8cd a000 	str.w	sl, [sp]
 800da18:	464b      	mov	r3, r9
 800da1a:	aa03      	add	r2, sp, #12
 800da1c:	4621      	mov	r1, r4
 800da1e:	4640      	mov	r0, r8
 800da20:	f7ff fee6 	bl	800d7f0 <_printf_common>
 800da24:	3001      	adds	r0, #1
 800da26:	d14a      	bne.n	800dabe <_printf_i+0x1f2>
 800da28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800da2c:	b004      	add	sp, #16
 800da2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da32:	6823      	ldr	r3, [r4, #0]
 800da34:	f043 0320 	orr.w	r3, r3, #32
 800da38:	6023      	str	r3, [r4, #0]
 800da3a:	4833      	ldr	r0, [pc, #204]	@ (800db08 <_printf_i+0x23c>)
 800da3c:	2778      	movs	r7, #120	@ 0x78
 800da3e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800da42:	6823      	ldr	r3, [r4, #0]
 800da44:	6831      	ldr	r1, [r6, #0]
 800da46:	061f      	lsls	r7, r3, #24
 800da48:	f851 5b04 	ldr.w	r5, [r1], #4
 800da4c:	d402      	bmi.n	800da54 <_printf_i+0x188>
 800da4e:	065f      	lsls	r7, r3, #25
 800da50:	bf48      	it	mi
 800da52:	b2ad      	uxthmi	r5, r5
 800da54:	6031      	str	r1, [r6, #0]
 800da56:	07d9      	lsls	r1, r3, #31
 800da58:	bf44      	itt	mi
 800da5a:	f043 0320 	orrmi.w	r3, r3, #32
 800da5e:	6023      	strmi	r3, [r4, #0]
 800da60:	b11d      	cbz	r5, 800da6a <_printf_i+0x19e>
 800da62:	2310      	movs	r3, #16
 800da64:	e7ac      	b.n	800d9c0 <_printf_i+0xf4>
 800da66:	4827      	ldr	r0, [pc, #156]	@ (800db04 <_printf_i+0x238>)
 800da68:	e7e9      	b.n	800da3e <_printf_i+0x172>
 800da6a:	6823      	ldr	r3, [r4, #0]
 800da6c:	f023 0320 	bic.w	r3, r3, #32
 800da70:	6023      	str	r3, [r4, #0]
 800da72:	e7f6      	b.n	800da62 <_printf_i+0x196>
 800da74:	4616      	mov	r6, r2
 800da76:	e7bd      	b.n	800d9f4 <_printf_i+0x128>
 800da78:	6833      	ldr	r3, [r6, #0]
 800da7a:	6825      	ldr	r5, [r4, #0]
 800da7c:	6961      	ldr	r1, [r4, #20]
 800da7e:	1d18      	adds	r0, r3, #4
 800da80:	6030      	str	r0, [r6, #0]
 800da82:	062e      	lsls	r6, r5, #24
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	d501      	bpl.n	800da8c <_printf_i+0x1c0>
 800da88:	6019      	str	r1, [r3, #0]
 800da8a:	e002      	b.n	800da92 <_printf_i+0x1c6>
 800da8c:	0668      	lsls	r0, r5, #25
 800da8e:	d5fb      	bpl.n	800da88 <_printf_i+0x1bc>
 800da90:	8019      	strh	r1, [r3, #0]
 800da92:	2300      	movs	r3, #0
 800da94:	6123      	str	r3, [r4, #16]
 800da96:	4616      	mov	r6, r2
 800da98:	e7bc      	b.n	800da14 <_printf_i+0x148>
 800da9a:	6833      	ldr	r3, [r6, #0]
 800da9c:	1d1a      	adds	r2, r3, #4
 800da9e:	6032      	str	r2, [r6, #0]
 800daa0:	681e      	ldr	r6, [r3, #0]
 800daa2:	6862      	ldr	r2, [r4, #4]
 800daa4:	2100      	movs	r1, #0
 800daa6:	4630      	mov	r0, r6
 800daa8:	f7f2 fb9a 	bl	80001e0 <memchr>
 800daac:	b108      	cbz	r0, 800dab2 <_printf_i+0x1e6>
 800daae:	1b80      	subs	r0, r0, r6
 800dab0:	6060      	str	r0, [r4, #4]
 800dab2:	6863      	ldr	r3, [r4, #4]
 800dab4:	6123      	str	r3, [r4, #16]
 800dab6:	2300      	movs	r3, #0
 800dab8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dabc:	e7aa      	b.n	800da14 <_printf_i+0x148>
 800dabe:	6923      	ldr	r3, [r4, #16]
 800dac0:	4632      	mov	r2, r6
 800dac2:	4649      	mov	r1, r9
 800dac4:	4640      	mov	r0, r8
 800dac6:	47d0      	blx	sl
 800dac8:	3001      	adds	r0, #1
 800daca:	d0ad      	beq.n	800da28 <_printf_i+0x15c>
 800dacc:	6823      	ldr	r3, [r4, #0]
 800dace:	079b      	lsls	r3, r3, #30
 800dad0:	d413      	bmi.n	800dafa <_printf_i+0x22e>
 800dad2:	68e0      	ldr	r0, [r4, #12]
 800dad4:	9b03      	ldr	r3, [sp, #12]
 800dad6:	4298      	cmp	r0, r3
 800dad8:	bfb8      	it	lt
 800dada:	4618      	movlt	r0, r3
 800dadc:	e7a6      	b.n	800da2c <_printf_i+0x160>
 800dade:	2301      	movs	r3, #1
 800dae0:	4632      	mov	r2, r6
 800dae2:	4649      	mov	r1, r9
 800dae4:	4640      	mov	r0, r8
 800dae6:	47d0      	blx	sl
 800dae8:	3001      	adds	r0, #1
 800daea:	d09d      	beq.n	800da28 <_printf_i+0x15c>
 800daec:	3501      	adds	r5, #1
 800daee:	68e3      	ldr	r3, [r4, #12]
 800daf0:	9903      	ldr	r1, [sp, #12]
 800daf2:	1a5b      	subs	r3, r3, r1
 800daf4:	42ab      	cmp	r3, r5
 800daf6:	dcf2      	bgt.n	800dade <_printf_i+0x212>
 800daf8:	e7eb      	b.n	800dad2 <_printf_i+0x206>
 800dafa:	2500      	movs	r5, #0
 800dafc:	f104 0619 	add.w	r6, r4, #25
 800db00:	e7f5      	b.n	800daee <_printf_i+0x222>
 800db02:	bf00      	nop
 800db04:	0800dd6d 	.word	0x0800dd6d
 800db08:	0800dd7e 	.word	0x0800dd7e

0800db0c <__malloc_lock>:
 800db0c:	4801      	ldr	r0, [pc, #4]	@ (800db14 <__malloc_lock+0x8>)
 800db0e:	f7ff bc1b 	b.w	800d348 <__retarget_lock_acquire_recursive>
 800db12:	bf00      	nop
 800db14:	200059b8 	.word	0x200059b8

0800db18 <__malloc_unlock>:
 800db18:	4801      	ldr	r0, [pc, #4]	@ (800db20 <__malloc_unlock+0x8>)
 800db1a:	f7ff bc16 	b.w	800d34a <__retarget_lock_release_recursive>
 800db1e:	bf00      	nop
 800db20:	200059b8 	.word	0x200059b8

0800db24 <_realloc_r>:
 800db24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db28:	4680      	mov	r8, r0
 800db2a:	4615      	mov	r5, r2
 800db2c:	460c      	mov	r4, r1
 800db2e:	b921      	cbnz	r1, 800db3a <_realloc_r+0x16>
 800db30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db34:	4611      	mov	r1, r2
 800db36:	f7ff bddb 	b.w	800d6f0 <_malloc_r>
 800db3a:	b92a      	cbnz	r2, 800db48 <_realloc_r+0x24>
 800db3c:	f7ff fc14 	bl	800d368 <_free_r>
 800db40:	2400      	movs	r4, #0
 800db42:	4620      	mov	r0, r4
 800db44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db48:	f000 f844 	bl	800dbd4 <_malloc_usable_size_r>
 800db4c:	4285      	cmp	r5, r0
 800db4e:	4606      	mov	r6, r0
 800db50:	d802      	bhi.n	800db58 <_realloc_r+0x34>
 800db52:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800db56:	d8f4      	bhi.n	800db42 <_realloc_r+0x1e>
 800db58:	4629      	mov	r1, r5
 800db5a:	4640      	mov	r0, r8
 800db5c:	f7ff fdc8 	bl	800d6f0 <_malloc_r>
 800db60:	4607      	mov	r7, r0
 800db62:	2800      	cmp	r0, #0
 800db64:	d0ec      	beq.n	800db40 <_realloc_r+0x1c>
 800db66:	42b5      	cmp	r5, r6
 800db68:	462a      	mov	r2, r5
 800db6a:	4621      	mov	r1, r4
 800db6c:	bf28      	it	cs
 800db6e:	4632      	movcs	r2, r6
 800db70:	f7ff fbec 	bl	800d34c <memcpy>
 800db74:	4621      	mov	r1, r4
 800db76:	4640      	mov	r0, r8
 800db78:	f7ff fbf6 	bl	800d368 <_free_r>
 800db7c:	463c      	mov	r4, r7
 800db7e:	e7e0      	b.n	800db42 <_realloc_r+0x1e>

0800db80 <memmove>:
 800db80:	4288      	cmp	r0, r1
 800db82:	b510      	push	{r4, lr}
 800db84:	eb01 0402 	add.w	r4, r1, r2
 800db88:	d902      	bls.n	800db90 <memmove+0x10>
 800db8a:	4284      	cmp	r4, r0
 800db8c:	4623      	mov	r3, r4
 800db8e:	d807      	bhi.n	800dba0 <memmove+0x20>
 800db90:	1e43      	subs	r3, r0, #1
 800db92:	42a1      	cmp	r1, r4
 800db94:	d008      	beq.n	800dba8 <memmove+0x28>
 800db96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db9e:	e7f8      	b.n	800db92 <memmove+0x12>
 800dba0:	4402      	add	r2, r0
 800dba2:	4601      	mov	r1, r0
 800dba4:	428a      	cmp	r2, r1
 800dba6:	d100      	bne.n	800dbaa <memmove+0x2a>
 800dba8:	bd10      	pop	{r4, pc}
 800dbaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dbae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dbb2:	e7f7      	b.n	800dba4 <memmove+0x24>

0800dbb4 <_sbrk_r>:
 800dbb4:	b538      	push	{r3, r4, r5, lr}
 800dbb6:	4d06      	ldr	r5, [pc, #24]	@ (800dbd0 <_sbrk_r+0x1c>)
 800dbb8:	2300      	movs	r3, #0
 800dbba:	4604      	mov	r4, r0
 800dbbc:	4608      	mov	r0, r1
 800dbbe:	602b      	str	r3, [r5, #0]
 800dbc0:	f7f6 fce8 	bl	8004594 <_sbrk>
 800dbc4:	1c43      	adds	r3, r0, #1
 800dbc6:	d102      	bne.n	800dbce <_sbrk_r+0x1a>
 800dbc8:	682b      	ldr	r3, [r5, #0]
 800dbca:	b103      	cbz	r3, 800dbce <_sbrk_r+0x1a>
 800dbcc:	6023      	str	r3, [r4, #0]
 800dbce:	bd38      	pop	{r3, r4, r5, pc}
 800dbd0:	200059b4 	.word	0x200059b4

0800dbd4 <_malloc_usable_size_r>:
 800dbd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbd8:	1f18      	subs	r0, r3, #4
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	bfbc      	itt	lt
 800dbde:	580b      	ldrlt	r3, [r1, r0]
 800dbe0:	18c0      	addlt	r0, r0, r3
 800dbe2:	4770      	bx	lr

0800dbe4 <_init>:
 800dbe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbe6:	bf00      	nop
 800dbe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbea:	bc08      	pop	{r3}
 800dbec:	469e      	mov	lr, r3
 800dbee:	4770      	bx	lr

0800dbf0 <_fini>:
 800dbf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbf2:	bf00      	nop
 800dbf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dbf6:	bc08      	pop	{r3}
 800dbf8:	469e      	mov	lr, r3
 800dbfa:	4770      	bx	lr
