vendor_name = ModelSim
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/MATRIX_MULT.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FS.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_2.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/dual_port_RAM2.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/dual_port_RAM1.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/dual_port_RAM0.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_SRAM_interface.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/UART_SRAM_interface.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/UART_Receive_Controller.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/tb_SRAM_Emulator.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/tb_project_v2.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/convert_hex_to_seven_segment.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Milestone_1.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/RGB_Converter.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_Param.h
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/define_state.h
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/VGA_Controller.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/SRAM_Controller.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PROJECT.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/PB_Controller.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/FIR.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/Clock_100_PLL.v
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/db/PROJECT.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/db/altsyncram_tq92.tdf
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/dual_port_RAM0.hex
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/db/altsyncram_uq92.tdf
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/dual_port_RAM1.hex
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/db/altsyncram_vq92.tdf
source_file = 1, C:/Users/sstje/Desktop/3DQ5_PROJECT/PROJECT/dual_port_RAM2.hex
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
design_name = PROJECT
instance = comp, \UART_unit|Add1~0\, UART_unit|Add1~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[8]\, VGA_unit|VGA_unit|V_Cont[8], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[3]\, VGA_unit|VGA_unit|V_Cont[3], PROJECT, 1
instance = comp, \UART_timer[0]\, UART_timer[0], PROJECT, 1
instance = comp, \UART_timer[2]\, UART_timer[2], PROJECT, 1
instance = comp, \UART_timer[3]\, UART_timer[3], PROJECT, 1
instance = comp, \UART_timer[7]\, UART_timer[7], PROJECT, 1
instance = comp, \UART_timer[19]\, UART_timer[19], PROJECT, 1
instance = comp, \UART_timer[23]\, UART_timer[23], PROJECT, 1
instance = comp, \UART_timer[25]\, UART_timer[25], PROJECT, 1
instance = comp, \UART_timer[24]\, UART_timer[24], PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[0]\, UART_unit|UART_RX|clock_count[0], PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[7]\, UART_unit|UART_RX|clock_count[7], PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[3]\, UART_unit|UART_RX|clock_count[3], PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[5]\, UART_unit|UART_RX|clock_count[5], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[3]~16\, VGA_unit|VGA_unit|V_Cont[3]~16, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[8]~26\, VGA_unit|VGA_unit|V_Cont[8]~26, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~0\, VGA_unit|VGA_unit|Add1~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~2\, VGA_unit|VGA_unit|Add1~2, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~4\, VGA_unit|VGA_unit|Add1~4, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~6\, VGA_unit|VGA_unit|Add1~6, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~8\, VGA_unit|VGA_unit|Add1~8, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~10\, VGA_unit|VGA_unit|Add1~10, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~12\, VGA_unit|VGA_unit|Add1~12, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~14\, VGA_unit|VGA_unit|Add1~14, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~16\, VGA_unit|VGA_unit|Add1~16, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|Add1~18\, VGA_unit|VGA_unit|Add1~18, PROJECT, 1
instance = comp, \UART_timer[0]~26\, UART_timer[0]~26, PROJECT, 1
instance = comp, \UART_timer[2]~30\, UART_timer[2]~30, PROJECT, 1
instance = comp, \UART_timer[3]~32\, UART_timer[3]~32, PROJECT, 1
instance = comp, \UART_timer[7]~40\, UART_timer[7]~40, PROJECT, 1
instance = comp, \UART_timer[19]~64\, UART_timer[19]~64, PROJECT, 1
instance = comp, \UART_timer[22]~70\, UART_timer[22]~70, PROJECT, 1
instance = comp, \UART_timer[23]~72\, UART_timer[23]~72, PROJECT, 1
instance = comp, \UART_timer[24]~74\, UART_timer[24]~74, PROJECT, 1
instance = comp, \UART_timer[25]~76\, UART_timer[25]~76, PROJECT, 1
instance = comp, \UART_unit|UART_rx_enable\, UART_unit|UART_rx_enable, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[0]~10\, UART_unit|UART_RX|clock_count[0]~10, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[3]~20\, UART_unit|UART_RX|clock_count[3]~20, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[5]~24\, UART_unit|UART_RX|clock_count[5]~24, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[7]~28\, UART_unit|UART_RX|clock_count[7]~28, PROJECT, 1
instance = comp, \UART_unit|LessThan1~0\, UART_unit|LessThan1~0, PROJECT, 1
instance = comp, \M2_unit|FS_unit|state.S_FS_IDLE\, M2_unit|FS_unit|state.S_FS_IDLE, PROJECT, 1
instance = comp, \VGA_unit|VGA_blue[0]\, VGA_unit|VGA_blue[0], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan4~0\, VGA_unit|VGA_unit|LessThan4~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan6~1\, VGA_unit|VGA_unit|LessThan6~1, PROJECT, 1
instance = comp, \Selector6~0\, Selector6~0, PROJECT, 1
instance = comp, \always1~0\, always1~0, PROJECT, 1
instance = comp, \always1~7\, always1~7, PROJECT, 1
instance = comp, \Equal1~0\, Equal1~0, PROJECT, 1
instance = comp, \Equal1~1\, Equal1~1, PROJECT, 1
instance = comp, \Equal1~2\, Equal1~2, PROJECT, 1
instance = comp, \Equal1~3\, Equal1~3, PROJECT, 1
instance = comp, \Equal1~4\, Equal1~4, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Equal2~0\, UART_unit|UART_RX|Equal2~0, PROJECT, 1
instance = comp, \UART_done~0\, UART_done~0, PROJECT, 1
instance = comp, \UART_done~1\, UART_done~1, PROJECT, 1
instance = comp, \M2_unit|FS_unit|state.S_FS_IDLE~0\, M2_unit|FS_unit|state.S_FS_IDLE~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan2~1\, VGA_unit|VGA_unit|LessThan2~1, PROJECT, 1
instance = comp, \VGA_unit|Equal4~0\, VGA_unit|Equal4~0, PROJECT, 1
instance = comp, \VGA_unit|Equal4~1\, VGA_unit|Equal4~1, PROJECT, 1
instance = comp, \VGA_unit|Equal4~2\, VGA_unit|Equal4~2, PROJECT, 1
instance = comp, \VGA_unit|Equal3~0\, VGA_unit|Equal3~0, PROJECT, 1
instance = comp, \VGA_unit|Equal3~1\, VGA_unit|Equal3~1, PROJECT, 1
instance = comp, \VGA_unit|Equal3~2\, VGA_unit|Equal3~2, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan4~1\, VGA_unit|VGA_unit|LessThan4~1, PROJECT, 1
instance = comp, \VGA_unit|always0~2\, VGA_unit|always0~2, PROJECT, 1
instance = comp, \VGA_unit|always0~3\, VGA_unit|always0~3, PROJECT, 1
instance = comp, \VGA_unit|always0~4\, VGA_unit|always0~4, PROJECT, 1
instance = comp, \UART_state~10\, UART_state~10, PROJECT, 1
instance = comp, \UART_state~11\, UART_state~11, PROJECT, 1
instance = comp, \UART_unit|Selector26~0\, UART_unit|Selector26~0, PROJECT, 1
instance = comp, \UART_unit|Selector26~1\, UART_unit|Selector26~1, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[4]~14\, UART_unit|UART_RX|clock_count[4]~14, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[5]\, UART_unit|SRAM_write_data[5], PROJECT, 1
instance = comp, \UART_unit|Selector3~0\, UART_unit|Selector3~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector0~0\, UART_unit|UART_RX|Selector0~0, PROJECT, 1
instance = comp, \UART_unit|Selector7~0\, UART_unit|Selector7~0, PROJECT, 1
instance = comp, \UART_unit|Selector7~1\, UART_unit|Selector7~1, PROJECT, 1
instance = comp, \PB_unit|Equal0~0\, PB_unit|Equal0~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[5]\, UART_unit|UART_RX|RX_data[5], PROJECT, 1
instance = comp, \UART_unit|new_line_count[1]~2\, UART_unit|new_line_count[1]~2, PROJECT, 1
instance = comp, \PB_unit|LessThan0~0\, PB_unit|LessThan0~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_buffer[5]\, UART_unit|UART_RX|data_buffer[5], PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector24~0\, UART_unit|UART_RX|Selector24~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector2~6\, UART_unit|UART_RX|Selector2~6, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[5]~feeder\, UART_unit|UART_RX|RX_data[5]~feeder, PROJECT, 1
instance = comp, \SRAM_DATA_IO[0]~I\, SRAM_DATA_IO[0], PROJECT, 1
instance = comp, \SRAM_DATA_IO[1]~I\, SRAM_DATA_IO[1], PROJECT, 1
instance = comp, \SRAM_DATA_IO[2]~I\, SRAM_DATA_IO[2], PROJECT, 1
instance = comp, \SRAM_DATA_IO[3]~I\, SRAM_DATA_IO[3], PROJECT, 1
instance = comp, \SRAM_DATA_IO[4]~I\, SRAM_DATA_IO[4], PROJECT, 1
instance = comp, \SRAM_DATA_IO[5]~I\, SRAM_DATA_IO[5], PROJECT, 1
instance = comp, \SRAM_DATA_IO[6]~I\, SRAM_DATA_IO[6], PROJECT, 1
instance = comp, \SRAM_DATA_IO[7]~I\, SRAM_DATA_IO[7], PROJECT, 1
instance = comp, \SRAM_DATA_IO[8]~I\, SRAM_DATA_IO[8], PROJECT, 1
instance = comp, \SRAM_DATA_IO[9]~I\, SRAM_DATA_IO[9], PROJECT, 1
instance = comp, \SRAM_DATA_IO[10]~I\, SRAM_DATA_IO[10], PROJECT, 1
instance = comp, \SRAM_DATA_IO[11]~I\, SRAM_DATA_IO[11], PROJECT, 1
instance = comp, \SRAM_DATA_IO[12]~I\, SRAM_DATA_IO[12], PROJECT, 1
instance = comp, \SRAM_DATA_IO[13]~I\, SRAM_DATA_IO[13], PROJECT, 1
instance = comp, \SRAM_DATA_IO[14]~I\, SRAM_DATA_IO[14], PROJECT, 1
instance = comp, \SRAM_DATA_IO[15]~I\, SRAM_DATA_IO[15], PROJECT, 1
instance = comp, \CLOCK_50_I~I\, CLOCK_50_I, PROJECT, 1
instance = comp, \CLOCK_50_I~clkctrl\, CLOCK_50_I~clkctrl, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[1]~16\, UART_unit|UART_RX|clock_count[1]~16, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[2]~18\, UART_unit|UART_RX|clock_count[2]~18, PROJECT, 1
instance = comp, \SWITCH_I[17]~I\, SWITCH_I[17], PROJECT, 1
instance = comp, \SWITCH_I[17]~clkctrl\, SWITCH_I[17]~clkctrl, PROJECT, 1
instance = comp, \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll\, SRAM_unit|Clock_100_PLL_inst|altpll_component|pll, PROJECT, 1
instance = comp, \resetn~0\, resetn~0, PROJECT, 1
instance = comp, \resetn~0clkctrl\, resetn~0clkctrl, PROJECT, 1
instance = comp, \UART_RX_I~I\, UART_RX_I, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data_in\, UART_unit|UART_RX|RX_data_in, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector0~1\, UART_unit|UART_RX|Selector0~1, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector0~2\, UART_unit|UART_RX|Selector0~2, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RXC_state.S_RXC_IDLE\, UART_unit|UART_RX|RXC_state.S_RXC_IDLE, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[4]~13\, UART_unit|UART_RX|clock_count[4]~13, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[6]~26\, UART_unit|UART_RX|clock_count[6]~26, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[8]~30\, UART_unit|UART_RX|clock_count[8]~30, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[8]\, UART_unit|UART_RX|clock_count[8], PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[9]~32\, UART_unit|UART_RX|clock_count[9]~32, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[9]\, UART_unit|UART_RX|clock_count[9], PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[2]~0\, UART_unit|UART_RX|data_count[2]~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|always0~1\, UART_unit|UART_RX|always0~1, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[1]\, UART_unit|UART_RX|clock_count[1], PROJECT, 1
instance = comp, \UART_unit|UART_RX|always0~0\, UART_unit|UART_RX|always0~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|always0~2\, UART_unit|UART_RX|always0~2, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[0]~4\, UART_unit|UART_RX|data_count[0]~4, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[0]~5\, UART_unit|UART_RX|data_count[0]~5, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[0]\, UART_unit|UART_RX|data_count[0], PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[1]~3\, UART_unit|UART_RX|data_count[1]~3, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[1]\, UART_unit|UART_RX|data_count[1], PROJECT, 1
instance = comp, \UART_unit|UART_RX|Add1~0\, UART_unit|UART_RX|Add1~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[2]~1\, UART_unit|UART_RX|data_count[2]~1, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[2]~2\, UART_unit|UART_RX|data_count[2]~2, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[2]~6\, UART_unit|UART_RX|data_count[2]~6, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_count[2]\, UART_unit|UART_RX|data_count[2], PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector2~2\, UART_unit|UART_RX|Selector2~2, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector2~3\, UART_unit|UART_RX|Selector2~3, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector3~2\, UART_unit|UART_RX|Selector3~2, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT\, UART_unit|UART_RX|RXC_state.S_RXC_STOP_BIT, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[4]~15\, UART_unit|UART_RX|clock_count[4]~15, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[2]\, UART_unit|UART_RX|clock_count[2], PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[4]~22\, UART_unit|UART_RX|clock_count[4]~22, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[4]\, UART_unit|UART_RX|clock_count[4], PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[6]\, UART_unit|UART_RX|clock_count[6], PROJECT, 1
instance = comp, \UART_unit|UART_RX|Equal2~1\, UART_unit|UART_RX|Equal2~1, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Equal2~2\, UART_unit|UART_RX|Equal2~2, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Empty~0\, UART_unit|UART_RX|Empty~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector2~4\, UART_unit|UART_RX|Selector2~4, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector1~0\, UART_unit|UART_RX|Selector1~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RXC_state.S_RXC_SYNC\, UART_unit|UART_RX|RXC_state.S_RXC_SYNC, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[4]~12\, UART_unit|UART_RX|clock_count[4]~12, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector2~5\, UART_unit|UART_RX|Selector2~5, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA\, UART_unit|UART_RX|RXC_state.S_RXC_ASSEMBLE_DATA, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector27~0\, UART_unit|UART_RX|Selector27~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|clock_count[4]~34\, UART_unit|UART_RX|clock_count[4]~34, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_buffer[2]\, UART_unit|UART_RX|data_buffer[2], PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector28~0\, UART_unit|UART_RX|Selector28~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_buffer[1]\, UART_unit|UART_RX|data_buffer[1], PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector29~0\, UART_unit|UART_RX|Selector29~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_buffer[0]\, UART_unit|UART_RX|data_buffer[0], PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[0]~feeder\, UART_unit|UART_RX|RX_data[0]~feeder, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[7]~0\, UART_unit|UART_RX|RX_data[7]~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[0]\, UART_unit|UART_RX|RX_data[0], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data~0\, UART_unit|SRAM_write_data~0, PROJECT, 1
instance = comp, \PUSH_BUTTON_I[0]~I\, PUSH_BUTTON_I[0], PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][0]~0\, PB_unit|debounce_shift_reg[0][0]~0, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[0]~16\, PB_unit|clock_1kHz_div_count[0]~16, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[3]~22\, PB_unit|clock_1kHz_div_count[3]~22, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[4]~24\, PB_unit|clock_1kHz_div_count[4]~24, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[4]\, PB_unit|clock_1kHz_div_count[4], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[5]~26\, PB_unit|clock_1kHz_div_count[5]~26, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[6]~28\, PB_unit|clock_1kHz_div_count[6]~28, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[7]~30\, PB_unit|clock_1kHz_div_count[7]~30, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[7]\, PB_unit|clock_1kHz_div_count[7], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[8]~32\, PB_unit|clock_1kHz_div_count[8]~32, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[8]\, PB_unit|clock_1kHz_div_count[8], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[5]\, PB_unit|clock_1kHz_div_count[5], PROJECT, 1
instance = comp, \PB_unit|LessThan0~2\, PB_unit|LessThan0~2, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[9]~34\, PB_unit|clock_1kHz_div_count[9]~34, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[9]\, PB_unit|clock_1kHz_div_count[9], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[10]~36\, PB_unit|clock_1kHz_div_count[10]~36, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[11]~38\, PB_unit|clock_1kHz_div_count[11]~38, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[11]\, PB_unit|clock_1kHz_div_count[11], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[12]~40\, PB_unit|clock_1kHz_div_count[12]~40, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[13]~42\, PB_unit|clock_1kHz_div_count[13]~42, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[13]\, PB_unit|clock_1kHz_div_count[13], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[14]~44\, PB_unit|clock_1kHz_div_count[14]~44, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[14]\, PB_unit|clock_1kHz_div_count[14], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[15]~46\, PB_unit|clock_1kHz_div_count[15]~46, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[15]\, PB_unit|clock_1kHz_div_count[15], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[12]\, PB_unit|clock_1kHz_div_count[12], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[10]\, PB_unit|clock_1kHz_div_count[10], PROJECT, 1
instance = comp, \PB_unit|Equal0~1\, PB_unit|Equal0~1, PROJECT, 1
instance = comp, \PB_unit|Equal0~2\, PB_unit|Equal0~2, PROJECT, 1
instance = comp, \PB_unit|LessThan0~1\, PB_unit|LessThan0~1, PROJECT, 1
instance = comp, \PB_unit|LessThan0~3\, PB_unit|LessThan0~3, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[0]\, PB_unit|clock_1kHz_div_count[0], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[1]~18\, PB_unit|clock_1kHz_div_count[1]~18, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[1]\, PB_unit|clock_1kHz_div_count[1], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[2]~20\, PB_unit|clock_1kHz_div_count[2]~20, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[2]\, PB_unit|clock_1kHz_div_count[2], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[3]\, PB_unit|clock_1kHz_div_count[3], PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_div_count[6]\, PB_unit|clock_1kHz_div_count[6], PROJECT, 1
instance = comp, \PB_unit|Equal0~3\, PB_unit|Equal0~3, PROJECT, 1
instance = comp, \PB_unit|Equal0~4\, PB_unit|Equal0~4, PROJECT, 1
instance = comp, \PB_unit|Equal0~5\, PB_unit|Equal0~5, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz~0\, PB_unit|clock_1kHz~0, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz\, PB_unit|clock_1kHz, PROJECT, 1
instance = comp, \PB_unit|clock_1kHz_buf\, PB_unit|clock_1kHz_buf, PROJECT, 1
instance = comp, \PB_unit|always3~0\, PB_unit|always3~0, PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][0]\, PB_unit|debounce_shift_reg[0][0], PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][1]~feeder\, PB_unit|debounce_shift_reg[0][1]~feeder, PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][1]\, PB_unit|debounce_shift_reg[0][1], PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][2]~feeder\, PB_unit|debounce_shift_reg[0][2]~feeder, PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][2]\, PB_unit|debounce_shift_reg[0][2], PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][3]~feeder\, PB_unit|debounce_shift_reg[0][3]~feeder, PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][3]\, PB_unit|debounce_shift_reg[0][3], PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][4]\, PB_unit|debounce_shift_reg[0][4], PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][5]~feeder\, PB_unit|debounce_shift_reg[0][5]~feeder, PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][5]\, PB_unit|debounce_shift_reg[0][5], PROJECT, 1
instance = comp, \PB_unit|WideOr0~1\, PB_unit|WideOr0~1, PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][6]~feeder\, PB_unit|debounce_shift_reg[0][6]~feeder, PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][6]\, PB_unit|debounce_shift_reg[0][6], PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][7]~feeder\, PB_unit|debounce_shift_reg[0][7]~feeder, PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][7]\, PB_unit|debounce_shift_reg[0][7], PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][8]~feeder\, PB_unit|debounce_shift_reg[0][8]~feeder, PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][8]\, PB_unit|debounce_shift_reg[0][8], PROJECT, 1
instance = comp, \PB_unit|debounce_shift_reg[0][9]\, PB_unit|debounce_shift_reg[0][9], PROJECT, 1
instance = comp, \PB_unit|WideOr0~0\, PB_unit|WideOr0~0, PROJECT, 1
instance = comp, \PB_unit|WideOr0~2\, PB_unit|WideOr0~2, PROJECT, 1
instance = comp, \PB_unit|push_button_status[0]\, PB_unit|push_button_status[0], PROJECT, 1
instance = comp, \PB_unit|push_button_status_buf[0]\, PB_unit|push_button_status_buf[0], PROJECT, 1
instance = comp, \Selector5~0\, Selector5~0, PROJECT, 1
instance = comp, \M2_unit|FS_unit|state.S_FS_START~feeder\, M2_unit|FS_unit|state.S_FS_START~feeder, PROJECT, 1
instance = comp, \M2_unit|FS_unit|state.S_FS_START\, M2_unit|FS_unit|state.S_FS_START, PROJECT, 1
instance = comp, \Selector3~0\, Selector3~0, PROJECT, 1
instance = comp, \state.S_TOP_UART\, state.S_TOP_UART, PROJECT, 1
instance = comp, \UART_state~13\, UART_state~13, PROJECT, 1
instance = comp, \UART_state.S_ENABLE_UART_RX\, UART_state.S_ENABLE_UART_RX, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector22~0\, UART_unit|UART_RX|Selector22~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_buffer[7]\, UART_unit|UART_RX|data_buffer[7], PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector23~0\, UART_unit|UART_RX|Selector23~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_buffer[6]\, UART_unit|UART_RX|data_buffer[6], PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[6]\, UART_unit|UART_RX|RX_data[6], PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[7]~feeder\, UART_unit|UART_RX|RX_data[7]~feeder, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[7]\, UART_unit|UART_RX|RX_data[7], PROJECT, 1
instance = comp, \UART_unit|new_line_count[1]~0\, UART_unit|new_line_count[1]~0, PROJECT, 1
instance = comp, \UART_timer[1]~28\, UART_timer[1]~28, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state~21\, UART_unit|UART_SRAM_state~21, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE\, UART_unit|UART_SRAM_state.S_US_WRITE_SECOND_BYTE, PROJECT, 1
instance = comp, \UART_unit|SRAM_we_n~0\, UART_unit|SRAM_we_n~0, PROJECT, 1
instance = comp, \UART_unit|SRAM_we_n~1\, UART_unit|SRAM_we_n~1, PROJECT, 1
instance = comp, \UART_unit|SRAM_we_n\, UART_unit|SRAM_we_n, PROJECT, 1
instance = comp, \always1~9\, always1~9, PROJECT, 1
instance = comp, \UART_timer[1]\, UART_timer[1], PROJECT, 1
instance = comp, \UART_timer[4]~34\, UART_timer[4]~34, PROJECT, 1
instance = comp, \UART_timer[4]\, UART_timer[4], PROJECT, 1
instance = comp, \UART_timer[5]~36\, UART_timer[5]~36, PROJECT, 1
instance = comp, \UART_timer[6]~38\, UART_timer[6]~38, PROJECT, 1
instance = comp, \UART_timer[6]\, UART_timer[6], PROJECT, 1
instance = comp, \UART_timer[8]~42\, UART_timer[8]~42, PROJECT, 1
instance = comp, \UART_timer[8]\, UART_timer[8], PROJECT, 1
instance = comp, \UART_timer[9]~44\, UART_timer[9]~44, PROJECT, 1
instance = comp, \UART_timer[10]~46\, UART_timer[10]~46, PROJECT, 1
instance = comp, \UART_timer[10]\, UART_timer[10], PROJECT, 1
instance = comp, \UART_timer[11]~48\, UART_timer[11]~48, PROJECT, 1
instance = comp, \UART_timer[11]\, UART_timer[11], PROJECT, 1
instance = comp, \UART_timer[12]~50\, UART_timer[12]~50, PROJECT, 1
instance = comp, \UART_timer[12]\, UART_timer[12], PROJECT, 1
instance = comp, \UART_timer[13]~52\, UART_timer[13]~52, PROJECT, 1
instance = comp, \UART_timer[13]\, UART_timer[13], PROJECT, 1
instance = comp, \UART_timer[14]~54\, UART_timer[14]~54, PROJECT, 1
instance = comp, \UART_timer[14]\, UART_timer[14], PROJECT, 1
instance = comp, \UART_timer[15]~56\, UART_timer[15]~56, PROJECT, 1
instance = comp, \UART_timer[15]\, UART_timer[15], PROJECT, 1
instance = comp, \UART_timer[16]~58\, UART_timer[16]~58, PROJECT, 1
instance = comp, \UART_timer[17]~60\, UART_timer[17]~60, PROJECT, 1
instance = comp, \UART_timer[17]\, UART_timer[17], PROJECT, 1
instance = comp, \UART_timer[18]~62\, UART_timer[18]~62, PROJECT, 1
instance = comp, \UART_timer[18]\, UART_timer[18], PROJECT, 1
instance = comp, \UART_timer[16]\, UART_timer[16], PROJECT, 1
instance = comp, \always1~5\, always1~5, PROJECT, 1
instance = comp, \UART_timer[20]~66\, UART_timer[20]~66, PROJECT, 1
instance = comp, \UART_timer[20]\, UART_timer[20], PROJECT, 1
instance = comp, \UART_timer[21]~68\, UART_timer[21]~68, PROJECT, 1
instance = comp, \UART_timer[21]\, UART_timer[21], PROJECT, 1
instance = comp, \UART_timer[22]\, UART_timer[22], PROJECT, 1
instance = comp, \always1~6\, always1~6, PROJECT, 1
instance = comp, \UART_timer[9]\, UART_timer[9], PROJECT, 1
instance = comp, \always1~2\, always1~2, PROJECT, 1
instance = comp, \UART_timer[5]\, UART_timer[5], PROJECT, 1
instance = comp, \always1~1\, always1~1, PROJECT, 1
instance = comp, \always1~3\, always1~3, PROJECT, 1
instance = comp, \always1~4\, always1~4, PROJECT, 1
instance = comp, \always1~8\, always1~8, PROJECT, 1
instance = comp, \UART_unit|Add1~2\, UART_unit|Add1~2, PROJECT, 1
instance = comp, \UART_unit|Add1~52\, UART_unit|Add1~52, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[16]~1\, UART_unit|SRAM_address[16]~1, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[1]\, UART_unit|SRAM_address[1], PROJECT, 1
instance = comp, \UART_unit|Add1~4\, UART_unit|Add1~4, PROJECT, 1
instance = comp, \UART_unit|Add1~51\, UART_unit|Add1~51, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[2]\, UART_unit|SRAM_address[2], PROJECT, 1
instance = comp, \UART_unit|Add1~6\, UART_unit|Add1~6, PROJECT, 1
instance = comp, \UART_unit|Add1~50\, UART_unit|Add1~50, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[3]\, UART_unit|SRAM_address[3], PROJECT, 1
instance = comp, \UART_unit|Add1~8\, UART_unit|Add1~8, PROJECT, 1
instance = comp, \UART_unit|Add1~10\, UART_unit|Add1~10, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[4]\, UART_unit|SRAM_address[4], PROJECT, 1
instance = comp, \UART_unit|LessThan1~3\, UART_unit|LessThan1~3, PROJECT, 1
instance = comp, \UART_unit|Add1~11\, UART_unit|Add1~11, PROJECT, 1
instance = comp, \UART_unit|Add1~13\, UART_unit|Add1~13, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[5]\, UART_unit|SRAM_address[5], PROJECT, 1
instance = comp, \UART_unit|Add1~14\, UART_unit|Add1~14, PROJECT, 1
instance = comp, \UART_unit|Add1~17\, UART_unit|Add1~17, PROJECT, 1
instance = comp, \UART_unit|Add1~20\, UART_unit|Add1~20, PROJECT, 1
instance = comp, \UART_unit|Add1~23\, UART_unit|Add1~23, PROJECT, 1
instance = comp, \UART_unit|Add1~25\, UART_unit|Add1~25, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[9]\, UART_unit|SRAM_address[9], PROJECT, 1
instance = comp, \UART_unit|Add1~26\, UART_unit|Add1~26, PROJECT, 1
instance = comp, \UART_unit|Add1~28\, UART_unit|Add1~28, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[10]\, UART_unit|SRAM_address[10], PROJECT, 1
instance = comp, \UART_unit|Add1~29\, UART_unit|Add1~29, PROJECT, 1
instance = comp, \UART_unit|Add1~31\, UART_unit|Add1~31, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[11]\, UART_unit|SRAM_address[11], PROJECT, 1
instance = comp, \UART_unit|Add1~32\, UART_unit|Add1~32, PROJECT, 1
instance = comp, \UART_unit|Add1~34\, UART_unit|Add1~34, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[12]\, UART_unit|SRAM_address[12], PROJECT, 1
instance = comp, \UART_unit|Add1~35\, UART_unit|Add1~35, PROJECT, 1
instance = comp, \UART_unit|Add1~37\, UART_unit|Add1~37, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[13]\, UART_unit|SRAM_address[13], PROJECT, 1
instance = comp, \UART_unit|LessThan1~1\, UART_unit|LessThan1~1, PROJECT, 1
instance = comp, \UART_unit|Add1~19\, UART_unit|Add1~19, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[7]\, UART_unit|SRAM_address[7], PROJECT, 1
instance = comp, \UART_unit|Add1~16\, UART_unit|Add1~16, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[6]\, UART_unit|SRAM_address[6], PROJECT, 1
instance = comp, \UART_unit|LessThan1~2\, UART_unit|LessThan1~2, PROJECT, 1
instance = comp, \UART_unit|LessThan1~4\, UART_unit|LessThan1~4, PROJECT, 1
instance = comp, \UART_unit|LessThan1~5\, UART_unit|LessThan1~5, PROJECT, 1
instance = comp, \UART_unit|Add1~53\, UART_unit|Add1~53, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[0]\, UART_unit|SRAM_address[0], PROJECT, 1
instance = comp, \Equal1~5\, Equal1~5, PROJECT, 1
instance = comp, \Selector9~0\, Selector9~0, PROJECT, 1
instance = comp, \UART_state.S_WAIT_UART_RX\, UART_state.S_WAIT_UART_RX, PROJECT, 1
instance = comp, \Selector6~1\, Selector6~1, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector25~0\, UART_unit|UART_RX|Selector25~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_buffer[4]\, UART_unit|UART_RX|data_buffer[4], PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[4]~feeder\, UART_unit|UART_RX|RX_data[4]~feeder, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[4]\, UART_unit|UART_RX|RX_data[4], PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[2]\, UART_unit|UART_RX|RX_data[2], PROJECT, 1
instance = comp, \UART_unit|UART_RX|Selector26~0\, UART_unit|UART_RX|Selector26~0, PROJECT, 1
instance = comp, \UART_unit|UART_RX|data_buffer[3]\, UART_unit|UART_RX|data_buffer[3], PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[3]~feeder\, UART_unit|UART_RX|RX_data[3]~feeder, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[3]\, UART_unit|UART_RX|RX_data[3], PROJECT, 1
instance = comp, \UART_unit|new_line_count[1]~1\, UART_unit|new_line_count[1]~1, PROJECT, 1
instance = comp, \UART_unit|new_line_count[1]~3\, UART_unit|new_line_count[1]~3, PROJECT, 1
instance = comp, \UART_unit|new_line_count[0]~4\, UART_unit|new_line_count[0]~4, PROJECT, 1
instance = comp, \UART_unit|new_line_count[0]\, UART_unit|new_line_count[0], PROJECT, 1
instance = comp, \UART_unit|Add0~0\, UART_unit|Add0~0, PROJECT, 1
instance = comp, \UART_unit|new_line_count[1]\, UART_unit|new_line_count[1], PROJECT, 1
instance = comp, \UART_unit|Selector1~0\, UART_unit|Selector1~0, PROJECT, 1
instance = comp, \UART_unit|Selector1~1\, UART_unit|Selector1~1, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1\, UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_1, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state~26\, UART_unit|UART_SRAM_state~26, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2\, UART_unit|UART_SRAM_state.S_US_STRIP_FILE_HEADER_2, PROJECT, 1
instance = comp, \UART_unit|Selector26~2\, UART_unit|Selector26~2, PROJECT, 1
instance = comp, \UART_unit|Selector26~3\, UART_unit|Selector26~3, PROJECT, 1
instance = comp, \UART_unit|UART_rx_unload_data\, UART_unit|UART_rx_unload_data, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Empty~1\, UART_unit|UART_RX|Empty~1, PROJECT, 1
instance = comp, \UART_unit|UART_RX|Empty\, UART_unit|UART_RX|Empty, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state~22\, UART_unit|UART_SRAM_state~22, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state~23\, UART_unit|UART_SRAM_state~23, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state.S_US_IDLE\, UART_unit|UART_SRAM_state.S_US_IDLE, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[16]~0\, UART_unit|SRAM_address[16]~0, PROJECT, 1
instance = comp, \UART_unit|Selector3~1\, UART_unit|Selector3~1, PROJECT, 1
instance = comp, \UART_unit|Selector3~2\, UART_unit|Selector3~2, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE\, UART_unit|UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state~25\, UART_unit|UART_SRAM_state~25, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE\, UART_unit|UART_SRAM_state.S_US_WRITE_FIRST_BYTE, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state~24\, UART_unit|UART_SRAM_state~24, PROJECT, 1
instance = comp, \UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE\, UART_unit|UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[1]~1\, UART_unit|SRAM_write_data[1]~1, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[0]\, UART_unit|SRAM_write_data[0], PROJECT, 1
instance = comp, \Selector43~0\, Selector43~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[0]\, SRAM_unit|SRAM_write_data_buf[0], PROJECT, 1
instance = comp, \UART_state~12\, UART_state~12, PROJECT, 1
instance = comp, \UART_state.S_UART_IDLE\, UART_state.S_UART_IDLE, PROJECT, 1
instance = comp, \Selector44~0\, Selector44~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_WE_N_O\, SRAM_unit|SRAM_WE_N_O, PROJECT, 1
instance = comp, \UART_unit|UART_RX|RX_data[1]\, UART_unit|UART_RX|RX_data[1], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data~2\, UART_unit|SRAM_write_data~2, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[1]\, UART_unit|SRAM_write_data[1], PROJECT, 1
instance = comp, \Selector42~0\, Selector42~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[1]\, SRAM_unit|SRAM_write_data_buf[1], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data~3\, UART_unit|SRAM_write_data~3, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[2]\, UART_unit|SRAM_write_data[2], PROJECT, 1
instance = comp, \Selector41~0\, Selector41~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[2]\, SRAM_unit|SRAM_write_data_buf[2], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data~4\, UART_unit|SRAM_write_data~4, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[3]\, UART_unit|SRAM_write_data[3], PROJECT, 1
instance = comp, \Selector40~0\, Selector40~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[3]\, SRAM_unit|SRAM_write_data_buf[3], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data~5\, UART_unit|SRAM_write_data~5, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[4]\, UART_unit|SRAM_write_data[4], PROJECT, 1
instance = comp, \Selector39~0\, Selector39~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[4]\, SRAM_unit|SRAM_write_data_buf[4], PROJECT, 1
instance = comp, \Selector38~0\, Selector38~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[5]\, SRAM_unit|SRAM_write_data_buf[5], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data~7\, UART_unit|SRAM_write_data~7, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[6]~feeder\, UART_unit|SRAM_write_data[6]~feeder, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[6]\, UART_unit|SRAM_write_data[6], PROJECT, 1
instance = comp, \Selector37~0\, Selector37~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[6]\, SRAM_unit|SRAM_write_data_buf[6], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data~8\, UART_unit|SRAM_write_data~8, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[7]~feeder\, UART_unit|SRAM_write_data[7]~feeder, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[7]\, UART_unit|SRAM_write_data[7], PROJECT, 1
instance = comp, \Selector36~0\, Selector36~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[7]\, SRAM_unit|SRAM_write_data_buf[7], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[8]~feeder\, UART_unit|SRAM_write_data[8]~feeder, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[15]~9\, UART_unit|SRAM_write_data[15]~9, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[8]\, UART_unit|SRAM_write_data[8], PROJECT, 1
instance = comp, \Selector35~0\, Selector35~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[8]\, SRAM_unit|SRAM_write_data_buf[8], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[9]\, UART_unit|SRAM_write_data[9], PROJECT, 1
instance = comp, \Selector34~0\, Selector34~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[9]\, SRAM_unit|SRAM_write_data_buf[9], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[10]~feeder\, UART_unit|SRAM_write_data[10]~feeder, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[10]\, UART_unit|SRAM_write_data[10], PROJECT, 1
instance = comp, \Selector33~0\, Selector33~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[10]\, SRAM_unit|SRAM_write_data_buf[10], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[11]\, UART_unit|SRAM_write_data[11], PROJECT, 1
instance = comp, \Selector32~0\, Selector32~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[11]\, SRAM_unit|SRAM_write_data_buf[11], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[12]\, UART_unit|SRAM_write_data[12], PROJECT, 1
instance = comp, \Selector31~0\, Selector31~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[12]\, SRAM_unit|SRAM_write_data_buf[12], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data~6\, UART_unit|SRAM_write_data~6, PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[13]\, UART_unit|SRAM_write_data[13], PROJECT, 1
instance = comp, \Selector30~0\, Selector30~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[13]\, SRAM_unit|SRAM_write_data_buf[13], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[14]\, UART_unit|SRAM_write_data[14], PROJECT, 1
instance = comp, \Selector29~0\, Selector29~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[14]\, SRAM_unit|SRAM_write_data_buf[14], PROJECT, 1
instance = comp, \UART_unit|SRAM_write_data[15]\, UART_unit|SRAM_write_data[15], PROJECT, 1
instance = comp, \Selector28~0\, Selector28~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_write_data_buf[15]\, SRAM_unit|SRAM_write_data_buf[15], PROJECT, 1
instance = comp, \Selector23~0\, Selector23~0, PROJECT, 1
instance = comp, \Selector22~0\, Selector22~0, PROJECT, 1
instance = comp, \Selector21~0\, Selector21~0, PROJECT, 1
instance = comp, \Selector20~0\, Selector20~0, PROJECT, 1
instance = comp, \unit0|WideOr6~0\, unit0|WideOr6~0, PROJECT, 1
instance = comp, \unit0|WideOr5~0\, unit0|WideOr5~0, PROJECT, 1
instance = comp, \unit0|WideOr4~0\, unit0|WideOr4~0, PROJECT, 1
instance = comp, \unit0|WideOr3~0\, unit0|WideOr3~0, PROJECT, 1
instance = comp, \unit0|WideOr2~0\, unit0|WideOr2~0, PROJECT, 1
instance = comp, \unit0|WideOr1~0\, unit0|WideOr1~0, PROJECT, 1
instance = comp, \unit0|WideOr0~0\, unit0|WideOr0~0, PROJECT, 1
instance = comp, \Selector18~0\, Selector18~0, PROJECT, 1
instance = comp, \M2_unit|FS_unit|SRAM_address[10]~0\, M2_unit|FS_unit|SRAM_address[10]~0, PROJECT, 1
instance = comp, \M2_unit|FS_unit|SRAM_address[10]\, M2_unit|FS_unit|SRAM_address[10], PROJECT, 1
instance = comp, \Selector17~0\, Selector17~0, PROJECT, 1
instance = comp, \UART_unit|Add1~22\, UART_unit|Add1~22, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[8]\, UART_unit|SRAM_address[8], PROJECT, 1
instance = comp, \Selector19~0\, Selector19~0, PROJECT, 1
instance = comp, \Selector16~0\, Selector16~0, PROJECT, 1
instance = comp, \unit1|WideOr6~0\, unit1|WideOr6~0, PROJECT, 1
instance = comp, \unit1|WideOr5~0\, unit1|WideOr5~0, PROJECT, 1
instance = comp, \unit1|WideOr4~0\, unit1|WideOr4~0, PROJECT, 1
instance = comp, \unit1|WideOr3~0\, unit1|WideOr3~0, PROJECT, 1
instance = comp, \unit1|WideOr2~0\, unit1|WideOr2~0, PROJECT, 1
instance = comp, \unit1|WideOr1~0\, unit1|WideOr1~0, PROJECT, 1
instance = comp, \unit1|WideOr0~0\, unit1|WideOr0~0, PROJECT, 1
instance = comp, \Selector5~1\, Selector5~1, PROJECT, 1
instance = comp, \state.S_TOP_M2\, state.S_TOP_M2, PROJECT, 1
instance = comp, \UART_unit|Add1~38\, UART_unit|Add1~38, PROJECT, 1
instance = comp, \UART_unit|Add1~41\, UART_unit|Add1~41, PROJECT, 1
instance = comp, \UART_unit|Add1~43\, UART_unit|Add1~43, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[15]\, UART_unit|SRAM_address[15], PROJECT, 1
instance = comp, \Selector12~0\, Selector12~0, PROJECT, 1
instance = comp, \UART_unit|Add1~40\, UART_unit|Add1~40, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[14]\, UART_unit|SRAM_address[14], PROJECT, 1
instance = comp, \Selector13~0\, Selector13~0, PROJECT, 1
instance = comp, \Selector15~0\, Selector15~0, PROJECT, 1
instance = comp, \Selector14~0\, Selector14~0, PROJECT, 1
instance = comp, \unit2|WideOr6~0\, unit2|WideOr6~0, PROJECT, 1
instance = comp, \unit2|WideOr5~0\, unit2|WideOr5~0, PROJECT, 1
instance = comp, \unit2|WideOr4~0\, unit2|WideOr4~0, PROJECT, 1
instance = comp, \unit2|WideOr3~0\, unit2|WideOr3~0, PROJECT, 1
instance = comp, \unit2|WideOr2~0\, unit2|WideOr2~0, PROJECT, 1
instance = comp, \unit2|WideOr1~0\, unit2|WideOr1~0, PROJECT, 1
instance = comp, \unit2|WideOr0~0\, unit2|WideOr0~0, PROJECT, 1
instance = comp, \UART_unit|Add1~44\, UART_unit|Add1~44, PROJECT, 1
instance = comp, \UART_unit|Add1~49\, UART_unit|Add1~49, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[16]\, UART_unit|SRAM_address[16], PROJECT, 1
instance = comp, \UART_unit|Add1~46\, UART_unit|Add1~46, PROJECT, 1
instance = comp, \UART_unit|Add1~48\, UART_unit|Add1~48, PROJECT, 1
instance = comp, \UART_unit|SRAM_address[17]\, UART_unit|SRAM_address[17], PROJECT, 1
instance = comp, \Selector11~0\, Selector11~0, PROJECT, 1
instance = comp, \unit3|Decoder0~0\, unit3|Decoder0~0, PROJECT, 1
instance = comp, \unit3|Decoder0~1\, unit3|Decoder0~1, PROJECT, 1
instance = comp, \unit3|Decoder0~2\, unit3|Decoder0~2, PROJECT, 1
instance = comp, \unit3|Decoder0~3\, unit3|Decoder0~3, PROJECT, 1
instance = comp, \Selector10~0\, Selector10~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[2]\, SRAM_unit|SRAM_read_data[2], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[1]\, SRAM_unit|SRAM_read_data[1], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[0]\, SRAM_unit|SRAM_read_data[0], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[3]\, SRAM_unit|SRAM_read_data[3], PROJECT, 1
instance = comp, \unit4|WideOr6~0\, unit4|WideOr6~0, PROJECT, 1
instance = comp, \unit4|WideOr5~0\, unit4|WideOr5~0, PROJECT, 1
instance = comp, \unit4|WideOr4~0\, unit4|WideOr4~0, PROJECT, 1
instance = comp, \unit4|WideOr3~0\, unit4|WideOr3~0, PROJECT, 1
instance = comp, \unit4|WideOr2~0\, unit4|WideOr2~0, PROJECT, 1
instance = comp, \unit4|WideOr1~0\, unit4|WideOr1~0, PROJECT, 1
instance = comp, \unit4|WideOr0~0\, unit4|WideOr0~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[6]\, SRAM_unit|SRAM_read_data[6], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[7]\, SRAM_unit|SRAM_read_data[7], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[4]\, SRAM_unit|SRAM_read_data[4], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[5]\, SRAM_unit|SRAM_read_data[5], PROJECT, 1
instance = comp, \unit5|WideOr6~0\, unit5|WideOr6~0, PROJECT, 1
instance = comp, \unit5|WideOr5~0\, unit5|WideOr5~0, PROJECT, 1
instance = comp, \unit5|WideOr4~0\, unit5|WideOr4~0, PROJECT, 1
instance = comp, \unit5|WideOr3~0\, unit5|WideOr3~0, PROJECT, 1
instance = comp, \unit5|WideOr2~0\, unit5|WideOr2~0, PROJECT, 1
instance = comp, \unit5|WideOr1~0\, unit5|WideOr1~0, PROJECT, 1
instance = comp, \unit5|WideOr0~0\, unit5|WideOr0~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[11]\, SRAM_unit|SRAM_read_data[11], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[9]\, SRAM_unit|SRAM_read_data[9], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[8]\, SRAM_unit|SRAM_read_data[8], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[10]\, SRAM_unit|SRAM_read_data[10], PROJECT, 1
instance = comp, \unit6|WideOr6~0\, unit6|WideOr6~0, PROJECT, 1
instance = comp, \unit6|WideOr5~0\, unit6|WideOr5~0, PROJECT, 1
instance = comp, \unit6|WideOr4~0\, unit6|WideOr4~0, PROJECT, 1
instance = comp, \unit6|WideOr3~0\, unit6|WideOr3~0, PROJECT, 1
instance = comp, \unit6|WideOr2~0\, unit6|WideOr2~0, PROJECT, 1
instance = comp, \unit6|WideOr1~0\, unit6|WideOr1~0, PROJECT, 1
instance = comp, \unit6|WideOr0~0\, unit6|WideOr0~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[14]\, SRAM_unit|SRAM_read_data[14], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[13]\, SRAM_unit|SRAM_read_data[13], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[15]\, SRAM_unit|SRAM_read_data[15], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_read_data[12]\, SRAM_unit|SRAM_read_data[12], PROJECT, 1
instance = comp, \unit7|WideOr6~0\, unit7|WideOr6~0, PROJECT, 1
instance = comp, \unit7|WideOr5~0\, unit7|WideOr5~0, PROJECT, 1
instance = comp, \unit7|WideOr4~0\, unit7|WideOr4~0, PROJECT, 1
instance = comp, \unit7|WideOr3~0\, unit7|WideOr3~0, PROJECT, 1
instance = comp, \unit7|WideOr2~0\, unit7|WideOr2~0, PROJECT, 1
instance = comp, \unit7|WideOr1~0\, unit7|WideOr1~0, PROJECT, 1
instance = comp, \unit7|WideOr0~0\, unit7|WideOr0~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[0]~10\, VGA_unit|VGA_unit|H_Cont[0]~10, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[7]~24\, VGA_unit|VGA_unit|H_Cont[7]~24, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[8]~26\, VGA_unit|VGA_unit|H_Cont[8]~26, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|counter_enable~0\, VGA_unit|VGA_unit|counter_enable~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|counter_enable\, VGA_unit|VGA_unit|counter_enable, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[8]\, VGA_unit|VGA_unit|H_Cont[8], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[9]~28\, VGA_unit|VGA_unit|H_Cont[9]~28, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[9]\, VGA_unit|VGA_unit|H_Cont[9], PROJECT, 1
instance = comp, \VGA_unit|always0~1\, VGA_unit|always0~1, PROJECT, 1
instance = comp, \VGA_unit|always0~0\, VGA_unit|always0~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[5]~20\, VGA_unit|VGA_unit|H_Cont[5]~20, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[5]\, VGA_unit|VGA_unit|H_Cont[5], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan0~0\, VGA_unit|VGA_unit|LessThan0~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan0~1\, VGA_unit|VGA_unit|LessThan0~1, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[0]\, VGA_unit|VGA_unit|H_Cont[0], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[1]~12\, VGA_unit|VGA_unit|H_Cont[1]~12, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[1]\, VGA_unit|VGA_unit|H_Cont[1], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[2]~14\, VGA_unit|VGA_unit|H_Cont[2]~14, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[3]~16\, VGA_unit|VGA_unit|H_Cont[3]~16, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[3]\, VGA_unit|VGA_unit|H_Cont[3], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[4]~18\, VGA_unit|VGA_unit|H_Cont[4]~18, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[6]~22\, VGA_unit|VGA_unit|H_Cont[6]~22, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[6]\, VGA_unit|VGA_unit|H_Cont[6], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[7]\, VGA_unit|VGA_unit|H_Cont[7], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan1~0\, VGA_unit|VGA_unit|LessThan1~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan1~1\, VGA_unit|VGA_unit|LessThan1~1, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_H_SYNC\, VGA_unit|VGA_unit|oVGA_H_SYNC, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[0]~10\, VGA_unit|VGA_unit|V_Cont[0]~10, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[6]~22\, VGA_unit|VGA_unit|V_Cont[6]~22, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~0\, VGA_unit|VGA_unit|oVGA_V_SYNC~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[2]\, VGA_unit|VGA_unit|H_Cont[2], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~1\, VGA_unit|VGA_unit|oVGA_V_SYNC~1, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|H_Cont[4]\, VGA_unit|VGA_unit|H_Cont[4], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~2\, VGA_unit|VGA_unit|oVGA_V_SYNC~2, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~3\, VGA_unit|VGA_unit|oVGA_V_SYNC~3, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[6]\, VGA_unit|VGA_unit|V_Cont[6], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[4]~18\, VGA_unit|VGA_unit|V_Cont[4]~18, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[4]\, VGA_unit|VGA_unit|V_Cont[4], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan2~0\, VGA_unit|VGA_unit|LessThan2~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan2~2\, VGA_unit|VGA_unit|LessThan2~2, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[0]\, VGA_unit|VGA_unit|V_Cont[0], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[1]~12\, VGA_unit|VGA_unit|V_Cont[1]~12, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[2]~14\, VGA_unit|VGA_unit|V_Cont[2]~14, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[2]\, VGA_unit|VGA_unit|V_Cont[2], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[5]~20\, VGA_unit|VGA_unit|V_Cont[5]~20, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[5]\, VGA_unit|VGA_unit|V_Cont[5], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[7]~24\, VGA_unit|VGA_unit|V_Cont[7]~24, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[7]\, VGA_unit|VGA_unit|V_Cont[7], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[9]~28\, VGA_unit|VGA_unit|V_Cont[9]~28, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[9]\, VGA_unit|VGA_unit|V_Cont[9], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|V_Cont[1]\, VGA_unit|VGA_unit|V_Cont[1], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~0\, VGA_unit|VGA_unit|oVGA_R~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~1\, VGA_unit|VGA_unit|oVGA_R~1, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC~4\, VGA_unit|VGA_unit|oVGA_V_SYNC~4, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_V_SYNC\, VGA_unit|VGA_unit|oVGA_V_SYNC, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_BLANK\, VGA_unit|VGA_unit|oVGA_BLANK, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~3\, VGA_unit|VGA_unit|oVGA_R~3, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~2\, VGA_unit|VGA_unit|oVGA_R~2, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan6~0\, VGA_unit|VGA_unit|LessThan6~0, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|LessThan6~2\, VGA_unit|VGA_unit|LessThan6~2, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R~4\, VGA_unit|VGA_unit|oVGA_R~4, PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[0]\, VGA_unit|VGA_unit|oVGA_R[0], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[1]\, VGA_unit|VGA_unit|oVGA_R[1], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[2]\, VGA_unit|VGA_unit|oVGA_R[2], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[3]\, VGA_unit|VGA_unit|oVGA_R[3], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[4]\, VGA_unit|VGA_unit|oVGA_R[4], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[5]\, VGA_unit|VGA_unit|oVGA_R[5], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[6]\, VGA_unit|VGA_unit|oVGA_R[6], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[7]\, VGA_unit|VGA_unit|oVGA_R[7], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[8]\, VGA_unit|VGA_unit|oVGA_R[8], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_R[9]\, VGA_unit|VGA_unit|oVGA_R[9], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[0]\, VGA_unit|VGA_unit|oVGA_G[0], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[1]\, VGA_unit|VGA_unit|oVGA_G[1], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[2]\, VGA_unit|VGA_unit|oVGA_G[2], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[3]\, VGA_unit|VGA_unit|oVGA_G[3], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[4]\, VGA_unit|VGA_unit|oVGA_G[4], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[5]\, VGA_unit|VGA_unit|oVGA_G[5], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[6]\, VGA_unit|VGA_unit|oVGA_G[6], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[7]\, VGA_unit|VGA_unit|oVGA_G[7], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[8]\, VGA_unit|VGA_unit|oVGA_G[8], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_G[9]\, VGA_unit|VGA_unit|oVGA_G[9], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[0]\, VGA_unit|VGA_unit|oVGA_B[0], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[1]\, VGA_unit|VGA_unit|oVGA_B[1], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[2]\, VGA_unit|VGA_unit|oVGA_B[2], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[3]\, VGA_unit|VGA_unit|oVGA_B[3], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[4]\, VGA_unit|VGA_unit|oVGA_B[4], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[5]\, VGA_unit|VGA_unit|oVGA_B[5], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[6]\, VGA_unit|VGA_unit|oVGA_B[6], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[7]\, VGA_unit|VGA_unit|oVGA_B[7], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[8]\, VGA_unit|VGA_unit|oVGA_B[8], PROJECT, 1
instance = comp, \VGA_unit|VGA_unit|oVGA_B[9]\, VGA_unit|VGA_unit|oVGA_B[9], PROJECT, 1
instance = comp, \Selector27~0\, Selector27~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[0]\, SRAM_unit|SRAM_ADDRESS_O[0], PROJECT, 1
instance = comp, \Selector26~0\, Selector26~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[1]\, SRAM_unit|SRAM_ADDRESS_O[1], PROJECT, 1
instance = comp, \Selector25~0\, Selector25~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[2]\, SRAM_unit|SRAM_ADDRESS_O[2], PROJECT, 1
instance = comp, \Selector24~0\, Selector24~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[3]\, SRAM_unit|SRAM_ADDRESS_O[3], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[4]\, SRAM_unit|SRAM_ADDRESS_O[4], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[5]\, SRAM_unit|SRAM_ADDRESS_O[5], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[6]\, SRAM_unit|SRAM_ADDRESS_O[6], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[7]\, SRAM_unit|SRAM_ADDRESS_O[7], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[8]\, SRAM_unit|SRAM_ADDRESS_O[8], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[9]\, SRAM_unit|SRAM_ADDRESS_O[9], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[10]\, SRAM_unit|SRAM_ADDRESS_O[10], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[11]\, SRAM_unit|SRAM_ADDRESS_O[11], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[12]\, SRAM_unit|SRAM_ADDRESS_O[12], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[13]\, SRAM_unit|SRAM_ADDRESS_O[13], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[14]\, SRAM_unit|SRAM_ADDRESS_O[14], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[15]\, SRAM_unit|SRAM_ADDRESS_O[15], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[16]\, SRAM_unit|SRAM_ADDRESS_O[16], PROJECT, 1
instance = comp, \SRAM_unit|SRAM_ADDRESS_O[17]\, SRAM_unit|SRAM_ADDRESS_O[17], PROJECT, 1
instance = comp, \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl\, SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_LB_N_O~0\, SRAM_unit|SRAM_LB_N_O~0, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_LB_N_O\, SRAM_unit|SRAM_LB_N_O, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_CE_N_O~feeder\, SRAM_unit|SRAM_CE_N_O~feeder, PROJECT, 1
instance = comp, \SRAM_unit|SRAM_CE_N_O\, SRAM_unit|SRAM_CE_N_O, PROJECT, 1
instance = comp, \PUSH_BUTTON_I[1]~I\, PUSH_BUTTON_I[1], PROJECT, 1
instance = comp, \PUSH_BUTTON_I[2]~I\, PUSH_BUTTON_I[2], PROJECT, 1
instance = comp, \PUSH_BUTTON_I[3]~I\, PUSH_BUTTON_I[3], PROJECT, 1
instance = comp, \SWITCH_I[0]~I\, SWITCH_I[0], PROJECT, 1
instance = comp, \SWITCH_I[1]~I\, SWITCH_I[1], PROJECT, 1
instance = comp, \SWITCH_I[2]~I\, SWITCH_I[2], PROJECT, 1
instance = comp, \SWITCH_I[3]~I\, SWITCH_I[3], PROJECT, 1
instance = comp, \SWITCH_I[4]~I\, SWITCH_I[4], PROJECT, 1
instance = comp, \SWITCH_I[5]~I\, SWITCH_I[5], PROJECT, 1
instance = comp, \SWITCH_I[6]~I\, SWITCH_I[6], PROJECT, 1
instance = comp, \SWITCH_I[7]~I\, SWITCH_I[7], PROJECT, 1
instance = comp, \SWITCH_I[8]~I\, SWITCH_I[8], PROJECT, 1
instance = comp, \SWITCH_I[9]~I\, SWITCH_I[9], PROJECT, 1
instance = comp, \SWITCH_I[10]~I\, SWITCH_I[10], PROJECT, 1
instance = comp, \SWITCH_I[11]~I\, SWITCH_I[11], PROJECT, 1
instance = comp, \SWITCH_I[12]~I\, SWITCH_I[12], PROJECT, 1
instance = comp, \SWITCH_I[13]~I\, SWITCH_I[13], PROJECT, 1
instance = comp, \SWITCH_I[14]~I\, SWITCH_I[14], PROJECT, 1
instance = comp, \SWITCH_I[15]~I\, SWITCH_I[15], PROJECT, 1
instance = comp, \SWITCH_I[16]~I\, SWITCH_I[16], PROJECT, 1
instance = comp, \resetn~I\, resetn, PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][0]~I\, SEVEN_SEGMENT_N_O[0][0], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][1]~I\, SEVEN_SEGMENT_N_O[0][1], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][2]~I\, SEVEN_SEGMENT_N_O[0][2], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][3]~I\, SEVEN_SEGMENT_N_O[0][3], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][4]~I\, SEVEN_SEGMENT_N_O[0][4], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][5]~I\, SEVEN_SEGMENT_N_O[0][5], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[0][6]~I\, SEVEN_SEGMENT_N_O[0][6], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][0]~I\, SEVEN_SEGMENT_N_O[1][0], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][1]~I\, SEVEN_SEGMENT_N_O[1][1], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][2]~I\, SEVEN_SEGMENT_N_O[1][2], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][3]~I\, SEVEN_SEGMENT_N_O[1][3], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][4]~I\, SEVEN_SEGMENT_N_O[1][4], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][5]~I\, SEVEN_SEGMENT_N_O[1][5], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[1][6]~I\, SEVEN_SEGMENT_N_O[1][6], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][0]~I\, SEVEN_SEGMENT_N_O[2][0], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][1]~I\, SEVEN_SEGMENT_N_O[2][1], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][2]~I\, SEVEN_SEGMENT_N_O[2][2], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][3]~I\, SEVEN_SEGMENT_N_O[2][3], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][4]~I\, SEVEN_SEGMENT_N_O[2][4], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][5]~I\, SEVEN_SEGMENT_N_O[2][5], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[2][6]~I\, SEVEN_SEGMENT_N_O[2][6], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][0]~I\, SEVEN_SEGMENT_N_O[3][0], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][1]~I\, SEVEN_SEGMENT_N_O[3][1], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][2]~I\, SEVEN_SEGMENT_N_O[3][2], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][3]~I\, SEVEN_SEGMENT_N_O[3][3], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][4]~I\, SEVEN_SEGMENT_N_O[3][4], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][5]~I\, SEVEN_SEGMENT_N_O[3][5], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[3][6]~I\, SEVEN_SEGMENT_N_O[3][6], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][0]~I\, SEVEN_SEGMENT_N_O[4][0], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][1]~I\, SEVEN_SEGMENT_N_O[4][1], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][2]~I\, SEVEN_SEGMENT_N_O[4][2], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][3]~I\, SEVEN_SEGMENT_N_O[4][3], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][4]~I\, SEVEN_SEGMENT_N_O[4][4], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][5]~I\, SEVEN_SEGMENT_N_O[4][5], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[4][6]~I\, SEVEN_SEGMENT_N_O[4][6], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][0]~I\, SEVEN_SEGMENT_N_O[5][0], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][1]~I\, SEVEN_SEGMENT_N_O[5][1], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][2]~I\, SEVEN_SEGMENT_N_O[5][2], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][3]~I\, SEVEN_SEGMENT_N_O[5][3], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][4]~I\, SEVEN_SEGMENT_N_O[5][4], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][5]~I\, SEVEN_SEGMENT_N_O[5][5], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[5][6]~I\, SEVEN_SEGMENT_N_O[5][6], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][0]~I\, SEVEN_SEGMENT_N_O[6][0], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][1]~I\, SEVEN_SEGMENT_N_O[6][1], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][2]~I\, SEVEN_SEGMENT_N_O[6][2], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][3]~I\, SEVEN_SEGMENT_N_O[6][3], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][4]~I\, SEVEN_SEGMENT_N_O[6][4], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][5]~I\, SEVEN_SEGMENT_N_O[6][5], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[6][6]~I\, SEVEN_SEGMENT_N_O[6][6], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][0]~I\, SEVEN_SEGMENT_N_O[7][0], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][1]~I\, SEVEN_SEGMENT_N_O[7][1], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][2]~I\, SEVEN_SEGMENT_N_O[7][2], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][3]~I\, SEVEN_SEGMENT_N_O[7][3], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][4]~I\, SEVEN_SEGMENT_N_O[7][4], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][5]~I\, SEVEN_SEGMENT_N_O[7][5], PROJECT, 1
instance = comp, \SEVEN_SEGMENT_N_O[7][6]~I\, SEVEN_SEGMENT_N_O[7][6], PROJECT, 1
instance = comp, \LED_GREEN_O[0]~I\, LED_GREEN_O[0], PROJECT, 1
instance = comp, \LED_GREEN_O[1]~I\, LED_GREEN_O[1], PROJECT, 1
instance = comp, \LED_GREEN_O[2]~I\, LED_GREEN_O[2], PROJECT, 1
instance = comp, \LED_GREEN_O[3]~I\, LED_GREEN_O[3], PROJECT, 1
instance = comp, \LED_GREEN_O[4]~I\, LED_GREEN_O[4], PROJECT, 1
instance = comp, \LED_GREEN_O[5]~I\, LED_GREEN_O[5], PROJECT, 1
instance = comp, \LED_GREEN_O[6]~I\, LED_GREEN_O[6], PROJECT, 1
instance = comp, \LED_GREEN_O[7]~I\, LED_GREEN_O[7], PROJECT, 1
instance = comp, \LED_GREEN_O[8]~I\, LED_GREEN_O[8], PROJECT, 1
instance = comp, \VGA_CLOCK_O~I\, VGA_CLOCK_O, PROJECT, 1
instance = comp, \VGA_HSYNC_O~I\, VGA_HSYNC_O, PROJECT, 1
instance = comp, \VGA_VSYNC_O~I\, VGA_VSYNC_O, PROJECT, 1
instance = comp, \VGA_BLANK_O~I\, VGA_BLANK_O, PROJECT, 1
instance = comp, \VGA_SYNC_O~I\, VGA_SYNC_O, PROJECT, 1
instance = comp, \VGA_RED_O[0]~I\, VGA_RED_O[0], PROJECT, 1
instance = comp, \VGA_RED_O[1]~I\, VGA_RED_O[1], PROJECT, 1
instance = comp, \VGA_RED_O[2]~I\, VGA_RED_O[2], PROJECT, 1
instance = comp, \VGA_RED_O[3]~I\, VGA_RED_O[3], PROJECT, 1
instance = comp, \VGA_RED_O[4]~I\, VGA_RED_O[4], PROJECT, 1
instance = comp, \VGA_RED_O[5]~I\, VGA_RED_O[5], PROJECT, 1
instance = comp, \VGA_RED_O[6]~I\, VGA_RED_O[6], PROJECT, 1
instance = comp, \VGA_RED_O[7]~I\, VGA_RED_O[7], PROJECT, 1
instance = comp, \VGA_RED_O[8]~I\, VGA_RED_O[8], PROJECT, 1
instance = comp, \VGA_RED_O[9]~I\, VGA_RED_O[9], PROJECT, 1
instance = comp, \VGA_GREEN_O[0]~I\, VGA_GREEN_O[0], PROJECT, 1
instance = comp, \VGA_GREEN_O[1]~I\, VGA_GREEN_O[1], PROJECT, 1
instance = comp, \VGA_GREEN_O[2]~I\, VGA_GREEN_O[2], PROJECT, 1
instance = comp, \VGA_GREEN_O[3]~I\, VGA_GREEN_O[3], PROJECT, 1
instance = comp, \VGA_GREEN_O[4]~I\, VGA_GREEN_O[4], PROJECT, 1
instance = comp, \VGA_GREEN_O[5]~I\, VGA_GREEN_O[5], PROJECT, 1
instance = comp, \VGA_GREEN_O[6]~I\, VGA_GREEN_O[6], PROJECT, 1
instance = comp, \VGA_GREEN_O[7]~I\, VGA_GREEN_O[7], PROJECT, 1
instance = comp, \VGA_GREEN_O[8]~I\, VGA_GREEN_O[8], PROJECT, 1
instance = comp, \VGA_GREEN_O[9]~I\, VGA_GREEN_O[9], PROJECT, 1
instance = comp, \VGA_BLUE_O[0]~I\, VGA_BLUE_O[0], PROJECT, 1
instance = comp, \VGA_BLUE_O[1]~I\, VGA_BLUE_O[1], PROJECT, 1
instance = comp, \VGA_BLUE_O[2]~I\, VGA_BLUE_O[2], PROJECT, 1
instance = comp, \VGA_BLUE_O[3]~I\, VGA_BLUE_O[3], PROJECT, 1
instance = comp, \VGA_BLUE_O[4]~I\, VGA_BLUE_O[4], PROJECT, 1
instance = comp, \VGA_BLUE_O[5]~I\, VGA_BLUE_O[5], PROJECT, 1
instance = comp, \VGA_BLUE_O[6]~I\, VGA_BLUE_O[6], PROJECT, 1
instance = comp, \VGA_BLUE_O[7]~I\, VGA_BLUE_O[7], PROJECT, 1
instance = comp, \VGA_BLUE_O[8]~I\, VGA_BLUE_O[8], PROJECT, 1
instance = comp, \VGA_BLUE_O[9]~I\, VGA_BLUE_O[9], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[0]~I\, SRAM_ADDRESS_O[0], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[1]~I\, SRAM_ADDRESS_O[1], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[2]~I\, SRAM_ADDRESS_O[2], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[3]~I\, SRAM_ADDRESS_O[3], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[4]~I\, SRAM_ADDRESS_O[4], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[5]~I\, SRAM_ADDRESS_O[5], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[6]~I\, SRAM_ADDRESS_O[6], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[7]~I\, SRAM_ADDRESS_O[7], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[8]~I\, SRAM_ADDRESS_O[8], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[9]~I\, SRAM_ADDRESS_O[9], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[10]~I\, SRAM_ADDRESS_O[10], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[11]~I\, SRAM_ADDRESS_O[11], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[12]~I\, SRAM_ADDRESS_O[12], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[13]~I\, SRAM_ADDRESS_O[13], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[14]~I\, SRAM_ADDRESS_O[14], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[15]~I\, SRAM_ADDRESS_O[15], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[16]~I\, SRAM_ADDRESS_O[16], PROJECT, 1
instance = comp, \SRAM_ADDRESS_O[17]~I\, SRAM_ADDRESS_O[17], PROJECT, 1
instance = comp, \SRAM_UB_N_O~I\, SRAM_UB_N_O, PROJECT, 1
instance = comp, \SRAM_LB_N_O~I\, SRAM_LB_N_O, PROJECT, 1
instance = comp, \SRAM_WE_N_O~I\, SRAM_WE_N_O, PROJECT, 1
instance = comp, \SRAM_CE_N_O~I\, SRAM_CE_N_O, PROJECT, 1
instance = comp, \SRAM_OE_N_O~I\, SRAM_OE_N_O, PROJECT, 1
instance = comp, \UART_TX_O~I\, UART_TX_O, PROJECT, 1
