-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "05/02/2017 16:01:47"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips IS
    PORT (
	reset : IN std_logic;
	slow_clock : IN std_logic;
	fast_clock : IN std_logic;
	PC_out : BUFFER std_logic_vector(31 DOWNTO 0);
	instruction_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Read_reg1_out : BUFFER std_logic_vector(4 DOWNTO 0);
	Read_reg2_out : BUFFER std_logic_vector(4 DOWNTO 0);
	Write_reg_out : BUFFER std_logic_vector(4 DOWNTO 0);
	Read_data1_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Read_data2_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Write_data_out : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END mips;

-- Design Ports Information
-- PC_out[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[3]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[4]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[5]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[8]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[9]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[10]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[11]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[12]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[14]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[15]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[16]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[17]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[18]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[19]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[20]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[21]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[22]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[23]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[24]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[25]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[26]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[27]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[28]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[29]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[30]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[31]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[1]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[4]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[5]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[9]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[11]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[12]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[13]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[14]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[15]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[16]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[17]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[18]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[19]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[20]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[21]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[22]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[23]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[24]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[25]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[26]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[27]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[28]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[29]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[30]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[31]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[3]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[2]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[4]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[3]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[4]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[4]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[5]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[6]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[9]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[10]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[11]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[12]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[13]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[14]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[15]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[16]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[17]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[18]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[19]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[20]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[21]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[22]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[23]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[24]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[25]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[26]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[27]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[28]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[29]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[30]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[31]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[5]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[7]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[8]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[9]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[10]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[11]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[12]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[13]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[15]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[16]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[17]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[18]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[19]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[20]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[21]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[22]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[23]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[24]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[25]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[26]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[27]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[28]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[29]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[30]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[31]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[0]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[1]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[3]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[5]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[8]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[9]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[10]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[11]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[12]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[13]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[14]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[15]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[16]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[17]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[18]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[19]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[20]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[21]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[22]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[23]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[24]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[25]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[26]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[27]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[28]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[29]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[30]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[31]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slow_clock	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fast_clock	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_slow_clock : std_logic;
SIGNAL ww_fast_clock : std_logic;
SIGNAL ww_PC_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_reg1_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_reg2_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Write_reg_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_data1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_data2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \slow_clock~input_o\ : std_logic;
SIGNAL \slow_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \fast_clock~input_o\ : std_logic;
SIGNAL \fast_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \CONTROL|Mux6~0_combout\ : std_logic;
SIGNAL \ADD_MUX~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux9~2_combout\ : std_logic;
SIGNAL \CONTROL|Mux10~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux8~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux10~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux19~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux4~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux20~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux19~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux20~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux18~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux5~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux20~2_combout\ : std_logic;
SIGNAL \CONTROL|Mux7~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux9~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux16~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux9~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux14~0_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \CONTROL|Mux0~0_combout\ : std_logic;
SIGNAL \writeReg[4]~4_combout\ : std_logic;
SIGNAL \writeReg[3]~3_combout\ : std_logic;
SIGNAL \writeReg[2]~2_combout\ : std_logic;
SIGNAL \CONTROL|Mux15~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux15~1_combout\ : std_logic;
SIGNAL \writeReg[0]~0_combout\ : std_logic;
SIGNAL \writeReg[1]~1_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~18_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~19_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~16_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~17_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux63~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux63~5_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux63~0_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~11_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux63~2_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux63~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~12_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~14_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~13_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][0]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~15_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux63~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux63~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux63~10_combout\ : std_logic;
SIGNAL \CONTROL|Mux3~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux18~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux18~2_combout\ : std_logic;
SIGNAL \CONTROL|Mux17~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux2~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux17~1_combout\ : std_logic;
SIGNAL \ALU|Mux29~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux61~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux61~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux61~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux61~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux61~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux61~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux61~4_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~30_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][2]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~29_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][2]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~28_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][2]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~31_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux61~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~23_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~22_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][2]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~20_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][2]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~21_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux61~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~26_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~27_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][2]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~25_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][2]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~24_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux61~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux61~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux61~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux60~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux60~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux60~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux60~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux60~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux60~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux60~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux60~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux60~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux60~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][4]~q\ : std_logic;
SIGNAL \REGFILE|Mux59~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux59~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][4]~q\ : std_logic;
SIGNAL \REGFILE|Mux59~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][4]~q\ : std_logic;
SIGNAL \REGFILE|Mux59~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][4]~q\ : std_logic;
SIGNAL \REGFILE|Mux59~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][4]~q\ : std_logic;
SIGNAL \REGFILE|Mux59~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux59~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux59~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][5]~q\ : std_logic;
SIGNAL \REGFILE|Mux58~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][5]~q\ : std_logic;
SIGNAL \REGFILE|Mux58~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][5]~q\ : std_logic;
SIGNAL \REGFILE|Mux58~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux58~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][5]~q\ : std_logic;
SIGNAL \REGFILE|Mux58~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux58~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux58~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux57~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux57~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux57~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux57~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux57~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux57~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux57~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux57~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux57~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux57~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux57~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux57~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux56~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux56~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux56~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux56~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux56~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux56~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux56~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux56~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux56~4_combout\ : std_logic;
SIGNAL \inputALU[7]~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux24~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~10_combout\ : std_logic;
SIGNAL \ALU|process_0~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux20~3_combout\ : std_logic;
SIGNAL \WDATA[8]~4_combout\ : std_logic;
SIGNAL \WDATA[8]~3_combout\ : std_logic;
SIGNAL \CONTROL|Mux7~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux28~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux30~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux30~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux30~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux30~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux30~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux30~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux30~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux30~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~8_combout\ : std_logic;
SIGNAL \ALU|Add0~2\ : std_logic;
SIGNAL \ALU|Add0~6\ : std_logic;
SIGNAL \ALU|Add0~10\ : std_logic;
SIGNAL \ALU|Add0~14\ : std_logic;
SIGNAL \ALU|Add0~18\ : std_logic;
SIGNAL \ALU|Add0~22\ : std_logic;
SIGNAL \ALU|Add0~26\ : std_logic;
SIGNAL \ALU|Add0~29_sumout\ : std_logic;
SIGNAL \WDATA[7]~17_combout\ : std_logic;
SIGNAL \WDATA[8]~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux19~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux19~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux19~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux19~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux19~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux19~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux19~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux19~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~10_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \REGFILE|registers[9][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux23~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux23~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux23~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux23~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux23~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux23~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux23~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux23~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~10_combout\ : std_logic;
SIGNAL \NEXT_PC[8]~8_combout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \NEXT_PC[9]~9_combout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \REGFILE|registers[11][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux21~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux21~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux21~10_combout\ : std_logic;
SIGNAL \NEXT_PC[10]~10_combout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \ALU|Add1~130_cout\ : std_logic;
SIGNAL \ALU|Add1~2\ : std_logic;
SIGNAL \ALU|Add1~6\ : std_logic;
SIGNAL \ALU|Add1~10\ : std_logic;
SIGNAL \ALU|Add1~14\ : std_logic;
SIGNAL \ALU|Add1~18\ : std_logic;
SIGNAL \ALU|Add1~22\ : std_logic;
SIGNAL \ALU|Add1~26\ : std_logic;
SIGNAL \ALU|Add1~30\ : std_logic;
SIGNAL \ALU|Add1~34\ : std_logic;
SIGNAL \ALU|Add1~38\ : std_logic;
SIGNAL \ALU|Add1~41_sumout\ : std_logic;
SIGNAL \WDATA[10]~31_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~12_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~5_combout\ : std_logic;
SIGNAL \inputALU[10]~10_combout\ : std_logic;
SIGNAL \ALU|process_0~4_combout\ : std_logic;
SIGNAL \rtl~102_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux50~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux50~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux50~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux50~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux50~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux50~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux50~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux50~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux50~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux50~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux20~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux20~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux20~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux20~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux20~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux20~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux20~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux20~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~10_combout\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \NEXT_PC[11]~11_combout\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \NEXT_PC[12]~12_combout\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \REGFILE|registers[11][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux18~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~10_combout\ : std_logic;
SIGNAL \NEXT_PC[13]~13_combout\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \REGFILE|registers[13][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux17~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux17~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux17~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux17~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux17~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux17~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux17~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux17~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~10_combout\ : std_logic;
SIGNAL \NEXT_PC[14]~14_combout\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \REGFILE|registers[30][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~10_combout\ : std_logic;
SIGNAL \NEXT_PC[15]~15_combout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \REGFILE|registers[20][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux14~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux14~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux14~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux14~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux14~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux14~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux14~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux14~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~10_combout\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~57_sumout\ : std_logic;
SIGNAL \REGFILE|registers[22][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~10_combout\ : std_logic;
SIGNAL \NEXT_PC[16]~16_combout\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \Add1~58\ : std_logic;
SIGNAL \Add1~61_sumout\ : std_logic;
SIGNAL \NEXT_PC[17]~17_combout\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \REGFILE|registers[20][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux42~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux42~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux42~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux42~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux42~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux42~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux42~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux42~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux42~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux42~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux42~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux42~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux41~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux41~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux41~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux41~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux41~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux41~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux41~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux41~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~0_combout\ : std_logic;
SIGNAL \Add1~82\ : std_logic;
SIGNAL \Add1~85_sumout\ : std_logic;
SIGNAL \REGFILE|registers[11][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux8~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux8~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux8~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux8~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux8~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux8~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux8~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux8~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~10_combout\ : std_logic;
SIGNAL \NEXT_PC[23]~26_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux13~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux13~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux13~10_combout\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \Add1~62\ : std_logic;
SIGNAL \Add1~65_sumout\ : std_logic;
SIGNAL \NEXT_PC[18]~18_combout\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \REGFILE|registers[1][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~10_combout\ : std_logic;
SIGNAL \Add1~66\ : std_logic;
SIGNAL \Add1~69_sumout\ : std_logic;
SIGNAL \NEXT_PC[19]~19_combout\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \Add1~70\ : std_logic;
SIGNAL \Add1~73_sumout\ : std_logic;
SIGNAL \REGFILE|registers[25][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux11~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux11~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux11~10_combout\ : std_logic;
SIGNAL \NEXT_PC[20]~20_combout\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \Add1~86\ : std_logic;
SIGNAL \Add1~89_sumout\ : std_logic;
SIGNAL \REGFILE|registers[22][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux7~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux7~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux7~10_combout\ : std_logic;
SIGNAL \NEXT_PC[24]~27_combout\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \Add1~90\ : std_logic;
SIGNAL \Add1~93_sumout\ : std_logic;
SIGNAL \REGFILE|registers[23][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux6~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux6~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux6~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux6~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux6~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux6~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux6~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux6~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~10_combout\ : std_logic;
SIGNAL \NEXT_PC[25]~28_combout\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~93_sumout\ : std_logic;
SIGNAL \PC|PC[28]~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux1~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux1~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux1~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux3~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux3~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux3~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~10_combout\ : std_logic;
SIGNAL \Add1~94\ : std_logic;
SIGNAL \Add1~97_sumout\ : std_logic;
SIGNAL \NEXT_PC[26]~29_combout\ : std_logic;
SIGNAL \Add0~94\ : std_logic;
SIGNAL \Add0~97_sumout\ : std_logic;
SIGNAL \Add1~98\ : std_logic;
SIGNAL \Add1~101_sumout\ : std_logic;
SIGNAL \NEXT_PC[27]~30_combout\ : std_logic;
SIGNAL \Add0~98\ : std_logic;
SIGNAL \Add0~101_sumout\ : std_logic;
SIGNAL \Add1~102\ : std_logic;
SIGNAL \Add1~105_sumout\ : std_logic;
SIGNAL \NEXT_PC[28]~31_combout\ : std_logic;
SIGNAL \Add0~102\ : std_logic;
SIGNAL \Add0~105_sumout\ : std_logic;
SIGNAL \Add1~106\ : std_logic;
SIGNAL \Add1~109_sumout\ : std_logic;
SIGNAL \REGFILE|registers[23][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux2~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux2~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux2~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux2~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux2~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux2~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux2~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux2~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~11_combout\ : std_logic;
SIGNAL \NEXT_PC[29]~32_combout\ : std_logic;
SIGNAL \Add0~106\ : std_logic;
SIGNAL \Add0~109_sumout\ : std_logic;
SIGNAL \Add1~110\ : std_logic;
SIGNAL \Add1~113_sumout\ : std_logic;
SIGNAL \NEXT_PC[30]~33_combout\ : std_logic;
SIGNAL \Add0~110\ : std_logic;
SIGNAL \Add0~113_sumout\ : std_logic;
SIGNAL \Add1~114\ : std_logic;
SIGNAL \Add1~117_sumout\ : std_logic;
SIGNAL \REGFILE|registers[28][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux0~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux0~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux0~10_combout\ : std_logic;
SIGNAL \NEXT_PC[31]~34_combout\ : std_logic;
SIGNAL \Add0~114\ : std_logic;
SIGNAL \Add0~117_sumout\ : std_logic;
SIGNAL \WDATA[16]~65_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~4_combout\ : std_logic;
SIGNAL \inputALU[31]~31_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~4_combout\ : std_logic;
SIGNAL \inputALU[25]~25_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~10_combout\ : std_logic;
SIGNAL \inputALU[27]~27_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~4_combout\ : std_logic;
SIGNAL \inputALU[24]~24_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~10_combout\ : std_logic;
SIGNAL \inputALU[26]~26_combout\ : std_logic;
SIGNAL \rtl~101_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~6_combout\ : std_logic;
SIGNAL \inputALU[28]~28_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~10_combout\ : std_logic;
SIGNAL \inputALU[30]~30_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~4_combout\ : std_logic;
SIGNAL \inputALU[29]~29_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~6_combout\ : std_logic;
SIGNAL \inputALU[23]~23_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~4_combout\ : std_logic;
SIGNAL \inputALU[20]~20_combout\ : std_logic;
SIGNAL \inputALU[21]~21_combout\ : std_logic;
SIGNAL \rtl~97_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~4_combout\ : std_logic;
SIGNAL \inputALU[16]~16_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~9_combout\ : std_logic;
SIGNAL \inputALU[17]~17_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~4_combout\ : std_logic;
SIGNAL \inputALU[19]~19_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~4_combout\ : std_logic;
SIGNAL \inputALU[18]~18_combout\ : std_logic;
SIGNAL \rtl~93_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~4_combout\ : std_logic;
SIGNAL \inputALU[12]~12_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~4_combout\ : std_logic;
SIGNAL \inputALU[15]~15_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~4_combout\ : std_logic;
SIGNAL \inputALU[14]~14_combout\ : std_logic;
SIGNAL \rtl~88_combout\ : std_logic;
SIGNAL \inputALU[2]~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~4_combout\ : std_logic;
SIGNAL \inputALU[1]~1_combout\ : std_logic;
SIGNAL \rtl~31_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~4_combout\ : std_logic;
SIGNAL \inputALU[11]~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~9_combout\ : std_logic;
SIGNAL \inputALU[9]~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~5_combout\ : std_logic;
SIGNAL \inputALU[8]~8_combout\ : std_logic;
SIGNAL \rtl~77_combout\ : std_logic;
SIGNAL \inputALU[7]~35_combout\ : std_logic;
SIGNAL \inputALU[6]~34_combout\ : std_logic;
SIGNAL \rtl~51_combout\ : std_logic;
SIGNAL \rtl~89_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \WDATA[16]~64_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux9~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux9~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux9~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~10_combout\ : std_logic;
SIGNAL \ALU|Add0~30\ : std_logic;
SIGNAL \ALU|Add0~34\ : std_logic;
SIGNAL \ALU|Add0~38\ : std_logic;
SIGNAL \ALU|Add0~42\ : std_logic;
SIGNAL \ALU|Add0~46\ : std_logic;
SIGNAL \ALU|Add0~50\ : std_logic;
SIGNAL \ALU|Add0~54\ : std_logic;
SIGNAL \ALU|Add0~58\ : std_logic;
SIGNAL \ALU|Add0~62\ : std_logic;
SIGNAL \ALU|Add0~66\ : std_logic;
SIGNAL \ALU|Add0~70\ : std_logic;
SIGNAL \ALU|Add0~74\ : std_logic;
SIGNAL \ALU|Add0~78\ : std_logic;
SIGNAL \ALU|Add0~82\ : std_logic;
SIGNAL \ALU|Add0~86\ : std_logic;
SIGNAL \ALU|Add0~90\ : std_logic;
SIGNAL \ALU|Add0~94\ : std_logic;
SIGNAL \ALU|Add0~98\ : std_logic;
SIGNAL \ALU|Add0~102\ : std_logic;
SIGNAL \ALU|Add0~106\ : std_logic;
SIGNAL \ALU|Add0~110\ : std_logic;
SIGNAL \ALU|Add0~114\ : std_logic;
SIGNAL \ALU|Add0~118\ : std_logic;
SIGNAL \ALU|Add0~122\ : std_logic;
SIGNAL \ALU|Add0~125_sumout\ : std_logic;
SIGNAL \WDATA[31]~125_combout\ : std_logic;
SIGNAL \WDATA[16]~61_combout\ : std_logic;
SIGNAL \ALU|Add1~50\ : std_logic;
SIGNAL \ALU|Add1~54\ : std_logic;
SIGNAL \ALU|Add1~58\ : std_logic;
SIGNAL \ALU|Add1~62\ : std_logic;
SIGNAL \ALU|Add1~66\ : std_logic;
SIGNAL \ALU|Add1~70\ : std_logic;
SIGNAL \ALU|Add1~74\ : std_logic;
SIGNAL \ALU|Add1~78\ : std_logic;
SIGNAL \ALU|Add1~82\ : std_logic;
SIGNAL \ALU|Add1~86\ : std_logic;
SIGNAL \ALU|Add1~90\ : std_logic;
SIGNAL \ALU|Add1~94\ : std_logic;
SIGNAL \ALU|Add1~98\ : std_logic;
SIGNAL \ALU|Add1~102\ : std_logic;
SIGNAL \ALU|Add1~106\ : std_logic;
SIGNAL \ALU|Add1~110\ : std_logic;
SIGNAL \ALU|Add1~114\ : std_logic;
SIGNAL \ALU|Add1~118\ : std_logic;
SIGNAL \ALU|Add1~122\ : std_logic;
SIGNAL \ALU|Add1~125_sumout\ : std_logic;
SIGNAL \WDATA[31]~124_combout\ : std_logic;
SIGNAL \WDATA[31]~126_combout\ : std_logic;
SIGNAL \WDATA[31]~127_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux32~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux32~11_combout\ : std_logic;
SIGNAL \rtl~103_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~53_combout\ : std_logic;
SIGNAL \rtl~96_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \rtl~92_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \inputALU[6]~32_combout\ : std_logic;
SIGNAL \rtl~47_combout\ : std_logic;
SIGNAL \inputALU[7]~33_combout\ : std_logic;
SIGNAL \rtl~70_combout\ : std_logic;
SIGNAL \rtl~23_combout\ : std_logic;
SIGNAL \rtl~86_combout\ : std_logic;
SIGNAL \rtl~87_combout\ : std_logic;
SIGNAL \rtl~100_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \ALU|Add0~121_sumout\ : std_logic;
SIGNAL \WDATA[30]~121_combout\ : std_logic;
SIGNAL \ALU|Add1~121_sumout\ : std_logic;
SIGNAL \WDATA[30]~120_combout\ : std_logic;
SIGNAL \WDATA[30]~122_combout\ : std_logic;
SIGNAL \WDATA[30]~123_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux33~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux33~11_combout\ : std_logic;
SIGNAL \rtl~95_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \rtl~91_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \rtl~99_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \rtl~43_combout\ : std_logic;
SIGNAL \rtl~107_combout\ : std_logic;
SIGNAL \rtl~84_combout\ : std_logic;
SIGNAL \rtl~63_combout\ : std_logic;
SIGNAL \rtl~85_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \rtl~105_combout\ : std_logic;
SIGNAL \rtl~104_combout\ : std_logic;
SIGNAL \rtl~116_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~52_combout\ : std_logic;
SIGNAL \ALU|Add0~117_sumout\ : std_logic;
SIGNAL \WDATA[29]~117_combout\ : std_logic;
SIGNAL \ALU|Add1~117_sumout\ : std_logic;
SIGNAL \WDATA[29]~116_combout\ : std_logic;
SIGNAL \WDATA[29]~118_combout\ : std_logic;
SIGNAL \WDATA[29]~119_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux34~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux34~11_combout\ : std_logic;
SIGNAL \rtl~3_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~51_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \rtl~82_combout\ : std_logic;
SIGNAL \rtl~39_combout\ : std_logic;
SIGNAL \rtl~56_combout\ : std_logic;
SIGNAL \rtl~83_combout\ : std_logic;
SIGNAL \rtl~98_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \rtl~90_combout\ : std_logic;
SIGNAL \rtl~94_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \ALU|Add0~113_sumout\ : std_logic;
SIGNAL \WDATA[28]~113_combout\ : std_logic;
SIGNAL \ALU|Add1~113_sumout\ : std_logic;
SIGNAL \WDATA[28]~112_combout\ : std_logic;
SIGNAL \WDATA[28]~114_combout\ : std_logic;
SIGNAL \WDATA[28]~115_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux35~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux35~11_combout\ : std_logic;
SIGNAL \rtl~117_combout\ : std_logic;
SIGNAL \rtl~81_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \rtl~34_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~50_combout\ : std_logic;
SIGNAL \ALU|process_0~13_combout\ : std_logic;
SIGNAL \ALU|Add1~109_sumout\ : std_logic;
SIGNAL \WDATA[27]~108_combout\ : std_logic;
SIGNAL \ALU|process_0~14_combout\ : std_logic;
SIGNAL \ALU|Add0~109_sumout\ : std_logic;
SIGNAL \WDATA[27]~109_combout\ : std_logic;
SIGNAL \WDATA[27]~110_combout\ : std_logic;
SIGNAL \WDATA[27]~111_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux36~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux36~11_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~7_combout\ : std_logic;
SIGNAL \rtl~26_combout\ : std_logic;
SIGNAL \rtl~115_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~49_combout\ : std_logic;
SIGNAL \rtl~74_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \ALU|process_0~12_combout\ : std_logic;
SIGNAL \ALU|Add1~105_sumout\ : std_logic;
SIGNAL \WDATA[26]~104_combout\ : std_logic;
SIGNAL \ALU|Add0~105_sumout\ : std_logic;
SIGNAL \WDATA[26]~105_combout\ : std_logic;
SIGNAL \WDATA[26]~106_combout\ : std_logic;
SIGNAL \WDATA[26]~107_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux37~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux37~11_combout\ : std_logic;
SIGNAL \rtl~12_combout\ : std_logic;
SIGNAL \rtl~106_combout\ : std_logic;
SIGNAL \rtl~114_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~48_combout\ : std_logic;
SIGNAL \rtl~67_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \ALU|Add0~101_sumout\ : std_logic;
SIGNAL \WDATA[25]~101_combout\ : std_logic;
SIGNAL \ALU|Add1~101_sumout\ : std_logic;
SIGNAL \WDATA[25]~100_combout\ : std_logic;
SIGNAL \WDATA[25]~102_combout\ : std_logic;
SIGNAL \WDATA[25]~103_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux38~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux38~11_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \rtl~60_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \rtl~2_combout\ : std_logic;
SIGNAL \rtl~113_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~47_combout\ : std_logic;
SIGNAL \ALU|process_0~11_combout\ : std_logic;
SIGNAL \ALU|Add1~97_sumout\ : std_logic;
SIGNAL \WDATA[24]~96_combout\ : std_logic;
SIGNAL \ALU|Add0~97_sumout\ : std_logic;
SIGNAL \WDATA[24]~97_combout\ : std_logic;
SIGNAL \WDATA[24]~98_combout\ : std_logic;
SIGNAL \WDATA[24]~99_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux39~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux39~11_combout\ : std_logic;
SIGNAL \rtl~33_combout\ : std_logic;
SIGNAL \rtl~111_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~46_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \ALU|Add1~93_sumout\ : std_logic;
SIGNAL \WDATA[23]~92_combout\ : std_logic;
SIGNAL \ALU|Add0~93_sumout\ : std_logic;
SIGNAL \WDATA[23]~93_combout\ : std_logic;
SIGNAL \WDATA[23]~94_combout\ : std_logic;
SIGNAL \WDATA[23]~95_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux40~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux40~11_combout\ : std_logic;
SIGNAL \rtl~1_combout\ : std_logic;
SIGNAL \rtl~42_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~43_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \ALU|Add1~81_sumout\ : std_logic;
SIGNAL \WDATA[20]~80_combout\ : std_logic;
SIGNAL \ALU|Add0~81_sumout\ : std_logic;
SIGNAL \WDATA[20]~81_combout\ : std_logic;
SIGNAL \WDATA[20]~82_combout\ : std_logic;
SIGNAL \WDATA[20]~83_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux43~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux43~10_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~30_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \rtl~35_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~42_combout\ : std_logic;
SIGNAL \ALU|Add0~77_sumout\ : std_logic;
SIGNAL \WDATA[19]~77_combout\ : std_logic;
SIGNAL \ALU|Add1~77_sumout\ : std_logic;
SIGNAL \WDATA[19]~76_combout\ : std_logic;
SIGNAL \WDATA[19]~78_combout\ : std_logic;
SIGNAL \WDATA[19]~79_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux44~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux44~10_combout\ : std_logic;
SIGNAL \rtl~25_combout\ : std_logic;
SIGNAL \rtl~24_combout\ : std_logic;
SIGNAL \rtl~27_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~41_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \ALU|Add0~73_sumout\ : std_logic;
SIGNAL \WDATA[18]~73_combout\ : std_logic;
SIGNAL \ALU|Add1~73_sumout\ : std_logic;
SIGNAL \WDATA[18]~72_combout\ : std_logic;
SIGNAL \WDATA[18]~74_combout\ : std_logic;
SIGNAL \WDATA[18]~75_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux45~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux45~10_combout\ : std_logic;
SIGNAL \rtl~10_combout\ : std_logic;
SIGNAL \rtl~11_combout\ : std_logic;
SIGNAL \rtl~16_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~40_combout\ : std_logic;
SIGNAL \ALU|Add0~69_sumout\ : std_logic;
SIGNAL \WDATA[17]~69_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \ALU|Add1~69_sumout\ : std_logic;
SIGNAL \WDATA[17]~68_combout\ : std_logic;
SIGNAL \WDATA[17]~70_combout\ : std_logic;
SIGNAL \WDATA[17]~71_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux46~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux46~10_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \rtl~4_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~39_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \ALU|Add0~65_sumout\ : std_logic;
SIGNAL \WDATA[16]~63_combout\ : std_logic;
SIGNAL \ALU|Add1~65_sumout\ : std_logic;
SIGNAL \WDATA[16]~62_combout\ : std_logic;
SIGNAL \WDATA[16]~66_combout\ : std_logic;
SIGNAL \WDATA[16]~67_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux47~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux47~10_combout\ : std_logic;
SIGNAL \ALU|Add1~61_sumout\ : std_logic;
SIGNAL \WDATA[15]~56_combout\ : std_logic;
SIGNAL \rtl~37_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~37_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~38_combout\ : std_logic;
SIGNAL \WDATA[15]~57_combout\ : std_logic;
SIGNAL \ALU|process_0~9_combout\ : std_logic;
SIGNAL \ALU|Add0~61_sumout\ : std_logic;
SIGNAL \WDATA[15]~58_combout\ : std_logic;
SIGNAL \WDATA[15]~59_combout\ : std_logic;
SIGNAL \WDATA[15]~60_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux48~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux48~10_combout\ : std_logic;
SIGNAL \ALU|process_0~8_combout\ : std_logic;
SIGNAL \rtl~29_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~34_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~35_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~36_combout\ : std_logic;
SIGNAL \WDATA[14]~52_combout\ : std_logic;
SIGNAL \ALU|Add0~57_sumout\ : std_logic;
SIGNAL \WDATA[14]~53_combout\ : std_logic;
SIGNAL \WDATA[14]~54_combout\ : std_logic;
SIGNAL \ALU|Add1~57_sumout\ : std_logic;
SIGNAL \WDATA[14]~51_combout\ : std_logic;
SIGNAL \WDATA[14]~55_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux49~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux49~10_combout\ : std_logic;
SIGNAL \ALU|Add1~53_sumout\ : std_logic;
SIGNAL \WDATA[13]~46_combout\ : std_logic;
SIGNAL \ALU|process_0~7_combout\ : std_logic;
SIGNAL \rtl~18_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~31_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~33_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~32_combout\ : std_logic;
SIGNAL \WDATA[13]~47_combout\ : std_logic;
SIGNAL \ALU|Add0~53_sumout\ : std_logic;
SIGNAL \WDATA[13]~48_combout\ : std_logic;
SIGNAL \WDATA[13]~49_combout\ : std_logic;
SIGNAL \WDATA[13]~50_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux50~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux50~5_combout\ : std_logic;
SIGNAL \inputALU[13]~13_combout\ : std_logic;
SIGNAL \rtl~30_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~24_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~25_combout\ : std_logic;
SIGNAL \WDATA[10]~33_combout\ : std_logic;
SIGNAL \ALU|Add0~41_sumout\ : std_logic;
SIGNAL \WDATA[10]~32_combout\ : std_logic;
SIGNAL \WDATA[10]~34_combout\ : std_logic;
SIGNAL \WDATA[10]~35_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux53~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux53~11_combout\ : std_logic;
SIGNAL \ALU|process_0~3_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~23_combout\ : std_logic;
SIGNAL \rtl~19_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~22_combout\ : std_logic;
SIGNAL \WDATA[9]~28_combout\ : std_logic;
SIGNAL \ALU|Add0~37_sumout\ : std_logic;
SIGNAL \WDATA[9]~27_combout\ : std_logic;
SIGNAL \WDATA[9]~29_combout\ : std_logic;
SIGNAL \ALU|Add1~37_sumout\ : std_logic;
SIGNAL \WDATA[9]~26_combout\ : std_logic;
SIGNAL \WDATA[9]~30_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux54~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux54~10_combout\ : std_logic;
SIGNAL \ALU|Add1~33_sumout\ : std_logic;
SIGNAL \WDATA[8]~21_combout\ : std_logic;
SIGNAL \rtl~6_combout\ : std_logic;
SIGNAL \rtl~7_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~21_combout\ : std_logic;
SIGNAL \WDATA[8]~23_combout\ : std_logic;
SIGNAL \ALU|process_0~2_combout\ : std_logic;
SIGNAL \ALU|Add0~33_sumout\ : std_logic;
SIGNAL \WDATA[8]~22_combout\ : std_logic;
SIGNAL \WDATA[8]~24_combout\ : std_logic;
SIGNAL \WDATA[8]~25_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux55~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux55~10_combout\ : std_logic;
SIGNAL \ALU|Add0~45_sumout\ : std_logic;
SIGNAL \WDATA[11]~38_combout\ : std_logic;
SIGNAL \ALU|process_0~5_combout\ : std_logic;
SIGNAL \rtl~38_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~27_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~26_combout\ : std_logic;
SIGNAL \WDATA[11]~37_combout\ : std_logic;
SIGNAL \WDATA[11]~39_combout\ : std_logic;
SIGNAL \ALU|Add1~42\ : std_logic;
SIGNAL \ALU|Add1~45_sumout\ : std_logic;
SIGNAL \WDATA[11]~36_combout\ : std_logic;
SIGNAL \WDATA[11]~40_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux52~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux52~10_combout\ : std_logic;
SIGNAL \ALU|Add1~46\ : std_logic;
SIGNAL \ALU|Add1~49_sumout\ : std_logic;
SIGNAL \WDATA[12]~41_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~28_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~29_combout\ : std_logic;
SIGNAL \WDATA[12]~42_combout\ : std_logic;
SIGNAL \ALU|process_0~6_combout\ : std_logic;
SIGNAL \ALU|Add0~49_sumout\ : std_logic;
SIGNAL \WDATA[12]~43_combout\ : std_logic;
SIGNAL \WDATA[12]~44_combout\ : std_logic;
SIGNAL \WDATA[12]~45_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux51~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux51~10_combout\ : std_logic;
SIGNAL \rtl~46_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~44_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \ALU|process_0~10_combout\ : std_logic;
SIGNAL \ALU|Add0~85_sumout\ : std_logic;
SIGNAL \WDATA[21]~85_combout\ : std_logic;
SIGNAL \ALU|Add1~85_sumout\ : std_logic;
SIGNAL \WDATA[21]~84_combout\ : std_logic;
SIGNAL \WDATA[21]~86_combout\ : std_logic;
SIGNAL \WDATA[21]~87_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux10~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~10_combout\ : std_logic;
SIGNAL \Add1~74\ : std_logic;
SIGNAL \Add1~77_sumout\ : std_logic;
SIGNAL \NEXT_PC[21]~21_combout\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \Add1~78\ : std_logic;
SIGNAL \Add1~81_sumout\ : std_logic;
SIGNAL \NEXT_PC[22]~23_combout\ : std_logic;
SIGNAL \NEXT_PC[22]~22_combout\ : std_logic;
SIGNAL \NEXT_PC[22]~24_combout\ : std_logic;
SIGNAL \NEXT_PC[22]~25_combout\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \rtl~50_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~45_combout\ : std_logic;
SIGNAL \ALU|Add0~89_sumout\ : std_logic;
SIGNAL \WDATA[22]~89_combout\ : std_logic;
SIGNAL \inputALU[6]~6_combout\ : std_logic;
SIGNAL \ALU|Add1~89_sumout\ : std_logic;
SIGNAL \WDATA[22]~88_combout\ : std_logic;
SIGNAL \WDATA[22]~90_combout\ : std_logic;
SIGNAL \WDATA[22]~91_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux41~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux41~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux41~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux41~9_combout\ : std_logic;
SIGNAL \inputALU[22]~22_combout\ : std_logic;
SIGNAL \rtl~32_combout\ : std_logic;
SIGNAL \rtl~36_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~20_combout\ : std_logic;
SIGNAL \rtl~112_combout\ : std_logic;
SIGNAL \WDATA[7]~18_combout\ : std_logic;
SIGNAL \WDATA[7]~19_combout\ : std_logic;
SIGNAL \ALU|Add1~29_sumout\ : std_logic;
SIGNAL \WDATA[7]~16_combout\ : std_logic;
SIGNAL \WDATA[7]~20_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux56~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux56~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux56~10_combout\ : std_logic;
SIGNAL \NEXT_PC[1]~1_combout\ : std_logic;
SIGNAL \ALU|Add1~5_sumout\ : std_logic;
SIGNAL \WDATA[1]~2_combout\ : std_logic;
SIGNAL \rtl~17_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~4_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~5_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~6_combout\ : std_logic;
SIGNAL \WDATA[1]~6_combout\ : std_logic;
SIGNAL \WDATA[1]~7_combout\ : std_logic;
SIGNAL \WDATA[1]~8_combout\ : std_logic;
SIGNAL \ALU|process_0~0_combout\ : std_logic;
SIGNAL \ALU|Add0~5_sumout\ : std_logic;
SIGNAL \WDATA[1]~5_combout\ : std_logic;
SIGNAL \WDATA[1]~9_combout\ : std_logic;
SIGNAL \WDATA[1]~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux62~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux62~10_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~18_combout\ : std_logic;
SIGNAL \rtl~28_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~19_combout\ : std_logic;
SIGNAL \rtl~110_combout\ : std_logic;
SIGNAL \ALU|Mux25~2_combout\ : std_logic;
SIGNAL \ALU|Mux32~0_combout\ : std_logic;
SIGNAL \ALU|Mux29~0_combout\ : std_logic;
SIGNAL \ALU|Add1~25_sumout\ : std_logic;
SIGNAL \ALU|Add0~25_sumout\ : std_logic;
SIGNAL \ALU|Mux25~1_combout\ : std_logic;
SIGNAL \ALU|Mux25~3_combout\ : std_logic;
SIGNAL \WDATA[6]~15_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux25~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~8_combout\ : std_logic;
SIGNAL \ALU|Mux25~0_combout\ : std_logic;
SIGNAL \ALU|Mux25~4_combout\ : std_logic;
SIGNAL \ALU|Add1~21_sumout\ : std_logic;
SIGNAL \rtl~109_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~16_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~17_combout\ : std_logic;
SIGNAL \ALU|Mux26~2_combout\ : std_logic;
SIGNAL \ALU|Add0~21_sumout\ : std_logic;
SIGNAL \ALU|Mux26~1_combout\ : std_logic;
SIGNAL \ALU|Mux26~3_combout\ : std_logic;
SIGNAL \WDATA[5]~14_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][5]~q\ : std_logic;
SIGNAL \REGFILE|Mux58~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][5]~q\ : std_logic;
SIGNAL \REGFILE|Mux58~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][5]~q\ : std_logic;
SIGNAL \REGFILE|Mux58~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][5]~q\ : std_logic;
SIGNAL \REGFILE|Mux58~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux58~4_combout\ : std_logic;
SIGNAL \inputALU[5]~5_combout\ : std_logic;
SIGNAL \ALU|Mux26~0_combout\ : std_logic;
SIGNAL \ALU|Mux26~4_combout\ : std_logic;
SIGNAL \rtl~5_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~15_combout\ : std_logic;
SIGNAL \rtl~108_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~14_combout\ : std_logic;
SIGNAL \ALU|Mux27~2_combout\ : std_logic;
SIGNAL \ALU|Add1~17_sumout\ : std_logic;
SIGNAL \ALU|Add0~17_sumout\ : std_logic;
SIGNAL \ALU|Mux27~1_combout\ : std_logic;
SIGNAL \ALU|Mux27~3_combout\ : std_logic;
SIGNAL \WDATA[4]~13_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][4]~q\ : std_logic;
SIGNAL \REGFILE|Mux59~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][4]~q\ : std_logic;
SIGNAL \REGFILE|Mux59~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][4]~q\ : std_logic;
SIGNAL \REGFILE|Mux59~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux59~9_combout\ : std_logic;
SIGNAL \inputALU[4]~4_combout\ : std_logic;
SIGNAL \ALU|Mux27~0_combout\ : std_logic;
SIGNAL \ALU|Mux27~4_combout\ : std_logic;
SIGNAL \ALU|Add1~13_sumout\ : std_logic;
SIGNAL \ALU|ShiftRight0~11_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~12_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~13_combout\ : std_logic;
SIGNAL \ALU|Mux28~2_combout\ : std_logic;
SIGNAL \ALU|Mux28~3_combout\ : std_logic;
SIGNAL \ALU|Add0~13_sumout\ : std_logic;
SIGNAL \ALU|Mux28~1_combout\ : std_logic;
SIGNAL \ALU|Mux28~4_combout\ : std_logic;
SIGNAL \WDATA[3]~12_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux60~11_combout\ : std_logic;
SIGNAL \REGFILE|Mux60~5_combout\ : std_logic;
SIGNAL \inputALU[3]~3_combout\ : std_logic;
SIGNAL \ALU|Mux28~0_combout\ : std_logic;
SIGNAL \ALU|Mux28~5_combout\ : std_logic;
SIGNAL \ALU|Add1~9_sumout\ : std_logic;
SIGNAL \ALU|ShiftRight0~8_combout\ : std_logic;
SIGNAL \ALU|Mux29~4_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~9_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~10_combout\ : std_logic;
SIGNAL \ALU|Mux29~5_combout\ : std_logic;
SIGNAL \ALU|Add0~9_sumout\ : std_logic;
SIGNAL \ALU|Mux29~3_combout\ : std_logic;
SIGNAL \ALU|Mux29~6_combout\ : std_logic;
SIGNAL \WDATA[2]~11_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux29~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~8_combout\ : std_logic;
SIGNAL \ALU|Mux29~2_combout\ : std_logic;
SIGNAL \ALU|Mux29~7_combout\ : std_logic;
SIGNAL \ALU|Add1~1_sumout\ : std_logic;
SIGNAL \ALU|Mux31~2_combout\ : std_logic;
SIGNAL \ALU|Mux31~3_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~1_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~2_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~3_combout\ : std_logic;
SIGNAL \ALU|Mux31~4_combout\ : std_logic;
SIGNAL \ALU|Add0~1_sumout\ : std_logic;
SIGNAL \ALU|Mux31~0_combout\ : std_logic;
SIGNAL \ALU|Mux31~1_combout\ : std_logic;
SIGNAL \ALU|LessThan0~38_combout\ : std_logic;
SIGNAL \ALU|LessThan0~37_combout\ : std_logic;
SIGNAL \ALU|LessThan0~34_combout\ : std_logic;
SIGNAL \ALU|LessThan0~28_combout\ : std_logic;
SIGNAL \ALU|LessThan0~35_combout\ : std_logic;
SIGNAL \ALU|LessThan0~29_combout\ : std_logic;
SIGNAL \ALU|LessThan0~33_combout\ : std_logic;
SIGNAL \ALU|LessThan0~36_combout\ : std_logic;
SIGNAL \ALU|LessThan0~31_combout\ : std_logic;
SIGNAL \ALU|LessThan0~30_combout\ : std_logic;
SIGNAL \ALU|LessThan0~32_combout\ : std_logic;
SIGNAL \ALU|LessThan0~18_combout\ : std_logic;
SIGNAL \ALU|LessThan0~25_combout\ : std_logic;
SIGNAL \ALU|LessThan0~26_combout\ : std_logic;
SIGNAL \ALU|LessThan0~20_combout\ : std_logic;
SIGNAL \ALU|LessThan0~19_combout\ : std_logic;
SIGNAL \ALU|LessThan0~24_combout\ : std_logic;
SIGNAL \ALU|LessThan0~27_combout\ : std_logic;
SIGNAL \ALU|LessThan0~14_combout\ : std_logic;
SIGNAL \ALU|LessThan0~9_combout\ : std_logic;
SIGNAL \ALU|LessThan0~15_combout\ : std_logic;
SIGNAL \ALU|LessThan0~11_combout\ : std_logic;
SIGNAL \ALU|LessThan0~10_combout\ : std_logic;
SIGNAL \ALU|LessThan0~16_combout\ : std_logic;
SIGNAL \ALU|LessThan0~17_combout\ : std_logic;
SIGNAL \ALU|LessThan0~12_combout\ : std_logic;
SIGNAL \ALU|LessThan0~13_combout\ : std_logic;
SIGNAL \ALU|LessThan0~5_combout\ : std_logic;
SIGNAL \ALU|LessThan0~4_combout\ : std_logic;
SIGNAL \ALU|LessThan0~3_combout\ : std_logic;
SIGNAL \ALU|LessThan0~2_combout\ : std_logic;
SIGNAL \ALU|LessThan0~1_combout\ : std_logic;
SIGNAL \ALU|LessThan0~0_combout\ : std_logic;
SIGNAL \ALU|LessThan0~6_combout\ : std_logic;
SIGNAL \ALU|LessThan0~7_combout\ : std_logic;
SIGNAL \ALU|LessThan0~8_combout\ : std_logic;
SIGNAL \ALU|LessThan0~21_combout\ : std_logic;
SIGNAL \ALU|LessThan0~22_combout\ : std_logic;
SIGNAL \ALU|LessThan0~23_combout\ : std_logic;
SIGNAL \ALU|LessThan0~39_combout\ : std_logic;
SIGNAL \ALU|Mux31~5_combout\ : std_logic;
SIGNAL \ALU|Mux31~6_combout\ : std_logic;
SIGNAL \WDATA[0]~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux63~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux63~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux63~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux63~9_combout\ : std_logic;
SIGNAL \inputALU[0]~0_combout\ : std_logic;
SIGNAL \ALU|LessThan3~2_combout\ : std_logic;
SIGNAL \ALU|LessThan3~3_combout\ : std_logic;
SIGNAL \ALU|LessThan3~4_combout\ : std_logic;
SIGNAL \ALU|LessThan3~1_combout\ : std_logic;
SIGNAL \ALU|LessThan3~5_combout\ : std_logic;
SIGNAL \ALU|LessThan3~6_combout\ : std_logic;
SIGNAL \ALU|Mux32~2_combout\ : std_logic;
SIGNAL \ALU|Mux32~4_combout\ : std_logic;
SIGNAL \ALU|Mux32~3_combout\ : std_logic;
SIGNAL \ALU|Mux32~5_combout\ : std_logic;
SIGNAL \ALU|LessThan3~7_combout\ : std_logic;
SIGNAL \ALU|LessThan3~9_combout\ : std_logic;
SIGNAL \ALU|LessThan3~10_combout\ : std_logic;
SIGNAL \ALU|LessThan3~8_combout\ : std_logic;
SIGNAL \ALU|LessThan3~11_combout\ : std_logic;
SIGNAL \ALU|LessThan3~0_combout\ : std_logic;
SIGNAL \ALU|Mux32~6_combout\ : std_logic;
SIGNAL \ALU|Mux32~38_combout\ : std_logic;
SIGNAL \ALU|Mux32~42_combout\ : std_logic;
SIGNAL \ALU|Mux32~43_combout\ : std_logic;
SIGNAL \ALU|Mux32~44_combout\ : std_logic;
SIGNAL \ALU|Mux32~39_combout\ : std_logic;
SIGNAL \ALU|Mux32~40_combout\ : std_logic;
SIGNAL \ALU|Mux32~41_combout\ : std_logic;
SIGNAL \ALU|Mux32~45_combout\ : std_logic;
SIGNAL \ALU|Mux32~22_combout\ : std_logic;
SIGNAL \ALU|Mux32~26_combout\ : std_logic;
SIGNAL \ALU|Mux32~23_combout\ : std_logic;
SIGNAL \ALU|Mux32~24_combout\ : std_logic;
SIGNAL \ALU|Mux32~25_combout\ : std_logic;
SIGNAL \ALU|Mux32~21_combout\ : std_logic;
SIGNAL \ALU|Mux32~20_combout\ : std_logic;
SIGNAL \ALU|Mux32~27_combout\ : std_logic;
SIGNAL \ALU|Mux32~9_combout\ : std_logic;
SIGNAL \ALU|Mux32~10_combout\ : std_logic;
SIGNAL \ALU|Mux32~7_combout\ : std_logic;
SIGNAL \ALU|Mux32~11_combout\ : std_logic;
SIGNAL \ALU|Mux32~12_combout\ : std_logic;
SIGNAL \ALU|Mux32~8_combout\ : std_logic;
SIGNAL \ALU|Mux32~13_combout\ : std_logic;
SIGNAL \ALU|Mux32~28_combout\ : std_logic;
SIGNAL \ALU|Mux32~29_combout\ : std_logic;
SIGNAL \ALU|Mux32~17_combout\ : std_logic;
SIGNAL \ALU|Mux32~14_combout\ : std_logic;
SIGNAL \ALU|Mux32~16_combout\ : std_logic;
SIGNAL \ALU|Mux32~15_combout\ : std_logic;
SIGNAL \ALU|Mux32~18_combout\ : std_logic;
SIGNAL \ALU|Mux32~19_combout\ : std_logic;
SIGNAL \ALU|Mux32~30_combout\ : std_logic;
SIGNAL \ALU|Mux32~34_combout\ : std_logic;
SIGNAL \ALU|Mux32~35_combout\ : std_logic;
SIGNAL \ALU|Mux32~36_combout\ : std_logic;
SIGNAL \ALU|Mux32~31_combout\ : std_logic;
SIGNAL \ALU|Mux32~32_combout\ : std_logic;
SIGNAL \ALU|Mux32~33_combout\ : std_logic;
SIGNAL \ALU|Mux32~37_combout\ : std_logic;
SIGNAL \ALU|LessThan2~0_combout\ : std_logic;
SIGNAL \ALU|LessThan2~1_combout\ : std_logic;
SIGNAL \ALU|LessThan2~2_combout\ : std_logic;
SIGNAL \ALU|LessThan2~3_combout\ : std_logic;
SIGNAL \ALU|LessThan1~0_combout\ : std_logic;
SIGNAL \ALU|LessThan1~1_combout\ : std_logic;
SIGNAL \ALU|LessThan1~4_combout\ : std_logic;
SIGNAL \ALU|LessThan1~8_combout\ : std_logic;
SIGNAL \ALU|LessThan1~5_combout\ : std_logic;
SIGNAL \ALU|LessThan1~6_combout\ : std_logic;
SIGNAL \ALU|LessThan1~7_combout\ : std_logic;
SIGNAL \ALU|LessThan1~9_combout\ : std_logic;
SIGNAL \ALU|LessThan1~2_combout\ : std_logic;
SIGNAL \ALU|LessThan1~3_combout\ : std_logic;
SIGNAL \ALU|LessThan1~10_combout\ : std_logic;
SIGNAL \ALU|LessThan2~5_combout\ : std_logic;
SIGNAL \ALU|LessThan2~6_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~57_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~58_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~59_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~56_combout\ : std_logic;
SIGNAL \ALU|LessThan2~10_combout\ : std_logic;
SIGNAL \ALU|LessThan2~4_combout\ : std_logic;
SIGNAL \ALU|LessThan2~7_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~54_combout\ : std_logic;
SIGNAL \ALU|LessThan2~8_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~55_combout\ : std_logic;
SIGNAL \ALU|LessThan2~9_combout\ : std_logic;
SIGNAL \ALU|LessThan2~11_combout\ : std_logic;
SIGNAL \ALU|Mux32~1_combout\ : std_logic;
SIGNAL \ALU|Mux32~46_combout\ : std_logic;
SIGNAL \PC|PC[4]~1_combout\ : std_logic;
SIGNAL \NEXT_PC[7]~7_combout\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \NEXT_PC[6]~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~8_combout\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \NEXT_PC[5]~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~8_combout\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \NEXT_PC[4]~4_combout\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \NEXT_PC[3]~3_combout\ : std_logic;
SIGNAL \PC|PC[1]~0_combout\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \NEXT_PC[2]~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~8_combout\ : std_logic;
SIGNAL \NEXT_PC[0]~0_combout\ : std_logic;
SIGNAL \PCREGDATA|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DATAMEMM|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC|PC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REGFILE|ALT_INV_registers[22][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][0]~q\ : std_logic;
SIGNAL \ALT_INV_writeReg[4]~4_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[3]~3_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[0]~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \PC|ALT_INV_PC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALU|ALT_INV_ShiftLeft0~50_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~46_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~42_combout\ : std_logic;
SIGNAL \ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~125_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~18_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~17_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~16_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~15_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~14_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~13_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~12_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~29_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~28_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~27_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~26_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~25_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~24_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~23_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~22_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~21_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~20_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[1]~10_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[1]~9_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[1]~8_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[1]~7_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[1]~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~107_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~19_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~17_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~34_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~16_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~106_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~105_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~104_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~12_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~10_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[1]~5_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[8]~4_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[8]~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[8]~1_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[0]~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~21_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~7_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~5_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~33_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~32_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~4_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~103_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~102_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~31_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~30_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~12_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux34~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux35~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux36~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux37~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux38~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux39~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux40~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux41~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux42~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux43~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux44~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux45~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux46~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux47~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux48~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux49~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux50~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux51~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux52~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux53~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux54~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux55~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux56~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux57~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux58~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux59~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux60~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux61~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux62~10_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux63~10_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \PC|ALT_INV_PC[28]~2_combout\ : std_logic;
SIGNAL \ALT_INV_NEXT_PC[22]~24_combout\ : std_logic;
SIGNAL \ALT_INV_NEXT_PC[22]~23_combout\ : std_logic;
SIGNAL \ALT_INV_NEXT_PC[22]~22_combout\ : std_logic;
SIGNAL \PC|ALT_INV_PC[4]~1_combout\ : std_logic;
SIGNAL \ALT_INV_ADD_MUX~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~46_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~45_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~44_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~42_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~41_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~40_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~21_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~59_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~58_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~57_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~56_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~55_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~54_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \PC|ALT_INV_PC[1]~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[31]~127_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[31]~126_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[31]~125_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[31]~124_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~41_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~40_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~39_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[30]~123_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[30]~122_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[30]~121_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[30]~120_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~53_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~36_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[29]~119_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[29]~118_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[29]~117_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[29]~116_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~52_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~32_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[28]~115_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[28]~114_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[28]~113_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[28]~112_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~51_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~29_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[27]~111_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[27]~110_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[27]~109_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~14_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[27]~108_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~50_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~27_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~101_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[26]~107_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[26]~106_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[26]~105_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[26]~104_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~49_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~25_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~100_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[25]~103_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[25]~102_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[25]~101_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[25]~100_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~48_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~23_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~99_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[24]~99_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[24]~98_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[24]~97_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[24]~96_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~47_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~21_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~98_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~117_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[23]~95_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[23]~94_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[23]~93_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[23]~92_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~46_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~19_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~97_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~18_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[22]~91_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[22]~90_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[22]~89_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[22]~88_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~45_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~17_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~96_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[21]~87_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[21]~86_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[21]~85_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[21]~84_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~44_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~16_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~95_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[20]~83_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[20]~82_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[20]~81_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[20]~80_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~15_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~94_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[19]~79_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[19]~78_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[19]~77_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[19]~76_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~42_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~93_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[18]~75_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[18]~74_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[18]~73_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[18]~72_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~41_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~92_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[17]~71_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[17]~70_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[17]~69_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[17]~68_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~40_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~91_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[16]~67_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[16]~66_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[16]~65_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[16]~64_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[16]~63_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[16]~62_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[16]~61_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~90_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[15]~60_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[15]~59_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[15]~58_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~9_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[15]~57_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~89_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~88_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~37_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[15]~56_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[14]~55_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[14]~54_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[14]~53_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~8_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[14]~52_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~87_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~86_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~34_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[14]~51_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[13]~50_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[13]~49_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[13]~48_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~7_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[13]~47_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~85_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~84_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~32_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~116_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~30_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[13]~46_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[12]~45_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[12]~44_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[12]~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~6_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[12]~42_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~83_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~82_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~28_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[12]~41_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[11]~40_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[11]~39_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[11]~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[11]~37_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~81_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~77_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~26_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[11]~36_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[10]~35_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[10]~34_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[10]~33_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~74_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~70_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~24_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~115_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[10]~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[10]~31_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[9]~30_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[9]~29_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[9]~28_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~67_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~63_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~22_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~114_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[9]~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[9]~26_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[8]~25_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[8]~24_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[8]~23_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~60_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~56_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~21_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~113_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[8]~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[8]~21_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[7]~20_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[7]~19_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[7]~18_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~112_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~51_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~20_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~111_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[7]~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[7]~16_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[6]~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~110_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~47_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~18_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~50_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[5]~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~109_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~16_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~46_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[4]~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~108_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~42_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[3]~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~38_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~36_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~35_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~34_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~33_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \ALT_INV_WDATA[2]~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~30_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~28_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~35_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux33~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~26_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~25_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_reset <= reset;
ww_slow_clock <= slow_clock;
ww_fast_clock <= fast_clock;
PC_out <= ww_PC_out;
instruction_out <= ww_instruction_out;
Read_reg1_out <= ww_Read_reg1_out;
Read_reg2_out <= ww_Read_reg2_out;
Write_reg_out <= ww_Write_reg_out;
Read_data1_out <= ww_Read_data1_out;
Read_data2_out <= ww_Read_data2_out;
Write_data_out <= ww_Write_data_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PC|PC\(7) & \PC|PC\(6) & \PC|PC\(5) & \PC|PC\(4) & \PC|PC\(3) & \PC|PC\(2));

\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(11) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(12) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(13) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(14) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \REGFILE|Mux52~10_combout\ & \REGFILE|Mux53~11_combout\ & \REGFILE|Mux54~10_combout\ & \REGFILE|Mux55~10_combout\ & 
\REGFILE|Mux56~10_combout\ & \REGFILE|Mux57~10_combout\ & \REGFILE|Mux58~10_combout\ & \REGFILE|Mux59~10_combout\ & \REGFILE|Mux60~10_combout\ & \REGFILE|Mux61~10_combout\ & \REGFILE|Mux62~10_combout\ & \REGFILE|Mux63~10_combout\);

\DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ALU|Mux25~4_combout\ & \ALU|Mux26~4_combout\ & \ALU|Mux27~4_combout\ & \ALU|Mux28~5_combout\ & \ALU|Mux29~7_combout\);

\DATAMEMM|altsyncram_component|auto_generated|q_a\(0) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(1) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(2) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(3) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(4) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(5) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(6) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(7) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(8) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(9) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(10) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(11) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);

\DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\REGFILE|Mux32~11_combout\ & \REGFILE|Mux33~11_combout\ & \REGFILE|Mux34~11_combout\ & \REGFILE|Mux35~11_combout\ & \REGFILE|Mux36~11_combout\ & \REGFILE|Mux37~11_combout\ & 
\REGFILE|Mux38~11_combout\ & \REGFILE|Mux39~11_combout\ & \REGFILE|Mux40~11_combout\ & \REGFILE|Mux41~10_combout\ & \REGFILE|Mux42~10_combout\ & \REGFILE|Mux43~10_combout\ & \REGFILE|Mux44~10_combout\ & \REGFILE|Mux45~10_combout\ & 
\REGFILE|Mux46~10_combout\ & \REGFILE|Mux47~10_combout\ & \REGFILE|Mux48~10_combout\ & \REGFILE|Mux49~10_combout\ & \REGFILE|Mux50~10_combout\ & \REGFILE|Mux51~10_combout\);

\DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\ALU|Mux25~4_combout\ & \ALU|Mux26~4_combout\ & \ALU|Mux27~4_combout\ & \ALU|Mux28~5_combout\ & \ALU|Mux29~7_combout\);

\DATAMEMM|altsyncram_component|auto_generated|q_a\(12) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(13) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(14) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(15) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(16) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(17) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(18) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(19) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(20) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(21) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(22) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(10);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(23) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(11);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(24) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(12);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(25) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(13);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(26) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(14);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(27) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(15);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(28) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(16);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(29) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(17);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(30) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(18);
\DATAMEMM|altsyncram_component|auto_generated|q_a\(31) <= \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(19);
\REGFILE|ALT_INV_registers[22][28]~q\ <= NOT \REGFILE|registers[22][28]~q\;
\REGFILE|ALT_INV_registers[18][28]~q\ <= NOT \REGFILE|registers[18][28]~q\;
\REGFILE|ALT_INV_Mux3~1_combout\ <= NOT \REGFILE|Mux3~1_combout\;
\REGFILE|ALT_INV_registers[29][28]~q\ <= NOT \REGFILE|registers[29][28]~q\;
\REGFILE|ALT_INV_registers[25][28]~q\ <= NOT \REGFILE|registers[25][28]~q\;
\REGFILE|ALT_INV_registers[21][28]~q\ <= NOT \REGFILE|registers[21][28]~q\;
\REGFILE|ALT_INV_registers[17][28]~q\ <= NOT \REGFILE|registers[17][28]~q\;
\REGFILE|ALT_INV_Mux3~0_combout\ <= NOT \REGFILE|Mux3~0_combout\;
\REGFILE|ALT_INV_registers[28][28]~q\ <= NOT \REGFILE|registers[28][28]~q\;
\REGFILE|ALT_INV_registers[24][28]~q\ <= NOT \REGFILE|registers[24][28]~q\;
\REGFILE|ALT_INV_registers[20][28]~q\ <= NOT \REGFILE|registers[20][28]~q\;
\REGFILE|ALT_INV_registers[16][28]~q\ <= NOT \REGFILE|registers[16][28]~q\;
\REGFILE|ALT_INV_Mux4~10_combout\ <= NOT \REGFILE|Mux4~10_combout\;
\REGFILE|ALT_INV_Mux4~9_combout\ <= NOT \REGFILE|Mux4~9_combout\;
\REGFILE|ALT_INV_Mux4~8_combout\ <= NOT \REGFILE|Mux4~8_combout\;
\REGFILE|ALT_INV_registers[7][27]~q\ <= NOT \REGFILE|registers[7][27]~q\;
\REGFILE|ALT_INV_registers[6][27]~q\ <= NOT \REGFILE|registers[6][27]~q\;
\REGFILE|ALT_INV_registers[5][27]~q\ <= NOT \REGFILE|registers[5][27]~q\;
\REGFILE|ALT_INV_registers[4][27]~q\ <= NOT \REGFILE|registers[4][27]~q\;
\REGFILE|ALT_INV_Mux4~7_combout\ <= NOT \REGFILE|Mux4~7_combout\;
\REGFILE|ALT_INV_registers[15][27]~q\ <= NOT \REGFILE|registers[15][27]~q\;
\REGFILE|ALT_INV_registers[14][27]~q\ <= NOT \REGFILE|registers[14][27]~q\;
\REGFILE|ALT_INV_registers[13][27]~q\ <= NOT \REGFILE|registers[13][27]~q\;
\REGFILE|ALT_INV_registers[12][27]~q\ <= NOT \REGFILE|registers[12][27]~q\;
\REGFILE|ALT_INV_Mux4~6_combout\ <= NOT \REGFILE|Mux4~6_combout\;
\REGFILE|ALT_INV_registers[3][27]~q\ <= NOT \REGFILE|registers[3][27]~q\;
\REGFILE|ALT_INV_registers[2][27]~q\ <= NOT \REGFILE|registers[2][27]~q\;
\REGFILE|ALT_INV_registers[1][27]~q\ <= NOT \REGFILE|registers[1][27]~q\;
\REGFILE|ALT_INV_registers[0][27]~q\ <= NOT \REGFILE|registers[0][27]~q\;
\REGFILE|ALT_INV_Mux4~5_combout\ <= NOT \REGFILE|Mux4~5_combout\;
\REGFILE|ALT_INV_registers[11][27]~q\ <= NOT \REGFILE|registers[11][27]~q\;
\REGFILE|ALT_INV_registers[10][27]~q\ <= NOT \REGFILE|registers[10][27]~q\;
\REGFILE|ALT_INV_registers[9][27]~q\ <= NOT \REGFILE|registers[9][27]~q\;
\REGFILE|ALT_INV_registers[8][27]~q\ <= NOT \REGFILE|registers[8][27]~q\;
\REGFILE|ALT_INV_Mux4~4_combout\ <= NOT \REGFILE|Mux4~4_combout\;
\REGFILE|ALT_INV_Mux4~3_combout\ <= NOT \REGFILE|Mux4~3_combout\;
\REGFILE|ALT_INV_registers[31][27]~q\ <= NOT \REGFILE|registers[31][27]~q\;
\REGFILE|ALT_INV_registers[27][27]~q\ <= NOT \REGFILE|registers[27][27]~q\;
\REGFILE|ALT_INV_registers[23][27]~q\ <= NOT \REGFILE|registers[23][27]~q\;
\REGFILE|ALT_INV_registers[19][27]~q\ <= NOT \REGFILE|registers[19][27]~q\;
\REGFILE|ALT_INV_Mux4~2_combout\ <= NOT \REGFILE|Mux4~2_combout\;
\REGFILE|ALT_INV_registers[30][27]~q\ <= NOT \REGFILE|registers[30][27]~q\;
\REGFILE|ALT_INV_registers[26][27]~q\ <= NOT \REGFILE|registers[26][27]~q\;
\REGFILE|ALT_INV_registers[22][27]~q\ <= NOT \REGFILE|registers[22][27]~q\;
\REGFILE|ALT_INV_registers[18][27]~q\ <= NOT \REGFILE|registers[18][27]~q\;
\REGFILE|ALT_INV_Mux4~1_combout\ <= NOT \REGFILE|Mux4~1_combout\;
\REGFILE|ALT_INV_registers[29][27]~q\ <= NOT \REGFILE|registers[29][27]~q\;
\REGFILE|ALT_INV_registers[25][27]~q\ <= NOT \REGFILE|registers[25][27]~q\;
\REGFILE|ALT_INV_registers[21][27]~q\ <= NOT \REGFILE|registers[21][27]~q\;
\REGFILE|ALT_INV_registers[17][27]~q\ <= NOT \REGFILE|registers[17][27]~q\;
\REGFILE|ALT_INV_Mux4~0_combout\ <= NOT \REGFILE|Mux4~0_combout\;
\REGFILE|ALT_INV_registers[28][27]~q\ <= NOT \REGFILE|registers[28][27]~q\;
\REGFILE|ALT_INV_registers[24][27]~q\ <= NOT \REGFILE|registers[24][27]~q\;
\REGFILE|ALT_INV_registers[20][27]~q\ <= NOT \REGFILE|registers[20][27]~q\;
\REGFILE|ALT_INV_registers[16][27]~q\ <= NOT \REGFILE|registers[16][27]~q\;
\REGFILE|ALT_INV_Mux5~10_combout\ <= NOT \REGFILE|Mux5~10_combout\;
\REGFILE|ALT_INV_Mux5~9_combout\ <= NOT \REGFILE|Mux5~9_combout\;
\REGFILE|ALT_INV_Mux5~8_combout\ <= NOT \REGFILE|Mux5~8_combout\;
\REGFILE|ALT_INV_registers[7][26]~q\ <= NOT \REGFILE|registers[7][26]~q\;
\REGFILE|ALT_INV_registers[6][26]~q\ <= NOT \REGFILE|registers[6][26]~q\;
\REGFILE|ALT_INV_registers[5][26]~q\ <= NOT \REGFILE|registers[5][26]~q\;
\REGFILE|ALT_INV_registers[4][26]~q\ <= NOT \REGFILE|registers[4][26]~q\;
\REGFILE|ALT_INV_Mux5~7_combout\ <= NOT \REGFILE|Mux5~7_combout\;
\REGFILE|ALT_INV_registers[15][26]~q\ <= NOT \REGFILE|registers[15][26]~q\;
\REGFILE|ALT_INV_registers[14][26]~q\ <= NOT \REGFILE|registers[14][26]~q\;
\REGFILE|ALT_INV_registers[13][26]~q\ <= NOT \REGFILE|registers[13][26]~q\;
\REGFILE|ALT_INV_registers[12][26]~q\ <= NOT \REGFILE|registers[12][26]~q\;
\REGFILE|ALT_INV_Mux5~6_combout\ <= NOT \REGFILE|Mux5~6_combout\;
\REGFILE|ALT_INV_registers[3][26]~q\ <= NOT \REGFILE|registers[3][26]~q\;
\REGFILE|ALT_INV_registers[2][26]~q\ <= NOT \REGFILE|registers[2][26]~q\;
\REGFILE|ALT_INV_registers[1][26]~q\ <= NOT \REGFILE|registers[1][26]~q\;
\REGFILE|ALT_INV_registers[0][26]~q\ <= NOT \REGFILE|registers[0][26]~q\;
\REGFILE|ALT_INV_Mux5~5_combout\ <= NOT \REGFILE|Mux5~5_combout\;
\REGFILE|ALT_INV_registers[11][26]~q\ <= NOT \REGFILE|registers[11][26]~q\;
\REGFILE|ALT_INV_registers[10][26]~q\ <= NOT \REGFILE|registers[10][26]~q\;
\REGFILE|ALT_INV_registers[9][26]~q\ <= NOT \REGFILE|registers[9][26]~q\;
\REGFILE|ALT_INV_registers[8][26]~q\ <= NOT \REGFILE|registers[8][26]~q\;
\REGFILE|ALT_INV_Mux5~4_combout\ <= NOT \REGFILE|Mux5~4_combout\;
\REGFILE|ALT_INV_Mux5~3_combout\ <= NOT \REGFILE|Mux5~3_combout\;
\REGFILE|ALT_INV_registers[31][26]~q\ <= NOT \REGFILE|registers[31][26]~q\;
\REGFILE|ALT_INV_registers[27][26]~q\ <= NOT \REGFILE|registers[27][26]~q\;
\REGFILE|ALT_INV_registers[23][26]~q\ <= NOT \REGFILE|registers[23][26]~q\;
\REGFILE|ALT_INV_registers[19][26]~q\ <= NOT \REGFILE|registers[19][26]~q\;
\REGFILE|ALT_INV_Mux5~2_combout\ <= NOT \REGFILE|Mux5~2_combout\;
\REGFILE|ALT_INV_registers[30][26]~q\ <= NOT \REGFILE|registers[30][26]~q\;
\REGFILE|ALT_INV_registers[26][26]~q\ <= NOT \REGFILE|registers[26][26]~q\;
\REGFILE|ALT_INV_registers[22][26]~q\ <= NOT \REGFILE|registers[22][26]~q\;
\REGFILE|ALT_INV_registers[18][26]~q\ <= NOT \REGFILE|registers[18][26]~q\;
\REGFILE|ALT_INV_Mux5~1_combout\ <= NOT \REGFILE|Mux5~1_combout\;
\REGFILE|ALT_INV_registers[29][26]~q\ <= NOT \REGFILE|registers[29][26]~q\;
\REGFILE|ALT_INV_registers[25][26]~q\ <= NOT \REGFILE|registers[25][26]~q\;
\REGFILE|ALT_INV_registers[21][26]~q\ <= NOT \REGFILE|registers[21][26]~q\;
\REGFILE|ALT_INV_registers[17][26]~q\ <= NOT \REGFILE|registers[17][26]~q\;
\REGFILE|ALT_INV_Mux5~0_combout\ <= NOT \REGFILE|Mux5~0_combout\;
\REGFILE|ALT_INV_registers[28][26]~q\ <= NOT \REGFILE|registers[28][26]~q\;
\REGFILE|ALT_INV_registers[24][26]~q\ <= NOT \REGFILE|registers[24][26]~q\;
\REGFILE|ALT_INV_registers[20][26]~q\ <= NOT \REGFILE|registers[20][26]~q\;
\REGFILE|ALT_INV_registers[16][26]~q\ <= NOT \REGFILE|registers[16][26]~q\;
\REGFILE|ALT_INV_Mux6~10_combout\ <= NOT \REGFILE|Mux6~10_combout\;
\REGFILE|ALT_INV_Mux6~9_combout\ <= NOT \REGFILE|Mux6~9_combout\;
\REGFILE|ALT_INV_Mux6~8_combout\ <= NOT \REGFILE|Mux6~8_combout\;
\REGFILE|ALT_INV_registers[7][25]~q\ <= NOT \REGFILE|registers[7][25]~q\;
\REGFILE|ALT_INV_registers[6][25]~q\ <= NOT \REGFILE|registers[6][25]~q\;
\REGFILE|ALT_INV_registers[5][25]~q\ <= NOT \REGFILE|registers[5][25]~q\;
\REGFILE|ALT_INV_registers[4][25]~q\ <= NOT \REGFILE|registers[4][25]~q\;
\REGFILE|ALT_INV_Mux6~7_combout\ <= NOT \REGFILE|Mux6~7_combout\;
\REGFILE|ALT_INV_registers[15][25]~q\ <= NOT \REGFILE|registers[15][25]~q\;
\REGFILE|ALT_INV_registers[14][25]~q\ <= NOT \REGFILE|registers[14][25]~q\;
\REGFILE|ALT_INV_registers[13][25]~q\ <= NOT \REGFILE|registers[13][25]~q\;
\REGFILE|ALT_INV_registers[12][25]~q\ <= NOT \REGFILE|registers[12][25]~q\;
\REGFILE|ALT_INV_Mux6~6_combout\ <= NOT \REGFILE|Mux6~6_combout\;
\REGFILE|ALT_INV_registers[3][25]~q\ <= NOT \REGFILE|registers[3][25]~q\;
\REGFILE|ALT_INV_registers[2][25]~q\ <= NOT \REGFILE|registers[2][25]~q\;
\REGFILE|ALT_INV_registers[1][25]~q\ <= NOT \REGFILE|registers[1][25]~q\;
\REGFILE|ALT_INV_registers[0][25]~q\ <= NOT \REGFILE|registers[0][25]~q\;
\REGFILE|ALT_INV_Mux6~5_combout\ <= NOT \REGFILE|Mux6~5_combout\;
\REGFILE|ALT_INV_registers[11][25]~q\ <= NOT \REGFILE|registers[11][25]~q\;
\REGFILE|ALT_INV_registers[10][25]~q\ <= NOT \REGFILE|registers[10][25]~q\;
\REGFILE|ALT_INV_registers[9][25]~q\ <= NOT \REGFILE|registers[9][25]~q\;
\REGFILE|ALT_INV_registers[8][25]~q\ <= NOT \REGFILE|registers[8][25]~q\;
\REGFILE|ALT_INV_Mux6~4_combout\ <= NOT \REGFILE|Mux6~4_combout\;
\REGFILE|ALT_INV_Mux6~3_combout\ <= NOT \REGFILE|Mux6~3_combout\;
\REGFILE|ALT_INV_registers[31][25]~q\ <= NOT \REGFILE|registers[31][25]~q\;
\REGFILE|ALT_INV_registers[27][25]~q\ <= NOT \REGFILE|registers[27][25]~q\;
\REGFILE|ALT_INV_registers[23][25]~q\ <= NOT \REGFILE|registers[23][25]~q\;
\REGFILE|ALT_INV_registers[19][25]~q\ <= NOT \REGFILE|registers[19][25]~q\;
\REGFILE|ALT_INV_Mux6~2_combout\ <= NOT \REGFILE|Mux6~2_combout\;
\REGFILE|ALT_INV_registers[30][25]~q\ <= NOT \REGFILE|registers[30][25]~q\;
\REGFILE|ALT_INV_registers[26][25]~q\ <= NOT \REGFILE|registers[26][25]~q\;
\REGFILE|ALT_INV_registers[22][25]~q\ <= NOT \REGFILE|registers[22][25]~q\;
\REGFILE|ALT_INV_registers[18][25]~q\ <= NOT \REGFILE|registers[18][25]~q\;
\REGFILE|ALT_INV_Mux6~1_combout\ <= NOT \REGFILE|Mux6~1_combout\;
\REGFILE|ALT_INV_registers[29][25]~q\ <= NOT \REGFILE|registers[29][25]~q\;
\REGFILE|ALT_INV_registers[25][25]~q\ <= NOT \REGFILE|registers[25][25]~q\;
\REGFILE|ALT_INV_registers[21][25]~q\ <= NOT \REGFILE|registers[21][25]~q\;
\REGFILE|ALT_INV_registers[17][25]~q\ <= NOT \REGFILE|registers[17][25]~q\;
\REGFILE|ALT_INV_Mux6~0_combout\ <= NOT \REGFILE|Mux6~0_combout\;
\REGFILE|ALT_INV_registers[28][25]~q\ <= NOT \REGFILE|registers[28][25]~q\;
\REGFILE|ALT_INV_registers[24][25]~q\ <= NOT \REGFILE|registers[24][25]~q\;
\REGFILE|ALT_INV_registers[20][25]~q\ <= NOT \REGFILE|registers[20][25]~q\;
\REGFILE|ALT_INV_registers[16][25]~q\ <= NOT \REGFILE|registers[16][25]~q\;
\REGFILE|ALT_INV_Mux7~10_combout\ <= NOT \REGFILE|Mux7~10_combout\;
\REGFILE|ALT_INV_Mux7~9_combout\ <= NOT \REGFILE|Mux7~9_combout\;
\REGFILE|ALT_INV_Mux7~8_combout\ <= NOT \REGFILE|Mux7~8_combout\;
\REGFILE|ALT_INV_registers[7][24]~q\ <= NOT \REGFILE|registers[7][24]~q\;
\REGFILE|ALT_INV_registers[6][24]~q\ <= NOT \REGFILE|registers[6][24]~q\;
\REGFILE|ALT_INV_registers[5][24]~q\ <= NOT \REGFILE|registers[5][24]~q\;
\REGFILE|ALT_INV_registers[4][24]~q\ <= NOT \REGFILE|registers[4][24]~q\;
\REGFILE|ALT_INV_Mux7~7_combout\ <= NOT \REGFILE|Mux7~7_combout\;
\REGFILE|ALT_INV_registers[15][24]~q\ <= NOT \REGFILE|registers[15][24]~q\;
\REGFILE|ALT_INV_registers[14][24]~q\ <= NOT \REGFILE|registers[14][24]~q\;
\REGFILE|ALT_INV_registers[13][24]~q\ <= NOT \REGFILE|registers[13][24]~q\;
\REGFILE|ALT_INV_registers[12][24]~q\ <= NOT \REGFILE|registers[12][24]~q\;
\REGFILE|ALT_INV_Mux7~6_combout\ <= NOT \REGFILE|Mux7~6_combout\;
\REGFILE|ALT_INV_registers[3][24]~q\ <= NOT \REGFILE|registers[3][24]~q\;
\REGFILE|ALT_INV_registers[2][24]~q\ <= NOT \REGFILE|registers[2][24]~q\;
\REGFILE|ALT_INV_registers[1][24]~q\ <= NOT \REGFILE|registers[1][24]~q\;
\REGFILE|ALT_INV_registers[0][24]~q\ <= NOT \REGFILE|registers[0][24]~q\;
\REGFILE|ALT_INV_Mux7~5_combout\ <= NOT \REGFILE|Mux7~5_combout\;
\REGFILE|ALT_INV_registers[11][24]~q\ <= NOT \REGFILE|registers[11][24]~q\;
\REGFILE|ALT_INV_registers[10][24]~q\ <= NOT \REGFILE|registers[10][24]~q\;
\REGFILE|ALT_INV_registers[9][24]~q\ <= NOT \REGFILE|registers[9][24]~q\;
\REGFILE|ALT_INV_registers[8][24]~q\ <= NOT \REGFILE|registers[8][24]~q\;
\REGFILE|ALT_INV_Mux7~4_combout\ <= NOT \REGFILE|Mux7~4_combout\;
\REGFILE|ALT_INV_Mux7~3_combout\ <= NOT \REGFILE|Mux7~3_combout\;
\REGFILE|ALT_INV_registers[31][24]~q\ <= NOT \REGFILE|registers[31][24]~q\;
\REGFILE|ALT_INV_registers[27][24]~q\ <= NOT \REGFILE|registers[27][24]~q\;
\REGFILE|ALT_INV_registers[23][24]~q\ <= NOT \REGFILE|registers[23][24]~q\;
\REGFILE|ALT_INV_registers[19][24]~q\ <= NOT \REGFILE|registers[19][24]~q\;
\REGFILE|ALT_INV_Mux7~2_combout\ <= NOT \REGFILE|Mux7~2_combout\;
\REGFILE|ALT_INV_registers[30][24]~q\ <= NOT \REGFILE|registers[30][24]~q\;
\REGFILE|ALT_INV_registers[26][24]~q\ <= NOT \REGFILE|registers[26][24]~q\;
\REGFILE|ALT_INV_registers[22][24]~q\ <= NOT \REGFILE|registers[22][24]~q\;
\REGFILE|ALT_INV_registers[18][24]~q\ <= NOT \REGFILE|registers[18][24]~q\;
\REGFILE|ALT_INV_Mux7~1_combout\ <= NOT \REGFILE|Mux7~1_combout\;
\REGFILE|ALT_INV_registers[29][24]~q\ <= NOT \REGFILE|registers[29][24]~q\;
\REGFILE|ALT_INV_registers[25][24]~q\ <= NOT \REGFILE|registers[25][24]~q\;
\REGFILE|ALT_INV_registers[21][24]~q\ <= NOT \REGFILE|registers[21][24]~q\;
\REGFILE|ALT_INV_registers[17][24]~q\ <= NOT \REGFILE|registers[17][24]~q\;
\REGFILE|ALT_INV_Mux7~0_combout\ <= NOT \REGFILE|Mux7~0_combout\;
\REGFILE|ALT_INV_registers[28][24]~q\ <= NOT \REGFILE|registers[28][24]~q\;
\REGFILE|ALT_INV_registers[24][24]~q\ <= NOT \REGFILE|registers[24][24]~q\;
\REGFILE|ALT_INV_registers[20][24]~q\ <= NOT \REGFILE|registers[20][24]~q\;
\REGFILE|ALT_INV_registers[16][24]~q\ <= NOT \REGFILE|registers[16][24]~q\;
\REGFILE|ALT_INV_Mux8~10_combout\ <= NOT \REGFILE|Mux8~10_combout\;
\REGFILE|ALT_INV_Mux8~9_combout\ <= NOT \REGFILE|Mux8~9_combout\;
\REGFILE|ALT_INV_Mux8~8_combout\ <= NOT \REGFILE|Mux8~8_combout\;
\REGFILE|ALT_INV_registers[7][23]~q\ <= NOT \REGFILE|registers[7][23]~q\;
\REGFILE|ALT_INV_registers[6][23]~q\ <= NOT \REGFILE|registers[6][23]~q\;
\REGFILE|ALT_INV_registers[5][23]~q\ <= NOT \REGFILE|registers[5][23]~q\;
\REGFILE|ALT_INV_registers[4][23]~q\ <= NOT \REGFILE|registers[4][23]~q\;
\REGFILE|ALT_INV_Mux8~7_combout\ <= NOT \REGFILE|Mux8~7_combout\;
\REGFILE|ALT_INV_registers[15][23]~q\ <= NOT \REGFILE|registers[15][23]~q\;
\REGFILE|ALT_INV_registers[14][23]~q\ <= NOT \REGFILE|registers[14][23]~q\;
\REGFILE|ALT_INV_registers[13][23]~q\ <= NOT \REGFILE|registers[13][23]~q\;
\REGFILE|ALT_INV_registers[12][23]~q\ <= NOT \REGFILE|registers[12][23]~q\;
\REGFILE|ALT_INV_Mux8~6_combout\ <= NOT \REGFILE|Mux8~6_combout\;
\REGFILE|ALT_INV_registers[3][23]~q\ <= NOT \REGFILE|registers[3][23]~q\;
\REGFILE|ALT_INV_registers[2][23]~q\ <= NOT \REGFILE|registers[2][23]~q\;
\REGFILE|ALT_INV_registers[1][23]~q\ <= NOT \REGFILE|registers[1][23]~q\;
\REGFILE|ALT_INV_registers[0][23]~q\ <= NOT \REGFILE|registers[0][23]~q\;
\REGFILE|ALT_INV_Mux8~5_combout\ <= NOT \REGFILE|Mux8~5_combout\;
\REGFILE|ALT_INV_registers[11][23]~q\ <= NOT \REGFILE|registers[11][23]~q\;
\REGFILE|ALT_INV_registers[10][23]~q\ <= NOT \REGFILE|registers[10][23]~q\;
\REGFILE|ALT_INV_registers[9][23]~q\ <= NOT \REGFILE|registers[9][23]~q\;
\REGFILE|ALT_INV_registers[8][23]~q\ <= NOT \REGFILE|registers[8][23]~q\;
\REGFILE|ALT_INV_Mux8~4_combout\ <= NOT \REGFILE|Mux8~4_combout\;
\REGFILE|ALT_INV_Mux8~3_combout\ <= NOT \REGFILE|Mux8~3_combout\;
\REGFILE|ALT_INV_registers[31][23]~q\ <= NOT \REGFILE|registers[31][23]~q\;
\REGFILE|ALT_INV_registers[27][23]~q\ <= NOT \REGFILE|registers[27][23]~q\;
\REGFILE|ALT_INV_registers[23][23]~q\ <= NOT \REGFILE|registers[23][23]~q\;
\REGFILE|ALT_INV_registers[19][23]~q\ <= NOT \REGFILE|registers[19][23]~q\;
\REGFILE|ALT_INV_Mux8~2_combout\ <= NOT \REGFILE|Mux8~2_combout\;
\REGFILE|ALT_INV_registers[30][23]~q\ <= NOT \REGFILE|registers[30][23]~q\;
\REGFILE|ALT_INV_registers[26][23]~q\ <= NOT \REGFILE|registers[26][23]~q\;
\REGFILE|ALT_INV_registers[22][23]~q\ <= NOT \REGFILE|registers[22][23]~q\;
\REGFILE|ALT_INV_registers[18][23]~q\ <= NOT \REGFILE|registers[18][23]~q\;
\REGFILE|ALT_INV_Mux8~1_combout\ <= NOT \REGFILE|Mux8~1_combout\;
\REGFILE|ALT_INV_registers[29][23]~q\ <= NOT \REGFILE|registers[29][23]~q\;
\REGFILE|ALT_INV_registers[25][23]~q\ <= NOT \REGFILE|registers[25][23]~q\;
\REGFILE|ALT_INV_registers[21][23]~q\ <= NOT \REGFILE|registers[21][23]~q\;
\REGFILE|ALT_INV_registers[17][23]~q\ <= NOT \REGFILE|registers[17][23]~q\;
\REGFILE|ALT_INV_Mux8~0_combout\ <= NOT \REGFILE|Mux8~0_combout\;
\REGFILE|ALT_INV_registers[28][23]~q\ <= NOT \REGFILE|registers[28][23]~q\;
\REGFILE|ALT_INV_registers[24][23]~q\ <= NOT \REGFILE|registers[24][23]~q\;
\REGFILE|ALT_INV_registers[20][23]~q\ <= NOT \REGFILE|registers[20][23]~q\;
\REGFILE|ALT_INV_registers[16][23]~q\ <= NOT \REGFILE|registers[16][23]~q\;
\REGFILE|ALT_INV_Mux9~10_combout\ <= NOT \REGFILE|Mux9~10_combout\;
\REGFILE|ALT_INV_Mux9~9_combout\ <= NOT \REGFILE|Mux9~9_combout\;
\REGFILE|ALT_INV_Mux9~8_combout\ <= NOT \REGFILE|Mux9~8_combout\;
\REGFILE|ALT_INV_registers[7][22]~q\ <= NOT \REGFILE|registers[7][22]~q\;
\REGFILE|ALT_INV_registers[6][22]~q\ <= NOT \REGFILE|registers[6][22]~q\;
\REGFILE|ALT_INV_registers[5][22]~q\ <= NOT \REGFILE|registers[5][22]~q\;
\REGFILE|ALT_INV_registers[4][22]~q\ <= NOT \REGFILE|registers[4][22]~q\;
\REGFILE|ALT_INV_Mux9~7_combout\ <= NOT \REGFILE|Mux9~7_combout\;
\REGFILE|ALT_INV_registers[15][22]~q\ <= NOT \REGFILE|registers[15][22]~q\;
\REGFILE|ALT_INV_registers[14][22]~q\ <= NOT \REGFILE|registers[14][22]~q\;
\REGFILE|ALT_INV_registers[13][22]~q\ <= NOT \REGFILE|registers[13][22]~q\;
\REGFILE|ALT_INV_registers[12][22]~q\ <= NOT \REGFILE|registers[12][22]~q\;
\REGFILE|ALT_INV_Mux9~6_combout\ <= NOT \REGFILE|Mux9~6_combout\;
\REGFILE|ALT_INV_registers[3][22]~q\ <= NOT \REGFILE|registers[3][22]~q\;
\REGFILE|ALT_INV_registers[2][22]~q\ <= NOT \REGFILE|registers[2][22]~q\;
\REGFILE|ALT_INV_registers[1][22]~q\ <= NOT \REGFILE|registers[1][22]~q\;
\REGFILE|ALT_INV_registers[0][22]~q\ <= NOT \REGFILE|registers[0][22]~q\;
\REGFILE|ALT_INV_Mux9~5_combout\ <= NOT \REGFILE|Mux9~5_combout\;
\REGFILE|ALT_INV_registers[11][22]~q\ <= NOT \REGFILE|registers[11][22]~q\;
\REGFILE|ALT_INV_registers[10][22]~q\ <= NOT \REGFILE|registers[10][22]~q\;
\REGFILE|ALT_INV_registers[9][22]~q\ <= NOT \REGFILE|registers[9][22]~q\;
\REGFILE|ALT_INV_registers[8][22]~q\ <= NOT \REGFILE|registers[8][22]~q\;
\REGFILE|ALT_INV_Mux9~4_combout\ <= NOT \REGFILE|Mux9~4_combout\;
\REGFILE|ALT_INV_Mux9~3_combout\ <= NOT \REGFILE|Mux9~3_combout\;
\REGFILE|ALT_INV_registers[31][22]~q\ <= NOT \REGFILE|registers[31][22]~q\;
\REGFILE|ALT_INV_registers[27][22]~q\ <= NOT \REGFILE|registers[27][22]~q\;
\REGFILE|ALT_INV_registers[23][22]~q\ <= NOT \REGFILE|registers[23][22]~q\;
\REGFILE|ALT_INV_registers[19][22]~q\ <= NOT \REGFILE|registers[19][22]~q\;
\REGFILE|ALT_INV_Mux9~2_combout\ <= NOT \REGFILE|Mux9~2_combout\;
\REGFILE|ALT_INV_registers[30][22]~q\ <= NOT \REGFILE|registers[30][22]~q\;
\REGFILE|ALT_INV_registers[26][22]~q\ <= NOT \REGFILE|registers[26][22]~q\;
\REGFILE|ALT_INV_registers[22][22]~q\ <= NOT \REGFILE|registers[22][22]~q\;
\REGFILE|ALT_INV_registers[18][22]~q\ <= NOT \REGFILE|registers[18][22]~q\;
\REGFILE|ALT_INV_Mux9~1_combout\ <= NOT \REGFILE|Mux9~1_combout\;
\REGFILE|ALT_INV_registers[29][22]~q\ <= NOT \REGFILE|registers[29][22]~q\;
\REGFILE|ALT_INV_registers[25][22]~q\ <= NOT \REGFILE|registers[25][22]~q\;
\REGFILE|ALT_INV_registers[21][22]~q\ <= NOT \REGFILE|registers[21][22]~q\;
\REGFILE|ALT_INV_registers[17][22]~q\ <= NOT \REGFILE|registers[17][22]~q\;
\REGFILE|ALT_INV_Mux9~0_combout\ <= NOT \REGFILE|Mux9~0_combout\;
\REGFILE|ALT_INV_registers[28][22]~q\ <= NOT \REGFILE|registers[28][22]~q\;
\REGFILE|ALT_INV_registers[24][22]~q\ <= NOT \REGFILE|registers[24][22]~q\;
\REGFILE|ALT_INV_registers[20][22]~q\ <= NOT \REGFILE|registers[20][22]~q\;
\REGFILE|ALT_INV_registers[16][22]~q\ <= NOT \REGFILE|registers[16][22]~q\;
\REGFILE|ALT_INV_Mux10~10_combout\ <= NOT \REGFILE|Mux10~10_combout\;
\REGFILE|ALT_INV_Mux10~9_combout\ <= NOT \REGFILE|Mux10~9_combout\;
\REGFILE|ALT_INV_Mux10~8_combout\ <= NOT \REGFILE|Mux10~8_combout\;
\REGFILE|ALT_INV_registers[7][21]~q\ <= NOT \REGFILE|registers[7][21]~q\;
\REGFILE|ALT_INV_registers[6][21]~q\ <= NOT \REGFILE|registers[6][21]~q\;
\REGFILE|ALT_INV_registers[5][21]~q\ <= NOT \REGFILE|registers[5][21]~q\;
\REGFILE|ALT_INV_registers[4][21]~q\ <= NOT \REGFILE|registers[4][21]~q\;
\REGFILE|ALT_INV_Mux10~7_combout\ <= NOT \REGFILE|Mux10~7_combout\;
\REGFILE|ALT_INV_registers[15][21]~q\ <= NOT \REGFILE|registers[15][21]~q\;
\REGFILE|ALT_INV_registers[14][21]~q\ <= NOT \REGFILE|registers[14][21]~q\;
\REGFILE|ALT_INV_registers[13][21]~q\ <= NOT \REGFILE|registers[13][21]~q\;
\REGFILE|ALT_INV_registers[12][21]~q\ <= NOT \REGFILE|registers[12][21]~q\;
\REGFILE|ALT_INV_Mux10~6_combout\ <= NOT \REGFILE|Mux10~6_combout\;
\REGFILE|ALT_INV_registers[3][21]~q\ <= NOT \REGFILE|registers[3][21]~q\;
\REGFILE|ALT_INV_registers[2][21]~q\ <= NOT \REGFILE|registers[2][21]~q\;
\REGFILE|ALT_INV_registers[1][21]~q\ <= NOT \REGFILE|registers[1][21]~q\;
\REGFILE|ALT_INV_registers[0][21]~q\ <= NOT \REGFILE|registers[0][21]~q\;
\REGFILE|ALT_INV_Mux10~5_combout\ <= NOT \REGFILE|Mux10~5_combout\;
\REGFILE|ALT_INV_registers[11][21]~q\ <= NOT \REGFILE|registers[11][21]~q\;
\REGFILE|ALT_INV_registers[10][21]~q\ <= NOT \REGFILE|registers[10][21]~q\;
\REGFILE|ALT_INV_registers[9][21]~q\ <= NOT \REGFILE|registers[9][21]~q\;
\REGFILE|ALT_INV_registers[8][21]~q\ <= NOT \REGFILE|registers[8][21]~q\;
\REGFILE|ALT_INV_Mux10~4_combout\ <= NOT \REGFILE|Mux10~4_combout\;
\REGFILE|ALT_INV_Mux10~3_combout\ <= NOT \REGFILE|Mux10~3_combout\;
\REGFILE|ALT_INV_registers[31][21]~q\ <= NOT \REGFILE|registers[31][21]~q\;
\REGFILE|ALT_INV_registers[27][21]~q\ <= NOT \REGFILE|registers[27][21]~q\;
\REGFILE|ALT_INV_registers[23][21]~q\ <= NOT \REGFILE|registers[23][21]~q\;
\REGFILE|ALT_INV_registers[19][21]~q\ <= NOT \REGFILE|registers[19][21]~q\;
\REGFILE|ALT_INV_Mux10~2_combout\ <= NOT \REGFILE|Mux10~2_combout\;
\REGFILE|ALT_INV_registers[30][21]~q\ <= NOT \REGFILE|registers[30][21]~q\;
\REGFILE|ALT_INV_registers[26][21]~q\ <= NOT \REGFILE|registers[26][21]~q\;
\REGFILE|ALT_INV_registers[22][21]~q\ <= NOT \REGFILE|registers[22][21]~q\;
\REGFILE|ALT_INV_registers[18][21]~q\ <= NOT \REGFILE|registers[18][21]~q\;
\REGFILE|ALT_INV_Mux10~1_combout\ <= NOT \REGFILE|Mux10~1_combout\;
\REGFILE|ALT_INV_registers[29][21]~q\ <= NOT \REGFILE|registers[29][21]~q\;
\REGFILE|ALT_INV_registers[25][21]~q\ <= NOT \REGFILE|registers[25][21]~q\;
\REGFILE|ALT_INV_registers[21][21]~q\ <= NOT \REGFILE|registers[21][21]~q\;
\REGFILE|ALT_INV_registers[17][21]~q\ <= NOT \REGFILE|registers[17][21]~q\;
\REGFILE|ALT_INV_Mux10~0_combout\ <= NOT \REGFILE|Mux10~0_combout\;
\REGFILE|ALT_INV_registers[28][21]~q\ <= NOT \REGFILE|registers[28][21]~q\;
\REGFILE|ALT_INV_registers[24][21]~q\ <= NOT \REGFILE|registers[24][21]~q\;
\REGFILE|ALT_INV_registers[20][21]~q\ <= NOT \REGFILE|registers[20][21]~q\;
\REGFILE|ALT_INV_registers[16][21]~q\ <= NOT \REGFILE|registers[16][21]~q\;
\REGFILE|ALT_INV_Mux11~10_combout\ <= NOT \REGFILE|Mux11~10_combout\;
\REGFILE|ALT_INV_Mux11~9_combout\ <= NOT \REGFILE|Mux11~9_combout\;
\REGFILE|ALT_INV_Mux11~8_combout\ <= NOT \REGFILE|Mux11~8_combout\;
\REGFILE|ALT_INV_registers[7][20]~q\ <= NOT \REGFILE|registers[7][20]~q\;
\REGFILE|ALT_INV_registers[6][20]~q\ <= NOT \REGFILE|registers[6][20]~q\;
\REGFILE|ALT_INV_registers[5][20]~q\ <= NOT \REGFILE|registers[5][20]~q\;
\REGFILE|ALT_INV_registers[4][20]~q\ <= NOT \REGFILE|registers[4][20]~q\;
\REGFILE|ALT_INV_Mux11~7_combout\ <= NOT \REGFILE|Mux11~7_combout\;
\REGFILE|ALT_INV_registers[15][20]~q\ <= NOT \REGFILE|registers[15][20]~q\;
\REGFILE|ALT_INV_registers[14][20]~q\ <= NOT \REGFILE|registers[14][20]~q\;
\REGFILE|ALT_INV_registers[13][20]~q\ <= NOT \REGFILE|registers[13][20]~q\;
\REGFILE|ALT_INV_registers[12][20]~q\ <= NOT \REGFILE|registers[12][20]~q\;
\REGFILE|ALT_INV_Mux11~6_combout\ <= NOT \REGFILE|Mux11~6_combout\;
\REGFILE|ALT_INV_registers[3][20]~q\ <= NOT \REGFILE|registers[3][20]~q\;
\REGFILE|ALT_INV_registers[2][20]~q\ <= NOT \REGFILE|registers[2][20]~q\;
\REGFILE|ALT_INV_registers[1][20]~q\ <= NOT \REGFILE|registers[1][20]~q\;
\REGFILE|ALT_INV_registers[0][20]~q\ <= NOT \REGFILE|registers[0][20]~q\;
\REGFILE|ALT_INV_Mux11~5_combout\ <= NOT \REGFILE|Mux11~5_combout\;
\REGFILE|ALT_INV_registers[11][20]~q\ <= NOT \REGFILE|registers[11][20]~q\;
\REGFILE|ALT_INV_registers[10][20]~q\ <= NOT \REGFILE|registers[10][20]~q\;
\REGFILE|ALT_INV_registers[9][20]~q\ <= NOT \REGFILE|registers[9][20]~q\;
\REGFILE|ALT_INV_registers[8][20]~q\ <= NOT \REGFILE|registers[8][20]~q\;
\REGFILE|ALT_INV_Mux11~4_combout\ <= NOT \REGFILE|Mux11~4_combout\;
\REGFILE|ALT_INV_Mux11~3_combout\ <= NOT \REGFILE|Mux11~3_combout\;
\REGFILE|ALT_INV_registers[31][20]~q\ <= NOT \REGFILE|registers[31][20]~q\;
\REGFILE|ALT_INV_registers[27][20]~q\ <= NOT \REGFILE|registers[27][20]~q\;
\REGFILE|ALT_INV_registers[23][20]~q\ <= NOT \REGFILE|registers[23][20]~q\;
\REGFILE|ALT_INV_registers[19][20]~q\ <= NOT \REGFILE|registers[19][20]~q\;
\REGFILE|ALT_INV_Mux11~2_combout\ <= NOT \REGFILE|Mux11~2_combout\;
\REGFILE|ALT_INV_registers[30][20]~q\ <= NOT \REGFILE|registers[30][20]~q\;
\REGFILE|ALT_INV_registers[26][20]~q\ <= NOT \REGFILE|registers[26][20]~q\;
\REGFILE|ALT_INV_registers[22][20]~q\ <= NOT \REGFILE|registers[22][20]~q\;
\REGFILE|ALT_INV_registers[18][20]~q\ <= NOT \REGFILE|registers[18][20]~q\;
\REGFILE|ALT_INV_Mux11~1_combout\ <= NOT \REGFILE|Mux11~1_combout\;
\REGFILE|ALT_INV_registers[29][20]~q\ <= NOT \REGFILE|registers[29][20]~q\;
\REGFILE|ALT_INV_registers[25][20]~q\ <= NOT \REGFILE|registers[25][20]~q\;
\REGFILE|ALT_INV_registers[21][20]~q\ <= NOT \REGFILE|registers[21][20]~q\;
\REGFILE|ALT_INV_registers[17][20]~q\ <= NOT \REGFILE|registers[17][20]~q\;
\REGFILE|ALT_INV_Mux11~0_combout\ <= NOT \REGFILE|Mux11~0_combout\;
\REGFILE|ALT_INV_registers[28][20]~q\ <= NOT \REGFILE|registers[28][20]~q\;
\REGFILE|ALT_INV_registers[24][20]~q\ <= NOT \REGFILE|registers[24][20]~q\;
\REGFILE|ALT_INV_registers[20][20]~q\ <= NOT \REGFILE|registers[20][20]~q\;
\REGFILE|ALT_INV_registers[16][20]~q\ <= NOT \REGFILE|registers[16][20]~q\;
\REGFILE|ALT_INV_Mux12~10_combout\ <= NOT \REGFILE|Mux12~10_combout\;
\REGFILE|ALT_INV_Mux12~9_combout\ <= NOT \REGFILE|Mux12~9_combout\;
\REGFILE|ALT_INV_Mux12~8_combout\ <= NOT \REGFILE|Mux12~8_combout\;
\REGFILE|ALT_INV_registers[7][19]~q\ <= NOT \REGFILE|registers[7][19]~q\;
\REGFILE|ALT_INV_registers[6][19]~q\ <= NOT \REGFILE|registers[6][19]~q\;
\REGFILE|ALT_INV_registers[5][19]~q\ <= NOT \REGFILE|registers[5][19]~q\;
\REGFILE|ALT_INV_registers[4][19]~q\ <= NOT \REGFILE|registers[4][19]~q\;
\REGFILE|ALT_INV_Mux12~7_combout\ <= NOT \REGFILE|Mux12~7_combout\;
\REGFILE|ALT_INV_registers[15][19]~q\ <= NOT \REGFILE|registers[15][19]~q\;
\REGFILE|ALT_INV_registers[14][19]~q\ <= NOT \REGFILE|registers[14][19]~q\;
\REGFILE|ALT_INV_registers[13][19]~q\ <= NOT \REGFILE|registers[13][19]~q\;
\REGFILE|ALT_INV_registers[12][19]~q\ <= NOT \REGFILE|registers[12][19]~q\;
\REGFILE|ALT_INV_Mux12~6_combout\ <= NOT \REGFILE|Mux12~6_combout\;
\REGFILE|ALT_INV_registers[3][19]~q\ <= NOT \REGFILE|registers[3][19]~q\;
\REGFILE|ALT_INV_registers[2][19]~q\ <= NOT \REGFILE|registers[2][19]~q\;
\REGFILE|ALT_INV_registers[1][19]~q\ <= NOT \REGFILE|registers[1][19]~q\;
\REGFILE|ALT_INV_registers[0][19]~q\ <= NOT \REGFILE|registers[0][19]~q\;
\REGFILE|ALT_INV_Mux12~5_combout\ <= NOT \REGFILE|Mux12~5_combout\;
\REGFILE|ALT_INV_registers[11][19]~q\ <= NOT \REGFILE|registers[11][19]~q\;
\REGFILE|ALT_INV_registers[10][19]~q\ <= NOT \REGFILE|registers[10][19]~q\;
\REGFILE|ALT_INV_registers[9][19]~q\ <= NOT \REGFILE|registers[9][19]~q\;
\REGFILE|ALT_INV_registers[8][19]~q\ <= NOT \REGFILE|registers[8][19]~q\;
\REGFILE|ALT_INV_Mux12~4_combout\ <= NOT \REGFILE|Mux12~4_combout\;
\REGFILE|ALT_INV_Mux12~3_combout\ <= NOT \REGFILE|Mux12~3_combout\;
\REGFILE|ALT_INV_registers[31][19]~q\ <= NOT \REGFILE|registers[31][19]~q\;
\REGFILE|ALT_INV_registers[27][19]~q\ <= NOT \REGFILE|registers[27][19]~q\;
\REGFILE|ALT_INV_registers[23][19]~q\ <= NOT \REGFILE|registers[23][19]~q\;
\REGFILE|ALT_INV_registers[19][19]~q\ <= NOT \REGFILE|registers[19][19]~q\;
\REGFILE|ALT_INV_Mux12~2_combout\ <= NOT \REGFILE|Mux12~2_combout\;
\REGFILE|ALT_INV_registers[30][19]~q\ <= NOT \REGFILE|registers[30][19]~q\;
\REGFILE|ALT_INV_registers[26][19]~q\ <= NOT \REGFILE|registers[26][19]~q\;
\REGFILE|ALT_INV_registers[22][19]~q\ <= NOT \REGFILE|registers[22][19]~q\;
\REGFILE|ALT_INV_registers[18][19]~q\ <= NOT \REGFILE|registers[18][19]~q\;
\REGFILE|ALT_INV_Mux12~1_combout\ <= NOT \REGFILE|Mux12~1_combout\;
\REGFILE|ALT_INV_registers[29][19]~q\ <= NOT \REGFILE|registers[29][19]~q\;
\REGFILE|ALT_INV_registers[25][19]~q\ <= NOT \REGFILE|registers[25][19]~q\;
\REGFILE|ALT_INV_registers[21][19]~q\ <= NOT \REGFILE|registers[21][19]~q\;
\REGFILE|ALT_INV_registers[17][19]~q\ <= NOT \REGFILE|registers[17][19]~q\;
\REGFILE|ALT_INV_Mux12~0_combout\ <= NOT \REGFILE|Mux12~0_combout\;
\REGFILE|ALT_INV_registers[28][19]~q\ <= NOT \REGFILE|registers[28][19]~q\;
\REGFILE|ALT_INV_registers[24][19]~q\ <= NOT \REGFILE|registers[24][19]~q\;
\REGFILE|ALT_INV_registers[20][19]~q\ <= NOT \REGFILE|registers[20][19]~q\;
\REGFILE|ALT_INV_registers[16][19]~q\ <= NOT \REGFILE|registers[16][19]~q\;
\REGFILE|ALT_INV_Mux13~10_combout\ <= NOT \REGFILE|Mux13~10_combout\;
\REGFILE|ALT_INV_Mux13~9_combout\ <= NOT \REGFILE|Mux13~9_combout\;
\REGFILE|ALT_INV_Mux13~8_combout\ <= NOT \REGFILE|Mux13~8_combout\;
\REGFILE|ALT_INV_registers[7][18]~q\ <= NOT \REGFILE|registers[7][18]~q\;
\REGFILE|ALT_INV_registers[6][18]~q\ <= NOT \REGFILE|registers[6][18]~q\;
\REGFILE|ALT_INV_registers[5][18]~q\ <= NOT \REGFILE|registers[5][18]~q\;
\REGFILE|ALT_INV_registers[4][18]~q\ <= NOT \REGFILE|registers[4][18]~q\;
\REGFILE|ALT_INV_Mux13~7_combout\ <= NOT \REGFILE|Mux13~7_combout\;
\REGFILE|ALT_INV_registers[15][18]~q\ <= NOT \REGFILE|registers[15][18]~q\;
\REGFILE|ALT_INV_registers[14][18]~q\ <= NOT \REGFILE|registers[14][18]~q\;
\REGFILE|ALT_INV_registers[13][18]~q\ <= NOT \REGFILE|registers[13][18]~q\;
\REGFILE|ALT_INV_registers[12][18]~q\ <= NOT \REGFILE|registers[12][18]~q\;
\REGFILE|ALT_INV_Mux13~6_combout\ <= NOT \REGFILE|Mux13~6_combout\;
\REGFILE|ALT_INV_registers[3][18]~q\ <= NOT \REGFILE|registers[3][18]~q\;
\REGFILE|ALT_INV_registers[2][18]~q\ <= NOT \REGFILE|registers[2][18]~q\;
\REGFILE|ALT_INV_registers[1][18]~q\ <= NOT \REGFILE|registers[1][18]~q\;
\REGFILE|ALT_INV_registers[0][18]~q\ <= NOT \REGFILE|registers[0][18]~q\;
\REGFILE|ALT_INV_Mux13~5_combout\ <= NOT \REGFILE|Mux13~5_combout\;
\REGFILE|ALT_INV_registers[11][18]~q\ <= NOT \REGFILE|registers[11][18]~q\;
\REGFILE|ALT_INV_registers[10][18]~q\ <= NOT \REGFILE|registers[10][18]~q\;
\REGFILE|ALT_INV_registers[9][18]~q\ <= NOT \REGFILE|registers[9][18]~q\;
\REGFILE|ALT_INV_registers[8][18]~q\ <= NOT \REGFILE|registers[8][18]~q\;
\REGFILE|ALT_INV_Mux13~4_combout\ <= NOT \REGFILE|Mux13~4_combout\;
\REGFILE|ALT_INV_Mux13~3_combout\ <= NOT \REGFILE|Mux13~3_combout\;
\REGFILE|ALT_INV_registers[31][18]~q\ <= NOT \REGFILE|registers[31][18]~q\;
\REGFILE|ALT_INV_registers[27][18]~q\ <= NOT \REGFILE|registers[27][18]~q\;
\REGFILE|ALT_INV_registers[23][18]~q\ <= NOT \REGFILE|registers[23][18]~q\;
\REGFILE|ALT_INV_registers[19][18]~q\ <= NOT \REGFILE|registers[19][18]~q\;
\REGFILE|ALT_INV_Mux13~2_combout\ <= NOT \REGFILE|Mux13~2_combout\;
\REGFILE|ALT_INV_registers[30][18]~q\ <= NOT \REGFILE|registers[30][18]~q\;
\REGFILE|ALT_INV_registers[26][18]~q\ <= NOT \REGFILE|registers[26][18]~q\;
\REGFILE|ALT_INV_registers[22][18]~q\ <= NOT \REGFILE|registers[22][18]~q\;
\REGFILE|ALT_INV_registers[18][18]~q\ <= NOT \REGFILE|registers[18][18]~q\;
\REGFILE|ALT_INV_Mux13~1_combout\ <= NOT \REGFILE|Mux13~1_combout\;
\REGFILE|ALT_INV_registers[29][18]~q\ <= NOT \REGFILE|registers[29][18]~q\;
\REGFILE|ALT_INV_registers[25][18]~q\ <= NOT \REGFILE|registers[25][18]~q\;
\REGFILE|ALT_INV_registers[21][18]~q\ <= NOT \REGFILE|registers[21][18]~q\;
\REGFILE|ALT_INV_registers[17][18]~q\ <= NOT \REGFILE|registers[17][18]~q\;
\REGFILE|ALT_INV_Mux13~0_combout\ <= NOT \REGFILE|Mux13~0_combout\;
\REGFILE|ALT_INV_registers[28][18]~q\ <= NOT \REGFILE|registers[28][18]~q\;
\REGFILE|ALT_INV_registers[24][18]~q\ <= NOT \REGFILE|registers[24][18]~q\;
\REGFILE|ALT_INV_registers[20][18]~q\ <= NOT \REGFILE|registers[20][18]~q\;
\REGFILE|ALT_INV_registers[16][18]~q\ <= NOT \REGFILE|registers[16][18]~q\;
\REGFILE|ALT_INV_Mux14~10_combout\ <= NOT \REGFILE|Mux14~10_combout\;
\REGFILE|ALT_INV_Mux14~9_combout\ <= NOT \REGFILE|Mux14~9_combout\;
\REGFILE|ALT_INV_Mux14~8_combout\ <= NOT \REGFILE|Mux14~8_combout\;
\REGFILE|ALT_INV_registers[7][17]~q\ <= NOT \REGFILE|registers[7][17]~q\;
\REGFILE|ALT_INV_registers[6][17]~q\ <= NOT \REGFILE|registers[6][17]~q\;
\REGFILE|ALT_INV_registers[5][17]~q\ <= NOT \REGFILE|registers[5][17]~q\;
\REGFILE|ALT_INV_registers[4][17]~q\ <= NOT \REGFILE|registers[4][17]~q\;
\REGFILE|ALT_INV_Mux14~7_combout\ <= NOT \REGFILE|Mux14~7_combout\;
\REGFILE|ALT_INV_registers[15][17]~q\ <= NOT \REGFILE|registers[15][17]~q\;
\REGFILE|ALT_INV_registers[14][17]~q\ <= NOT \REGFILE|registers[14][17]~q\;
\REGFILE|ALT_INV_registers[13][17]~q\ <= NOT \REGFILE|registers[13][17]~q\;
\REGFILE|ALT_INV_registers[12][17]~q\ <= NOT \REGFILE|registers[12][17]~q\;
\REGFILE|ALT_INV_Mux14~6_combout\ <= NOT \REGFILE|Mux14~6_combout\;
\REGFILE|ALT_INV_registers[3][17]~q\ <= NOT \REGFILE|registers[3][17]~q\;
\REGFILE|ALT_INV_registers[2][17]~q\ <= NOT \REGFILE|registers[2][17]~q\;
\REGFILE|ALT_INV_registers[1][17]~q\ <= NOT \REGFILE|registers[1][17]~q\;
\REGFILE|ALT_INV_registers[0][17]~q\ <= NOT \REGFILE|registers[0][17]~q\;
\REGFILE|ALT_INV_Mux14~5_combout\ <= NOT \REGFILE|Mux14~5_combout\;
\REGFILE|ALT_INV_registers[11][17]~q\ <= NOT \REGFILE|registers[11][17]~q\;
\REGFILE|ALT_INV_registers[10][17]~q\ <= NOT \REGFILE|registers[10][17]~q\;
\REGFILE|ALT_INV_registers[9][17]~q\ <= NOT \REGFILE|registers[9][17]~q\;
\REGFILE|ALT_INV_registers[8][17]~q\ <= NOT \REGFILE|registers[8][17]~q\;
\REGFILE|ALT_INV_Mux14~4_combout\ <= NOT \REGFILE|Mux14~4_combout\;
\REGFILE|ALT_INV_Mux14~3_combout\ <= NOT \REGFILE|Mux14~3_combout\;
\REGFILE|ALT_INV_registers[31][17]~q\ <= NOT \REGFILE|registers[31][17]~q\;
\REGFILE|ALT_INV_registers[27][17]~q\ <= NOT \REGFILE|registers[27][17]~q\;
\REGFILE|ALT_INV_registers[23][17]~q\ <= NOT \REGFILE|registers[23][17]~q\;
\REGFILE|ALT_INV_registers[19][17]~q\ <= NOT \REGFILE|registers[19][17]~q\;
\REGFILE|ALT_INV_Mux14~2_combout\ <= NOT \REGFILE|Mux14~2_combout\;
\REGFILE|ALT_INV_registers[30][17]~q\ <= NOT \REGFILE|registers[30][17]~q\;
\REGFILE|ALT_INV_registers[26][17]~q\ <= NOT \REGFILE|registers[26][17]~q\;
\REGFILE|ALT_INV_registers[22][17]~q\ <= NOT \REGFILE|registers[22][17]~q\;
\REGFILE|ALT_INV_registers[18][17]~q\ <= NOT \REGFILE|registers[18][17]~q\;
\REGFILE|ALT_INV_Mux14~1_combout\ <= NOT \REGFILE|Mux14~1_combout\;
\REGFILE|ALT_INV_registers[29][17]~q\ <= NOT \REGFILE|registers[29][17]~q\;
\REGFILE|ALT_INV_registers[25][17]~q\ <= NOT \REGFILE|registers[25][17]~q\;
\REGFILE|ALT_INV_registers[21][17]~q\ <= NOT \REGFILE|registers[21][17]~q\;
\REGFILE|ALT_INV_registers[17][17]~q\ <= NOT \REGFILE|registers[17][17]~q\;
\REGFILE|ALT_INV_Mux14~0_combout\ <= NOT \REGFILE|Mux14~0_combout\;
\REGFILE|ALT_INV_registers[28][17]~q\ <= NOT \REGFILE|registers[28][17]~q\;
\REGFILE|ALT_INV_registers[24][17]~q\ <= NOT \REGFILE|registers[24][17]~q\;
\REGFILE|ALT_INV_registers[20][17]~q\ <= NOT \REGFILE|registers[20][17]~q\;
\REGFILE|ALT_INV_registers[16][17]~q\ <= NOT \REGFILE|registers[16][17]~q\;
\REGFILE|ALT_INV_Mux15~10_combout\ <= NOT \REGFILE|Mux15~10_combout\;
\REGFILE|ALT_INV_Mux15~9_combout\ <= NOT \REGFILE|Mux15~9_combout\;
\REGFILE|ALT_INV_Mux15~8_combout\ <= NOT \REGFILE|Mux15~8_combout\;
\REGFILE|ALT_INV_registers[7][16]~q\ <= NOT \REGFILE|registers[7][16]~q\;
\REGFILE|ALT_INV_registers[6][16]~q\ <= NOT \REGFILE|registers[6][16]~q\;
\REGFILE|ALT_INV_registers[5][16]~q\ <= NOT \REGFILE|registers[5][16]~q\;
\REGFILE|ALT_INV_registers[4][16]~q\ <= NOT \REGFILE|registers[4][16]~q\;
\REGFILE|ALT_INV_Mux15~7_combout\ <= NOT \REGFILE|Mux15~7_combout\;
\REGFILE|ALT_INV_registers[15][16]~q\ <= NOT \REGFILE|registers[15][16]~q\;
\REGFILE|ALT_INV_registers[14][16]~q\ <= NOT \REGFILE|registers[14][16]~q\;
\REGFILE|ALT_INV_registers[13][16]~q\ <= NOT \REGFILE|registers[13][16]~q\;
\REGFILE|ALT_INV_registers[12][16]~q\ <= NOT \REGFILE|registers[12][16]~q\;
\REGFILE|ALT_INV_Mux15~6_combout\ <= NOT \REGFILE|Mux15~6_combout\;
\REGFILE|ALT_INV_registers[3][16]~q\ <= NOT \REGFILE|registers[3][16]~q\;
\REGFILE|ALT_INV_registers[2][16]~q\ <= NOT \REGFILE|registers[2][16]~q\;
\REGFILE|ALT_INV_registers[1][16]~q\ <= NOT \REGFILE|registers[1][16]~q\;
\REGFILE|ALT_INV_registers[0][16]~q\ <= NOT \REGFILE|registers[0][16]~q\;
\REGFILE|ALT_INV_Mux15~5_combout\ <= NOT \REGFILE|Mux15~5_combout\;
\REGFILE|ALT_INV_registers[11][16]~q\ <= NOT \REGFILE|registers[11][16]~q\;
\REGFILE|ALT_INV_registers[10][16]~q\ <= NOT \REGFILE|registers[10][16]~q\;
\REGFILE|ALT_INV_registers[9][16]~q\ <= NOT \REGFILE|registers[9][16]~q\;
\REGFILE|ALT_INV_registers[8][16]~q\ <= NOT \REGFILE|registers[8][16]~q\;
\REGFILE|ALT_INV_Mux15~4_combout\ <= NOT \REGFILE|Mux15~4_combout\;
\REGFILE|ALT_INV_Mux15~3_combout\ <= NOT \REGFILE|Mux15~3_combout\;
\REGFILE|ALT_INV_registers[31][16]~q\ <= NOT \REGFILE|registers[31][16]~q\;
\REGFILE|ALT_INV_registers[27][16]~q\ <= NOT \REGFILE|registers[27][16]~q\;
\REGFILE|ALT_INV_registers[23][16]~q\ <= NOT \REGFILE|registers[23][16]~q\;
\REGFILE|ALT_INV_registers[19][16]~q\ <= NOT \REGFILE|registers[19][16]~q\;
\REGFILE|ALT_INV_Mux15~2_combout\ <= NOT \REGFILE|Mux15~2_combout\;
\REGFILE|ALT_INV_registers[30][16]~q\ <= NOT \REGFILE|registers[30][16]~q\;
\REGFILE|ALT_INV_registers[26][16]~q\ <= NOT \REGFILE|registers[26][16]~q\;
\REGFILE|ALT_INV_registers[22][16]~q\ <= NOT \REGFILE|registers[22][16]~q\;
\REGFILE|ALT_INV_registers[18][16]~q\ <= NOT \REGFILE|registers[18][16]~q\;
\REGFILE|ALT_INV_Mux15~1_combout\ <= NOT \REGFILE|Mux15~1_combout\;
\REGFILE|ALT_INV_registers[29][16]~q\ <= NOT \REGFILE|registers[29][16]~q\;
\REGFILE|ALT_INV_registers[25][16]~q\ <= NOT \REGFILE|registers[25][16]~q\;
\REGFILE|ALT_INV_registers[21][16]~q\ <= NOT \REGFILE|registers[21][16]~q\;
\REGFILE|ALT_INV_registers[17][16]~q\ <= NOT \REGFILE|registers[17][16]~q\;
\REGFILE|ALT_INV_Mux15~0_combout\ <= NOT \REGFILE|Mux15~0_combout\;
\REGFILE|ALT_INV_registers[28][16]~q\ <= NOT \REGFILE|registers[28][16]~q\;
\REGFILE|ALT_INV_registers[24][16]~q\ <= NOT \REGFILE|registers[24][16]~q\;
\REGFILE|ALT_INV_registers[20][16]~q\ <= NOT \REGFILE|registers[20][16]~q\;
\REGFILE|ALT_INV_registers[16][16]~q\ <= NOT \REGFILE|registers[16][16]~q\;
\REGFILE|ALT_INV_Mux16~10_combout\ <= NOT \REGFILE|Mux16~10_combout\;
\REGFILE|ALT_INV_Mux16~9_combout\ <= NOT \REGFILE|Mux16~9_combout\;
\REGFILE|ALT_INV_Mux16~8_combout\ <= NOT \REGFILE|Mux16~8_combout\;
\REGFILE|ALT_INV_registers[7][15]~q\ <= NOT \REGFILE|registers[7][15]~q\;
\REGFILE|ALT_INV_registers[6][15]~q\ <= NOT \REGFILE|registers[6][15]~q\;
\REGFILE|ALT_INV_registers[5][15]~q\ <= NOT \REGFILE|registers[5][15]~q\;
\REGFILE|ALT_INV_registers[4][15]~q\ <= NOT \REGFILE|registers[4][15]~q\;
\REGFILE|ALT_INV_Mux16~7_combout\ <= NOT \REGFILE|Mux16~7_combout\;
\REGFILE|ALT_INV_registers[15][15]~q\ <= NOT \REGFILE|registers[15][15]~q\;
\REGFILE|ALT_INV_registers[14][15]~q\ <= NOT \REGFILE|registers[14][15]~q\;
\REGFILE|ALT_INV_registers[13][15]~q\ <= NOT \REGFILE|registers[13][15]~q\;
\REGFILE|ALT_INV_registers[12][15]~q\ <= NOT \REGFILE|registers[12][15]~q\;
\REGFILE|ALT_INV_Mux16~6_combout\ <= NOT \REGFILE|Mux16~6_combout\;
\REGFILE|ALT_INV_registers[3][15]~q\ <= NOT \REGFILE|registers[3][15]~q\;
\REGFILE|ALT_INV_registers[2][15]~q\ <= NOT \REGFILE|registers[2][15]~q\;
\REGFILE|ALT_INV_registers[1][15]~q\ <= NOT \REGFILE|registers[1][15]~q\;
\REGFILE|ALT_INV_registers[0][15]~q\ <= NOT \REGFILE|registers[0][15]~q\;
\REGFILE|ALT_INV_Mux16~5_combout\ <= NOT \REGFILE|Mux16~5_combout\;
\REGFILE|ALT_INV_registers[11][15]~q\ <= NOT \REGFILE|registers[11][15]~q\;
\REGFILE|ALT_INV_registers[10][15]~q\ <= NOT \REGFILE|registers[10][15]~q\;
\REGFILE|ALT_INV_registers[9][15]~q\ <= NOT \REGFILE|registers[9][15]~q\;
\REGFILE|ALT_INV_registers[8][15]~q\ <= NOT \REGFILE|registers[8][15]~q\;
\REGFILE|ALT_INV_Mux16~4_combout\ <= NOT \REGFILE|Mux16~4_combout\;
\REGFILE|ALT_INV_Mux16~3_combout\ <= NOT \REGFILE|Mux16~3_combout\;
\REGFILE|ALT_INV_registers[31][15]~q\ <= NOT \REGFILE|registers[31][15]~q\;
\REGFILE|ALT_INV_registers[27][15]~q\ <= NOT \REGFILE|registers[27][15]~q\;
\REGFILE|ALT_INV_registers[23][15]~q\ <= NOT \REGFILE|registers[23][15]~q\;
\REGFILE|ALT_INV_registers[19][15]~q\ <= NOT \REGFILE|registers[19][15]~q\;
\REGFILE|ALT_INV_Mux16~2_combout\ <= NOT \REGFILE|Mux16~2_combout\;
\REGFILE|ALT_INV_registers[30][15]~q\ <= NOT \REGFILE|registers[30][15]~q\;
\REGFILE|ALT_INV_registers[26][15]~q\ <= NOT \REGFILE|registers[26][15]~q\;
\REGFILE|ALT_INV_registers[22][15]~q\ <= NOT \REGFILE|registers[22][15]~q\;
\REGFILE|ALT_INV_registers[18][15]~q\ <= NOT \REGFILE|registers[18][15]~q\;
\REGFILE|ALT_INV_Mux16~1_combout\ <= NOT \REGFILE|Mux16~1_combout\;
\REGFILE|ALT_INV_registers[29][15]~q\ <= NOT \REGFILE|registers[29][15]~q\;
\REGFILE|ALT_INV_registers[25][15]~q\ <= NOT \REGFILE|registers[25][15]~q\;
\REGFILE|ALT_INV_registers[21][15]~q\ <= NOT \REGFILE|registers[21][15]~q\;
\REGFILE|ALT_INV_registers[17][15]~q\ <= NOT \REGFILE|registers[17][15]~q\;
\REGFILE|ALT_INV_Mux16~0_combout\ <= NOT \REGFILE|Mux16~0_combout\;
\REGFILE|ALT_INV_registers[28][15]~q\ <= NOT \REGFILE|registers[28][15]~q\;
\REGFILE|ALT_INV_registers[24][15]~q\ <= NOT \REGFILE|registers[24][15]~q\;
\REGFILE|ALT_INV_registers[20][15]~q\ <= NOT \REGFILE|registers[20][15]~q\;
\REGFILE|ALT_INV_registers[16][15]~q\ <= NOT \REGFILE|registers[16][15]~q\;
\REGFILE|ALT_INV_Mux17~10_combout\ <= NOT \REGFILE|Mux17~10_combout\;
\REGFILE|ALT_INV_Mux17~9_combout\ <= NOT \REGFILE|Mux17~9_combout\;
\REGFILE|ALT_INV_Mux17~8_combout\ <= NOT \REGFILE|Mux17~8_combout\;
\REGFILE|ALT_INV_registers[3][14]~q\ <= NOT \REGFILE|registers[3][14]~q\;
\REGFILE|ALT_INV_registers[2][14]~q\ <= NOT \REGFILE|registers[2][14]~q\;
\REGFILE|ALT_INV_registers[1][14]~q\ <= NOT \REGFILE|registers[1][14]~q\;
\REGFILE|ALT_INV_registers[0][14]~q\ <= NOT \REGFILE|registers[0][14]~q\;
\REGFILE|ALT_INV_Mux17~7_combout\ <= NOT \REGFILE|Mux17~7_combout\;
\REGFILE|ALT_INV_registers[7][14]~q\ <= NOT \REGFILE|registers[7][14]~q\;
\REGFILE|ALT_INV_registers[6][14]~q\ <= NOT \REGFILE|registers[6][14]~q\;
\REGFILE|ALT_INV_registers[5][14]~q\ <= NOT \REGFILE|registers[5][14]~q\;
\REGFILE|ALT_INV_registers[4][14]~q\ <= NOT \REGFILE|registers[4][14]~q\;
\REGFILE|ALT_INV_Mux17~6_combout\ <= NOT \REGFILE|Mux17~6_combout\;
\REGFILE|ALT_INV_registers[15][14]~q\ <= NOT \REGFILE|registers[15][14]~q\;
\REGFILE|ALT_INV_registers[14][14]~q\ <= NOT \REGFILE|registers[14][14]~q\;
\REGFILE|ALT_INV_registers[13][14]~q\ <= NOT \REGFILE|registers[13][14]~q\;
\REGFILE|ALT_INV_registers[12][14]~q\ <= NOT \REGFILE|registers[12][14]~q\;
\REGFILE|ALT_INV_Mux17~5_combout\ <= NOT \REGFILE|Mux17~5_combout\;
\REGFILE|ALT_INV_registers[11][14]~q\ <= NOT \REGFILE|registers[11][14]~q\;
\REGFILE|ALT_INV_registers[10][14]~q\ <= NOT \REGFILE|registers[10][14]~q\;
\REGFILE|ALT_INV_registers[9][14]~q\ <= NOT \REGFILE|registers[9][14]~q\;
\REGFILE|ALT_INV_registers[8][14]~q\ <= NOT \REGFILE|registers[8][14]~q\;
\REGFILE|ALT_INV_Mux17~4_combout\ <= NOT \REGFILE|Mux17~4_combout\;
\REGFILE|ALT_INV_Mux17~3_combout\ <= NOT \REGFILE|Mux17~3_combout\;
\REGFILE|ALT_INV_registers[31][14]~q\ <= NOT \REGFILE|registers[31][14]~q\;
\REGFILE|ALT_INV_registers[27][14]~q\ <= NOT \REGFILE|registers[27][14]~q\;
\REGFILE|ALT_INV_registers[23][14]~q\ <= NOT \REGFILE|registers[23][14]~q\;
\REGFILE|ALT_INV_registers[19][14]~q\ <= NOT \REGFILE|registers[19][14]~q\;
\REGFILE|ALT_INV_Mux17~2_combout\ <= NOT \REGFILE|Mux17~2_combout\;
\REGFILE|ALT_INV_registers[30][14]~q\ <= NOT \REGFILE|registers[30][14]~q\;
\REGFILE|ALT_INV_registers[26][14]~q\ <= NOT \REGFILE|registers[26][14]~q\;
\REGFILE|ALT_INV_registers[22][14]~q\ <= NOT \REGFILE|registers[22][14]~q\;
\REGFILE|ALT_INV_registers[18][14]~q\ <= NOT \REGFILE|registers[18][14]~q\;
\REGFILE|ALT_INV_Mux17~1_combout\ <= NOT \REGFILE|Mux17~1_combout\;
\REGFILE|ALT_INV_registers[29][14]~q\ <= NOT \REGFILE|registers[29][14]~q\;
\REGFILE|ALT_INV_registers[25][14]~q\ <= NOT \REGFILE|registers[25][14]~q\;
\REGFILE|ALT_INV_registers[21][14]~q\ <= NOT \REGFILE|registers[21][14]~q\;
\REGFILE|ALT_INV_registers[17][14]~q\ <= NOT \REGFILE|registers[17][14]~q\;
\REGFILE|ALT_INV_Mux17~0_combout\ <= NOT \REGFILE|Mux17~0_combout\;
\REGFILE|ALT_INV_registers[28][14]~q\ <= NOT \REGFILE|registers[28][14]~q\;
\REGFILE|ALT_INV_registers[24][14]~q\ <= NOT \REGFILE|registers[24][14]~q\;
\REGFILE|ALT_INV_registers[20][14]~q\ <= NOT \REGFILE|registers[20][14]~q\;
\REGFILE|ALT_INV_registers[16][14]~q\ <= NOT \REGFILE|registers[16][14]~q\;
\REGFILE|ALT_INV_Mux18~10_combout\ <= NOT \REGFILE|Mux18~10_combout\;
\REGFILE|ALT_INV_Mux18~9_combout\ <= NOT \REGFILE|Mux18~9_combout\;
\REGFILE|ALT_INV_Mux18~8_combout\ <= NOT \REGFILE|Mux18~8_combout\;
\REGFILE|ALT_INV_registers[3][13]~q\ <= NOT \REGFILE|registers[3][13]~q\;
\REGFILE|ALT_INV_registers[2][13]~q\ <= NOT \REGFILE|registers[2][13]~q\;
\REGFILE|ALT_INV_registers[1][13]~q\ <= NOT \REGFILE|registers[1][13]~q\;
\REGFILE|ALT_INV_registers[0][13]~q\ <= NOT \REGFILE|registers[0][13]~q\;
\REGFILE|ALT_INV_Mux18~7_combout\ <= NOT \REGFILE|Mux18~7_combout\;
\REGFILE|ALT_INV_registers[7][13]~q\ <= NOT \REGFILE|registers[7][13]~q\;
\REGFILE|ALT_INV_registers[6][13]~q\ <= NOT \REGFILE|registers[6][13]~q\;
\REGFILE|ALT_INV_registers[5][13]~q\ <= NOT \REGFILE|registers[5][13]~q\;
\REGFILE|ALT_INV_registers[4][13]~q\ <= NOT \REGFILE|registers[4][13]~q\;
\REGFILE|ALT_INV_Mux18~6_combout\ <= NOT \REGFILE|Mux18~6_combout\;
\REGFILE|ALT_INV_registers[15][13]~q\ <= NOT \REGFILE|registers[15][13]~q\;
\REGFILE|ALT_INV_registers[14][13]~q\ <= NOT \REGFILE|registers[14][13]~q\;
\REGFILE|ALT_INV_registers[13][13]~q\ <= NOT \REGFILE|registers[13][13]~q\;
\REGFILE|ALT_INV_registers[12][13]~q\ <= NOT \REGFILE|registers[12][13]~q\;
\REGFILE|ALT_INV_Mux18~5_combout\ <= NOT \REGFILE|Mux18~5_combout\;
\REGFILE|ALT_INV_registers[11][13]~q\ <= NOT \REGFILE|registers[11][13]~q\;
\REGFILE|ALT_INV_registers[10][13]~q\ <= NOT \REGFILE|registers[10][13]~q\;
\REGFILE|ALT_INV_registers[9][13]~q\ <= NOT \REGFILE|registers[9][13]~q\;
\REGFILE|ALT_INV_registers[8][13]~q\ <= NOT \REGFILE|registers[8][13]~q\;
\REGFILE|ALT_INV_Mux18~4_combout\ <= NOT \REGFILE|Mux18~4_combout\;
\REGFILE|ALT_INV_Mux18~3_combout\ <= NOT \REGFILE|Mux18~3_combout\;
\REGFILE|ALT_INV_registers[31][13]~q\ <= NOT \REGFILE|registers[31][13]~q\;
\REGFILE|ALT_INV_registers[27][13]~q\ <= NOT \REGFILE|registers[27][13]~q\;
\REGFILE|ALT_INV_registers[23][13]~q\ <= NOT \REGFILE|registers[23][13]~q\;
\REGFILE|ALT_INV_registers[19][13]~q\ <= NOT \REGFILE|registers[19][13]~q\;
\REGFILE|ALT_INV_Mux18~2_combout\ <= NOT \REGFILE|Mux18~2_combout\;
\REGFILE|ALT_INV_registers[30][13]~q\ <= NOT \REGFILE|registers[30][13]~q\;
\REGFILE|ALT_INV_registers[26][13]~q\ <= NOT \REGFILE|registers[26][13]~q\;
\REGFILE|ALT_INV_registers[22][13]~q\ <= NOT \REGFILE|registers[22][13]~q\;
\REGFILE|ALT_INV_registers[18][13]~q\ <= NOT \REGFILE|registers[18][13]~q\;
\REGFILE|ALT_INV_Mux18~1_combout\ <= NOT \REGFILE|Mux18~1_combout\;
\REGFILE|ALT_INV_registers[29][13]~q\ <= NOT \REGFILE|registers[29][13]~q\;
\REGFILE|ALT_INV_registers[25][13]~q\ <= NOT \REGFILE|registers[25][13]~q\;
\REGFILE|ALT_INV_registers[21][13]~q\ <= NOT \REGFILE|registers[21][13]~q\;
\REGFILE|ALT_INV_registers[17][13]~q\ <= NOT \REGFILE|registers[17][13]~q\;
\REGFILE|ALT_INV_Mux18~0_combout\ <= NOT \REGFILE|Mux18~0_combout\;
\REGFILE|ALT_INV_registers[28][13]~q\ <= NOT \REGFILE|registers[28][13]~q\;
\REGFILE|ALT_INV_registers[24][13]~q\ <= NOT \REGFILE|registers[24][13]~q\;
\REGFILE|ALT_INV_registers[20][13]~q\ <= NOT \REGFILE|registers[20][13]~q\;
\REGFILE|ALT_INV_registers[16][13]~q\ <= NOT \REGFILE|registers[16][13]~q\;
\REGFILE|ALT_INV_Mux19~10_combout\ <= NOT \REGFILE|Mux19~10_combout\;
\REGFILE|ALT_INV_Mux19~9_combout\ <= NOT \REGFILE|Mux19~9_combout\;
\REGFILE|ALT_INV_Mux19~8_combout\ <= NOT \REGFILE|Mux19~8_combout\;
\REGFILE|ALT_INV_registers[3][12]~q\ <= NOT \REGFILE|registers[3][12]~q\;
\REGFILE|ALT_INV_registers[2][12]~q\ <= NOT \REGFILE|registers[2][12]~q\;
\REGFILE|ALT_INV_registers[1][12]~q\ <= NOT \REGFILE|registers[1][12]~q\;
\REGFILE|ALT_INV_registers[0][12]~q\ <= NOT \REGFILE|registers[0][12]~q\;
\REGFILE|ALT_INV_Mux19~7_combout\ <= NOT \REGFILE|Mux19~7_combout\;
\REGFILE|ALT_INV_registers[7][12]~q\ <= NOT \REGFILE|registers[7][12]~q\;
\REGFILE|ALT_INV_registers[6][12]~q\ <= NOT \REGFILE|registers[6][12]~q\;
\REGFILE|ALT_INV_registers[5][12]~q\ <= NOT \REGFILE|registers[5][12]~q\;
\REGFILE|ALT_INV_registers[4][12]~q\ <= NOT \REGFILE|registers[4][12]~q\;
\REGFILE|ALT_INV_Mux19~6_combout\ <= NOT \REGFILE|Mux19~6_combout\;
\REGFILE|ALT_INV_registers[15][12]~q\ <= NOT \REGFILE|registers[15][12]~q\;
\REGFILE|ALT_INV_registers[14][12]~q\ <= NOT \REGFILE|registers[14][12]~q\;
\REGFILE|ALT_INV_registers[13][12]~q\ <= NOT \REGFILE|registers[13][12]~q\;
\REGFILE|ALT_INV_registers[12][12]~q\ <= NOT \REGFILE|registers[12][12]~q\;
\REGFILE|ALT_INV_Mux19~5_combout\ <= NOT \REGFILE|Mux19~5_combout\;
\REGFILE|ALT_INV_registers[11][12]~q\ <= NOT \REGFILE|registers[11][12]~q\;
\REGFILE|ALT_INV_registers[10][12]~q\ <= NOT \REGFILE|registers[10][12]~q\;
\REGFILE|ALT_INV_registers[9][12]~q\ <= NOT \REGFILE|registers[9][12]~q\;
\REGFILE|ALT_INV_registers[8][12]~q\ <= NOT \REGFILE|registers[8][12]~q\;
\REGFILE|ALT_INV_Mux19~4_combout\ <= NOT \REGFILE|Mux19~4_combout\;
\REGFILE|ALT_INV_Mux19~3_combout\ <= NOT \REGFILE|Mux19~3_combout\;
\REGFILE|ALT_INV_registers[31][12]~q\ <= NOT \REGFILE|registers[31][12]~q\;
\REGFILE|ALT_INV_registers[27][12]~q\ <= NOT \REGFILE|registers[27][12]~q\;
\REGFILE|ALT_INV_registers[23][12]~q\ <= NOT \REGFILE|registers[23][12]~q\;
\REGFILE|ALT_INV_registers[19][12]~q\ <= NOT \REGFILE|registers[19][12]~q\;
\REGFILE|ALT_INV_Mux19~2_combout\ <= NOT \REGFILE|Mux19~2_combout\;
\REGFILE|ALT_INV_registers[30][12]~q\ <= NOT \REGFILE|registers[30][12]~q\;
\REGFILE|ALT_INV_registers[26][12]~q\ <= NOT \REGFILE|registers[26][12]~q\;
\REGFILE|ALT_INV_registers[22][12]~q\ <= NOT \REGFILE|registers[22][12]~q\;
\REGFILE|ALT_INV_registers[18][12]~q\ <= NOT \REGFILE|registers[18][12]~q\;
\REGFILE|ALT_INV_Mux19~1_combout\ <= NOT \REGFILE|Mux19~1_combout\;
\REGFILE|ALT_INV_registers[29][12]~q\ <= NOT \REGFILE|registers[29][12]~q\;
\REGFILE|ALT_INV_registers[25][12]~q\ <= NOT \REGFILE|registers[25][12]~q\;
\REGFILE|ALT_INV_registers[21][12]~q\ <= NOT \REGFILE|registers[21][12]~q\;
\REGFILE|ALT_INV_registers[17][12]~q\ <= NOT \REGFILE|registers[17][12]~q\;
\REGFILE|ALT_INV_Mux19~0_combout\ <= NOT \REGFILE|Mux19~0_combout\;
\REGFILE|ALT_INV_registers[28][12]~q\ <= NOT \REGFILE|registers[28][12]~q\;
\REGFILE|ALT_INV_registers[24][12]~q\ <= NOT \REGFILE|registers[24][12]~q\;
\REGFILE|ALT_INV_registers[20][12]~q\ <= NOT \REGFILE|registers[20][12]~q\;
\REGFILE|ALT_INV_registers[16][12]~q\ <= NOT \REGFILE|registers[16][12]~q\;
\REGFILE|ALT_INV_Mux20~10_combout\ <= NOT \REGFILE|Mux20~10_combout\;
\REGFILE|ALT_INV_Mux20~9_combout\ <= NOT \REGFILE|Mux20~9_combout\;
\REGFILE|ALT_INV_Mux20~8_combout\ <= NOT \REGFILE|Mux20~8_combout\;
\REGFILE|ALT_INV_registers[3][11]~q\ <= NOT \REGFILE|registers[3][11]~q\;
\REGFILE|ALT_INV_registers[2][11]~q\ <= NOT \REGFILE|registers[2][11]~q\;
\REGFILE|ALT_INV_registers[1][11]~q\ <= NOT \REGFILE|registers[1][11]~q\;
\REGFILE|ALT_INV_registers[0][11]~q\ <= NOT \REGFILE|registers[0][11]~q\;
\REGFILE|ALT_INV_Mux20~7_combout\ <= NOT \REGFILE|Mux20~7_combout\;
\REGFILE|ALT_INV_registers[7][11]~q\ <= NOT \REGFILE|registers[7][11]~q\;
\REGFILE|ALT_INV_registers[6][11]~q\ <= NOT \REGFILE|registers[6][11]~q\;
\REGFILE|ALT_INV_registers[5][11]~q\ <= NOT \REGFILE|registers[5][11]~q\;
\REGFILE|ALT_INV_registers[4][11]~q\ <= NOT \REGFILE|registers[4][11]~q\;
\REGFILE|ALT_INV_Mux20~6_combout\ <= NOT \REGFILE|Mux20~6_combout\;
\REGFILE|ALT_INV_registers[15][11]~q\ <= NOT \REGFILE|registers[15][11]~q\;
\REGFILE|ALT_INV_registers[14][11]~q\ <= NOT \REGFILE|registers[14][11]~q\;
\REGFILE|ALT_INV_registers[13][11]~q\ <= NOT \REGFILE|registers[13][11]~q\;
\REGFILE|ALT_INV_registers[12][11]~q\ <= NOT \REGFILE|registers[12][11]~q\;
\REGFILE|ALT_INV_Mux20~5_combout\ <= NOT \REGFILE|Mux20~5_combout\;
\REGFILE|ALT_INV_registers[11][11]~q\ <= NOT \REGFILE|registers[11][11]~q\;
\REGFILE|ALT_INV_registers[10][11]~q\ <= NOT \REGFILE|registers[10][11]~q\;
\REGFILE|ALT_INV_registers[9][11]~q\ <= NOT \REGFILE|registers[9][11]~q\;
\REGFILE|ALT_INV_registers[8][11]~q\ <= NOT \REGFILE|registers[8][11]~q\;
\REGFILE|ALT_INV_Mux20~4_combout\ <= NOT \REGFILE|Mux20~4_combout\;
\REGFILE|ALT_INV_Mux20~3_combout\ <= NOT \REGFILE|Mux20~3_combout\;
\REGFILE|ALT_INV_registers[31][11]~q\ <= NOT \REGFILE|registers[31][11]~q\;
\REGFILE|ALT_INV_registers[27][11]~q\ <= NOT \REGFILE|registers[27][11]~q\;
\REGFILE|ALT_INV_registers[23][11]~q\ <= NOT \REGFILE|registers[23][11]~q\;
\REGFILE|ALT_INV_registers[19][11]~q\ <= NOT \REGFILE|registers[19][11]~q\;
\REGFILE|ALT_INV_Mux20~2_combout\ <= NOT \REGFILE|Mux20~2_combout\;
\REGFILE|ALT_INV_registers[30][11]~q\ <= NOT \REGFILE|registers[30][11]~q\;
\REGFILE|ALT_INV_registers[26][11]~q\ <= NOT \REGFILE|registers[26][11]~q\;
\REGFILE|ALT_INV_registers[22][11]~q\ <= NOT \REGFILE|registers[22][11]~q\;
\REGFILE|ALT_INV_registers[18][11]~q\ <= NOT \REGFILE|registers[18][11]~q\;
\REGFILE|ALT_INV_Mux20~1_combout\ <= NOT \REGFILE|Mux20~1_combout\;
\REGFILE|ALT_INV_registers[29][11]~q\ <= NOT \REGFILE|registers[29][11]~q\;
\REGFILE|ALT_INV_registers[25][11]~q\ <= NOT \REGFILE|registers[25][11]~q\;
\REGFILE|ALT_INV_registers[21][11]~q\ <= NOT \REGFILE|registers[21][11]~q\;
\REGFILE|ALT_INV_registers[17][11]~q\ <= NOT \REGFILE|registers[17][11]~q\;
\REGFILE|ALT_INV_Mux20~0_combout\ <= NOT \REGFILE|Mux20~0_combout\;
\REGFILE|ALT_INV_registers[28][11]~q\ <= NOT \REGFILE|registers[28][11]~q\;
\REGFILE|ALT_INV_registers[24][11]~q\ <= NOT \REGFILE|registers[24][11]~q\;
\REGFILE|ALT_INV_registers[20][11]~q\ <= NOT \REGFILE|registers[20][11]~q\;
\REGFILE|ALT_INV_registers[16][11]~q\ <= NOT \REGFILE|registers[16][11]~q\;
\REGFILE|ALT_INV_Mux21~10_combout\ <= NOT \REGFILE|Mux21~10_combout\;
\REGFILE|ALT_INV_Mux21~9_combout\ <= NOT \REGFILE|Mux21~9_combout\;
\REGFILE|ALT_INV_Mux21~8_combout\ <= NOT \REGFILE|Mux21~8_combout\;
\REGFILE|ALT_INV_registers[3][10]~q\ <= NOT \REGFILE|registers[3][10]~q\;
\REGFILE|ALT_INV_registers[2][10]~q\ <= NOT \REGFILE|registers[2][10]~q\;
\REGFILE|ALT_INV_registers[1][10]~q\ <= NOT \REGFILE|registers[1][10]~q\;
\REGFILE|ALT_INV_registers[0][10]~q\ <= NOT \REGFILE|registers[0][10]~q\;
\REGFILE|ALT_INV_Mux21~7_combout\ <= NOT \REGFILE|Mux21~7_combout\;
\REGFILE|ALT_INV_registers[7][10]~q\ <= NOT \REGFILE|registers[7][10]~q\;
\REGFILE|ALT_INV_registers[6][10]~q\ <= NOT \REGFILE|registers[6][10]~q\;
\REGFILE|ALT_INV_registers[5][10]~q\ <= NOT \REGFILE|registers[5][10]~q\;
\REGFILE|ALT_INV_registers[4][10]~q\ <= NOT \REGFILE|registers[4][10]~q\;
\REGFILE|ALT_INV_Mux21~6_combout\ <= NOT \REGFILE|Mux21~6_combout\;
\REGFILE|ALT_INV_registers[15][10]~q\ <= NOT \REGFILE|registers[15][10]~q\;
\REGFILE|ALT_INV_registers[14][10]~q\ <= NOT \REGFILE|registers[14][10]~q\;
\REGFILE|ALT_INV_registers[13][10]~q\ <= NOT \REGFILE|registers[13][10]~q\;
\REGFILE|ALT_INV_registers[12][10]~q\ <= NOT \REGFILE|registers[12][10]~q\;
\REGFILE|ALT_INV_Mux21~5_combout\ <= NOT \REGFILE|Mux21~5_combout\;
\REGFILE|ALT_INV_registers[11][10]~q\ <= NOT \REGFILE|registers[11][10]~q\;
\REGFILE|ALT_INV_registers[10][10]~q\ <= NOT \REGFILE|registers[10][10]~q\;
\REGFILE|ALT_INV_registers[9][10]~q\ <= NOT \REGFILE|registers[9][10]~q\;
\REGFILE|ALT_INV_registers[8][10]~q\ <= NOT \REGFILE|registers[8][10]~q\;
\REGFILE|ALT_INV_Mux21~4_combout\ <= NOT \REGFILE|Mux21~4_combout\;
\REGFILE|ALT_INV_Mux21~3_combout\ <= NOT \REGFILE|Mux21~3_combout\;
\REGFILE|ALT_INV_registers[31][10]~q\ <= NOT \REGFILE|registers[31][10]~q\;
\REGFILE|ALT_INV_registers[27][10]~q\ <= NOT \REGFILE|registers[27][10]~q\;
\REGFILE|ALT_INV_registers[23][10]~q\ <= NOT \REGFILE|registers[23][10]~q\;
\REGFILE|ALT_INV_registers[19][10]~q\ <= NOT \REGFILE|registers[19][10]~q\;
\REGFILE|ALT_INV_Mux21~2_combout\ <= NOT \REGFILE|Mux21~2_combout\;
\REGFILE|ALT_INV_registers[30][10]~q\ <= NOT \REGFILE|registers[30][10]~q\;
\REGFILE|ALT_INV_registers[26][10]~q\ <= NOT \REGFILE|registers[26][10]~q\;
\REGFILE|ALT_INV_registers[22][10]~q\ <= NOT \REGFILE|registers[22][10]~q\;
\REGFILE|ALT_INV_registers[18][10]~q\ <= NOT \REGFILE|registers[18][10]~q\;
\REGFILE|ALT_INV_Mux21~1_combout\ <= NOT \REGFILE|Mux21~1_combout\;
\REGFILE|ALT_INV_registers[29][10]~q\ <= NOT \REGFILE|registers[29][10]~q\;
\REGFILE|ALT_INV_registers[25][10]~q\ <= NOT \REGFILE|registers[25][10]~q\;
\REGFILE|ALT_INV_registers[21][10]~q\ <= NOT \REGFILE|registers[21][10]~q\;
\REGFILE|ALT_INV_registers[17][10]~q\ <= NOT \REGFILE|registers[17][10]~q\;
\REGFILE|ALT_INV_Mux21~0_combout\ <= NOT \REGFILE|Mux21~0_combout\;
\REGFILE|ALT_INV_registers[28][10]~q\ <= NOT \REGFILE|registers[28][10]~q\;
\REGFILE|ALT_INV_registers[24][10]~q\ <= NOT \REGFILE|registers[24][10]~q\;
\REGFILE|ALT_INV_registers[20][10]~q\ <= NOT \REGFILE|registers[20][10]~q\;
\REGFILE|ALT_INV_registers[16][10]~q\ <= NOT \REGFILE|registers[16][10]~q\;
\REGFILE|ALT_INV_Mux22~10_combout\ <= NOT \REGFILE|Mux22~10_combout\;
\REGFILE|ALT_INV_Mux22~9_combout\ <= NOT \REGFILE|Mux22~9_combout\;
\REGFILE|ALT_INV_Mux22~8_combout\ <= NOT \REGFILE|Mux22~8_combout\;
\REGFILE|ALT_INV_registers[3][9]~q\ <= NOT \REGFILE|registers[3][9]~q\;
\REGFILE|ALT_INV_registers[2][9]~q\ <= NOT \REGFILE|registers[2][9]~q\;
\REGFILE|ALT_INV_registers[1][9]~q\ <= NOT \REGFILE|registers[1][9]~q\;
\REGFILE|ALT_INV_registers[0][9]~q\ <= NOT \REGFILE|registers[0][9]~q\;
\REGFILE|ALT_INV_Mux22~7_combout\ <= NOT \REGFILE|Mux22~7_combout\;
\REGFILE|ALT_INV_registers[7][9]~q\ <= NOT \REGFILE|registers[7][9]~q\;
\REGFILE|ALT_INV_registers[6][9]~q\ <= NOT \REGFILE|registers[6][9]~q\;
\REGFILE|ALT_INV_registers[5][9]~q\ <= NOT \REGFILE|registers[5][9]~q\;
\REGFILE|ALT_INV_registers[4][9]~q\ <= NOT \REGFILE|registers[4][9]~q\;
\REGFILE|ALT_INV_Mux22~6_combout\ <= NOT \REGFILE|Mux22~6_combout\;
\REGFILE|ALT_INV_registers[15][9]~q\ <= NOT \REGFILE|registers[15][9]~q\;
\REGFILE|ALT_INV_registers[14][9]~q\ <= NOT \REGFILE|registers[14][9]~q\;
\REGFILE|ALT_INV_registers[13][9]~q\ <= NOT \REGFILE|registers[13][9]~q\;
\REGFILE|ALT_INV_registers[12][9]~q\ <= NOT \REGFILE|registers[12][9]~q\;
\REGFILE|ALT_INV_Mux22~5_combout\ <= NOT \REGFILE|Mux22~5_combout\;
\REGFILE|ALT_INV_registers[11][9]~q\ <= NOT \REGFILE|registers[11][9]~q\;
\REGFILE|ALT_INV_registers[10][9]~q\ <= NOT \REGFILE|registers[10][9]~q\;
\REGFILE|ALT_INV_registers[9][9]~q\ <= NOT \REGFILE|registers[9][9]~q\;
\REGFILE|ALT_INV_registers[8][9]~q\ <= NOT \REGFILE|registers[8][9]~q\;
\REGFILE|ALT_INV_Mux22~4_combout\ <= NOT \REGFILE|Mux22~4_combout\;
\REGFILE|ALT_INV_Mux22~3_combout\ <= NOT \REGFILE|Mux22~3_combout\;
\REGFILE|ALT_INV_registers[31][9]~q\ <= NOT \REGFILE|registers[31][9]~q\;
\REGFILE|ALT_INV_registers[27][9]~q\ <= NOT \REGFILE|registers[27][9]~q\;
\REGFILE|ALT_INV_registers[23][9]~q\ <= NOT \REGFILE|registers[23][9]~q\;
\REGFILE|ALT_INV_registers[19][9]~q\ <= NOT \REGFILE|registers[19][9]~q\;
\REGFILE|ALT_INV_Mux22~2_combout\ <= NOT \REGFILE|Mux22~2_combout\;
\REGFILE|ALT_INV_registers[30][9]~q\ <= NOT \REGFILE|registers[30][9]~q\;
\REGFILE|ALT_INV_registers[26][9]~q\ <= NOT \REGFILE|registers[26][9]~q\;
\REGFILE|ALT_INV_registers[22][9]~q\ <= NOT \REGFILE|registers[22][9]~q\;
\REGFILE|ALT_INV_registers[18][9]~q\ <= NOT \REGFILE|registers[18][9]~q\;
\REGFILE|ALT_INV_Mux22~1_combout\ <= NOT \REGFILE|Mux22~1_combout\;
\REGFILE|ALT_INV_registers[29][9]~q\ <= NOT \REGFILE|registers[29][9]~q\;
\REGFILE|ALT_INV_registers[25][9]~q\ <= NOT \REGFILE|registers[25][9]~q\;
\REGFILE|ALT_INV_registers[21][9]~q\ <= NOT \REGFILE|registers[21][9]~q\;
\REGFILE|ALT_INV_registers[17][9]~q\ <= NOT \REGFILE|registers[17][9]~q\;
\REGFILE|ALT_INV_Mux22~0_combout\ <= NOT \REGFILE|Mux22~0_combout\;
\REGFILE|ALT_INV_registers[28][9]~q\ <= NOT \REGFILE|registers[28][9]~q\;
\REGFILE|ALT_INV_registers[24][9]~q\ <= NOT \REGFILE|registers[24][9]~q\;
\REGFILE|ALT_INV_registers[20][9]~q\ <= NOT \REGFILE|registers[20][9]~q\;
\REGFILE|ALT_INV_registers[16][9]~q\ <= NOT \REGFILE|registers[16][9]~q\;
\REGFILE|ALT_INV_Mux23~10_combout\ <= NOT \REGFILE|Mux23~10_combout\;
\REGFILE|ALT_INV_Mux23~9_combout\ <= NOT \REGFILE|Mux23~9_combout\;
\REGFILE|ALT_INV_Mux23~8_combout\ <= NOT \REGFILE|Mux23~8_combout\;
\REGFILE|ALT_INV_registers[3][8]~q\ <= NOT \REGFILE|registers[3][8]~q\;
\REGFILE|ALT_INV_registers[2][8]~q\ <= NOT \REGFILE|registers[2][8]~q\;
\REGFILE|ALT_INV_registers[1][8]~q\ <= NOT \REGFILE|registers[1][8]~q\;
\REGFILE|ALT_INV_registers[0][8]~q\ <= NOT \REGFILE|registers[0][8]~q\;
\REGFILE|ALT_INV_Mux23~7_combout\ <= NOT \REGFILE|Mux23~7_combout\;
\REGFILE|ALT_INV_registers[7][8]~q\ <= NOT \REGFILE|registers[7][8]~q\;
\REGFILE|ALT_INV_registers[6][8]~q\ <= NOT \REGFILE|registers[6][8]~q\;
\REGFILE|ALT_INV_registers[5][8]~q\ <= NOT \REGFILE|registers[5][8]~q\;
\REGFILE|ALT_INV_registers[4][8]~q\ <= NOT \REGFILE|registers[4][8]~q\;
\REGFILE|ALT_INV_Mux23~6_combout\ <= NOT \REGFILE|Mux23~6_combout\;
\REGFILE|ALT_INV_registers[15][8]~q\ <= NOT \REGFILE|registers[15][8]~q\;
\REGFILE|ALT_INV_registers[14][8]~q\ <= NOT \REGFILE|registers[14][8]~q\;
\REGFILE|ALT_INV_registers[13][8]~q\ <= NOT \REGFILE|registers[13][8]~q\;
\REGFILE|ALT_INV_registers[12][8]~q\ <= NOT \REGFILE|registers[12][8]~q\;
\REGFILE|ALT_INV_Mux23~5_combout\ <= NOT \REGFILE|Mux23~5_combout\;
\REGFILE|ALT_INV_registers[11][8]~q\ <= NOT \REGFILE|registers[11][8]~q\;
\REGFILE|ALT_INV_registers[10][8]~q\ <= NOT \REGFILE|registers[10][8]~q\;
\REGFILE|ALT_INV_registers[9][8]~q\ <= NOT \REGFILE|registers[9][8]~q\;
\REGFILE|ALT_INV_registers[8][8]~q\ <= NOT \REGFILE|registers[8][8]~q\;
\REGFILE|ALT_INV_Mux23~4_combout\ <= NOT \REGFILE|Mux23~4_combout\;
\REGFILE|ALT_INV_Mux23~3_combout\ <= NOT \REGFILE|Mux23~3_combout\;
\REGFILE|ALT_INV_registers[31][8]~q\ <= NOT \REGFILE|registers[31][8]~q\;
\REGFILE|ALT_INV_registers[27][8]~q\ <= NOT \REGFILE|registers[27][8]~q\;
\REGFILE|ALT_INV_registers[23][8]~q\ <= NOT \REGFILE|registers[23][8]~q\;
\REGFILE|ALT_INV_registers[19][8]~q\ <= NOT \REGFILE|registers[19][8]~q\;
\REGFILE|ALT_INV_Mux23~2_combout\ <= NOT \REGFILE|Mux23~2_combout\;
\REGFILE|ALT_INV_registers[30][8]~q\ <= NOT \REGFILE|registers[30][8]~q\;
\REGFILE|ALT_INV_registers[26][8]~q\ <= NOT \REGFILE|registers[26][8]~q\;
\REGFILE|ALT_INV_registers[22][8]~q\ <= NOT \REGFILE|registers[22][8]~q\;
\REGFILE|ALT_INV_registers[18][8]~q\ <= NOT \REGFILE|registers[18][8]~q\;
\REGFILE|ALT_INV_Mux23~1_combout\ <= NOT \REGFILE|Mux23~1_combout\;
\REGFILE|ALT_INV_registers[29][8]~q\ <= NOT \REGFILE|registers[29][8]~q\;
\REGFILE|ALT_INV_registers[25][8]~q\ <= NOT \REGFILE|registers[25][8]~q\;
\REGFILE|ALT_INV_registers[21][8]~q\ <= NOT \REGFILE|registers[21][8]~q\;
\REGFILE|ALT_INV_registers[17][8]~q\ <= NOT \REGFILE|registers[17][8]~q\;
\REGFILE|ALT_INV_Mux23~0_combout\ <= NOT \REGFILE|Mux23~0_combout\;
\REGFILE|ALT_INV_registers[28][8]~q\ <= NOT \REGFILE|registers[28][8]~q\;
\REGFILE|ALT_INV_registers[24][8]~q\ <= NOT \REGFILE|registers[24][8]~q\;
\REGFILE|ALT_INV_registers[20][8]~q\ <= NOT \REGFILE|registers[20][8]~q\;
\REGFILE|ALT_INV_registers[16][8]~q\ <= NOT \REGFILE|registers[16][8]~q\;
\REGFILE|ALT_INV_Mux24~10_combout\ <= NOT \REGFILE|Mux24~10_combout\;
\REGFILE|ALT_INV_Mux24~9_combout\ <= NOT \REGFILE|Mux24~9_combout\;
\REGFILE|ALT_INV_Mux24~8_combout\ <= NOT \REGFILE|Mux24~8_combout\;
\REGFILE|ALT_INV_registers[3][7]~q\ <= NOT \REGFILE|registers[3][7]~q\;
\REGFILE|ALT_INV_registers[2][7]~q\ <= NOT \REGFILE|registers[2][7]~q\;
\REGFILE|ALT_INV_registers[1][7]~q\ <= NOT \REGFILE|registers[1][7]~q\;
\REGFILE|ALT_INV_registers[0][7]~q\ <= NOT \REGFILE|registers[0][7]~q\;
\REGFILE|ALT_INV_Mux24~7_combout\ <= NOT \REGFILE|Mux24~7_combout\;
\REGFILE|ALT_INV_registers[7][7]~q\ <= NOT \REGFILE|registers[7][7]~q\;
\REGFILE|ALT_INV_registers[6][7]~q\ <= NOT \REGFILE|registers[6][7]~q\;
\REGFILE|ALT_INV_registers[5][7]~q\ <= NOT \REGFILE|registers[5][7]~q\;
\REGFILE|ALT_INV_registers[4][7]~q\ <= NOT \REGFILE|registers[4][7]~q\;
\REGFILE|ALT_INV_Mux24~6_combout\ <= NOT \REGFILE|Mux24~6_combout\;
\REGFILE|ALT_INV_registers[15][7]~q\ <= NOT \REGFILE|registers[15][7]~q\;
\REGFILE|ALT_INV_registers[14][7]~q\ <= NOT \REGFILE|registers[14][7]~q\;
\REGFILE|ALT_INV_registers[13][7]~q\ <= NOT \REGFILE|registers[13][7]~q\;
\REGFILE|ALT_INV_registers[12][7]~q\ <= NOT \REGFILE|registers[12][7]~q\;
\REGFILE|ALT_INV_Mux24~5_combout\ <= NOT \REGFILE|Mux24~5_combout\;
\REGFILE|ALT_INV_registers[11][7]~q\ <= NOT \REGFILE|registers[11][7]~q\;
\REGFILE|ALT_INV_registers[10][7]~q\ <= NOT \REGFILE|registers[10][7]~q\;
\REGFILE|ALT_INV_registers[9][7]~q\ <= NOT \REGFILE|registers[9][7]~q\;
\REGFILE|ALT_INV_registers[8][7]~q\ <= NOT \REGFILE|registers[8][7]~q\;
\REGFILE|ALT_INV_Mux24~4_combout\ <= NOT \REGFILE|Mux24~4_combout\;
\REGFILE|ALT_INV_Mux24~3_combout\ <= NOT \REGFILE|Mux24~3_combout\;
\REGFILE|ALT_INV_registers[31][7]~q\ <= NOT \REGFILE|registers[31][7]~q\;
\REGFILE|ALT_INV_registers[27][7]~q\ <= NOT \REGFILE|registers[27][7]~q\;
\REGFILE|ALT_INV_registers[23][7]~q\ <= NOT \REGFILE|registers[23][7]~q\;
\REGFILE|ALT_INV_registers[19][7]~q\ <= NOT \REGFILE|registers[19][7]~q\;
\REGFILE|ALT_INV_Mux24~2_combout\ <= NOT \REGFILE|Mux24~2_combout\;
\REGFILE|ALT_INV_registers[30][7]~q\ <= NOT \REGFILE|registers[30][7]~q\;
\REGFILE|ALT_INV_registers[26][7]~q\ <= NOT \REGFILE|registers[26][7]~q\;
\REGFILE|ALT_INV_registers[22][7]~q\ <= NOT \REGFILE|registers[22][7]~q\;
\REGFILE|ALT_INV_registers[18][7]~q\ <= NOT \REGFILE|registers[18][7]~q\;
\REGFILE|ALT_INV_Mux24~1_combout\ <= NOT \REGFILE|Mux24~1_combout\;
\REGFILE|ALT_INV_registers[29][7]~q\ <= NOT \REGFILE|registers[29][7]~q\;
\REGFILE|ALT_INV_registers[25][7]~q\ <= NOT \REGFILE|registers[25][7]~q\;
\REGFILE|ALT_INV_registers[21][7]~q\ <= NOT \REGFILE|registers[21][7]~q\;
\REGFILE|ALT_INV_registers[17][7]~q\ <= NOT \REGFILE|registers[17][7]~q\;
\REGFILE|ALT_INV_Mux24~0_combout\ <= NOT \REGFILE|Mux24~0_combout\;
\REGFILE|ALT_INV_registers[28][7]~q\ <= NOT \REGFILE|registers[28][7]~q\;
\REGFILE|ALT_INV_registers[24][7]~q\ <= NOT \REGFILE|registers[24][7]~q\;
\REGFILE|ALT_INV_registers[20][7]~q\ <= NOT \REGFILE|registers[20][7]~q\;
\REGFILE|ALT_INV_registers[16][7]~q\ <= NOT \REGFILE|registers[16][7]~q\;
\REGFILE|ALT_INV_Mux25~8_combout\ <= NOT \REGFILE|Mux25~8_combout\;
\REGFILE|ALT_INV_Mux25~7_combout\ <= NOT \REGFILE|Mux25~7_combout\;
\REGFILE|ALT_INV_registers[3][6]~q\ <= NOT \REGFILE|registers[3][6]~q\;
\REGFILE|ALT_INV_registers[2][6]~q\ <= NOT \REGFILE|registers[2][6]~q\;
\REGFILE|ALT_INV_registers[1][6]~q\ <= NOT \REGFILE|registers[1][6]~q\;
\REGFILE|ALT_INV_registers[0][6]~q\ <= NOT \REGFILE|registers[0][6]~q\;
\REGFILE|ALT_INV_Mux25~6_combout\ <= NOT \REGFILE|Mux25~6_combout\;
\REGFILE|ALT_INV_registers[7][6]~q\ <= NOT \REGFILE|registers[7][6]~q\;
\REGFILE|ALT_INV_registers[6][6]~q\ <= NOT \REGFILE|registers[6][6]~q\;
\REGFILE|ALT_INV_registers[5][6]~q\ <= NOT \REGFILE|registers[5][6]~q\;
\REGFILE|ALT_INV_registers[4][6]~q\ <= NOT \REGFILE|registers[4][6]~q\;
\REGFILE|ALT_INV_Mux25~5_combout\ <= NOT \REGFILE|Mux25~5_combout\;
\REGFILE|ALT_INV_registers[15][6]~q\ <= NOT \REGFILE|registers[15][6]~q\;
\REGFILE|ALT_INV_registers[14][6]~q\ <= NOT \REGFILE|registers[14][6]~q\;
\REGFILE|ALT_INV_registers[13][6]~q\ <= NOT \REGFILE|registers[13][6]~q\;
\REGFILE|ALT_INV_registers[12][6]~q\ <= NOT \REGFILE|registers[12][6]~q\;
\REGFILE|ALT_INV_Mux25~4_combout\ <= NOT \REGFILE|Mux25~4_combout\;
\REGFILE|ALT_INV_registers[11][6]~q\ <= NOT \REGFILE|registers[11][6]~q\;
\REGFILE|ALT_INV_registers[10][6]~q\ <= NOT \REGFILE|registers[10][6]~q\;
\REGFILE|ALT_INV_registers[9][6]~q\ <= NOT \REGFILE|registers[9][6]~q\;
\REGFILE|ALT_INV_registers[8][6]~q\ <= NOT \REGFILE|registers[8][6]~q\;
\REGFILE|ALT_INV_Mux25~3_combout\ <= NOT \REGFILE|Mux25~3_combout\;
\REGFILE|ALT_INV_registers[31][6]~q\ <= NOT \REGFILE|registers[31][6]~q\;
\REGFILE|ALT_INV_registers[27][6]~q\ <= NOT \REGFILE|registers[27][6]~q\;
\REGFILE|ALT_INV_registers[23][6]~q\ <= NOT \REGFILE|registers[23][6]~q\;
\REGFILE|ALT_INV_registers[19][6]~q\ <= NOT \REGFILE|registers[19][6]~q\;
\REGFILE|ALT_INV_Mux25~2_combout\ <= NOT \REGFILE|Mux25~2_combout\;
\REGFILE|ALT_INV_registers[30][6]~q\ <= NOT \REGFILE|registers[30][6]~q\;
\REGFILE|ALT_INV_registers[26][6]~q\ <= NOT \REGFILE|registers[26][6]~q\;
\REGFILE|ALT_INV_registers[22][6]~q\ <= NOT \REGFILE|registers[22][6]~q\;
\REGFILE|ALT_INV_registers[18][6]~q\ <= NOT \REGFILE|registers[18][6]~q\;
\REGFILE|ALT_INV_Mux25~1_combout\ <= NOT \REGFILE|Mux25~1_combout\;
\REGFILE|ALT_INV_registers[29][6]~q\ <= NOT \REGFILE|registers[29][6]~q\;
\REGFILE|ALT_INV_registers[25][6]~q\ <= NOT \REGFILE|registers[25][6]~q\;
\REGFILE|ALT_INV_registers[21][6]~q\ <= NOT \REGFILE|registers[21][6]~q\;
\REGFILE|ALT_INV_registers[17][6]~q\ <= NOT \REGFILE|registers[17][6]~q\;
\REGFILE|ALT_INV_Mux25~0_combout\ <= NOT \REGFILE|Mux25~0_combout\;
\REGFILE|ALT_INV_registers[28][6]~q\ <= NOT \REGFILE|registers[28][6]~q\;
\REGFILE|ALT_INV_registers[24][6]~q\ <= NOT \REGFILE|registers[24][6]~q\;
\REGFILE|ALT_INV_registers[20][6]~q\ <= NOT \REGFILE|registers[20][6]~q\;
\REGFILE|ALT_INV_registers[16][6]~q\ <= NOT \REGFILE|registers[16][6]~q\;
\REGFILE|ALT_INV_Mux26~8_combout\ <= NOT \REGFILE|Mux26~8_combout\;
\REGFILE|ALT_INV_Mux26~7_combout\ <= NOT \REGFILE|Mux26~7_combout\;
\REGFILE|ALT_INV_registers[3][5]~q\ <= NOT \REGFILE|registers[3][5]~q\;
\REGFILE|ALT_INV_registers[2][5]~q\ <= NOT \REGFILE|registers[2][5]~q\;
\REGFILE|ALT_INV_registers[1][5]~q\ <= NOT \REGFILE|registers[1][5]~q\;
\REGFILE|ALT_INV_registers[0][5]~q\ <= NOT \REGFILE|registers[0][5]~q\;
\REGFILE|ALT_INV_Mux26~6_combout\ <= NOT \REGFILE|Mux26~6_combout\;
\REGFILE|ALT_INV_registers[7][5]~q\ <= NOT \REGFILE|registers[7][5]~q\;
\REGFILE|ALT_INV_registers[6][5]~q\ <= NOT \REGFILE|registers[6][5]~q\;
\REGFILE|ALT_INV_registers[5][5]~q\ <= NOT \REGFILE|registers[5][5]~q\;
\REGFILE|ALT_INV_registers[4][5]~q\ <= NOT \REGFILE|registers[4][5]~q\;
\REGFILE|ALT_INV_Mux26~5_combout\ <= NOT \REGFILE|Mux26~5_combout\;
\REGFILE|ALT_INV_registers[15][5]~q\ <= NOT \REGFILE|registers[15][5]~q\;
\REGFILE|ALT_INV_registers[14][5]~q\ <= NOT \REGFILE|registers[14][5]~q\;
\REGFILE|ALT_INV_registers[13][5]~q\ <= NOT \REGFILE|registers[13][5]~q\;
\REGFILE|ALT_INV_registers[12][5]~q\ <= NOT \REGFILE|registers[12][5]~q\;
\REGFILE|ALT_INV_Mux26~4_combout\ <= NOT \REGFILE|Mux26~4_combout\;
\REGFILE|ALT_INV_registers[11][5]~q\ <= NOT \REGFILE|registers[11][5]~q\;
\REGFILE|ALT_INV_registers[10][5]~q\ <= NOT \REGFILE|registers[10][5]~q\;
\REGFILE|ALT_INV_registers[9][5]~q\ <= NOT \REGFILE|registers[9][5]~q\;
\REGFILE|ALT_INV_registers[8][5]~q\ <= NOT \REGFILE|registers[8][5]~q\;
\REGFILE|ALT_INV_Mux26~3_combout\ <= NOT \REGFILE|Mux26~3_combout\;
\REGFILE|ALT_INV_registers[31][5]~q\ <= NOT \REGFILE|registers[31][5]~q\;
\REGFILE|ALT_INV_registers[27][5]~q\ <= NOT \REGFILE|registers[27][5]~q\;
\REGFILE|ALT_INV_registers[23][5]~q\ <= NOT \REGFILE|registers[23][5]~q\;
\REGFILE|ALT_INV_registers[19][5]~q\ <= NOT \REGFILE|registers[19][5]~q\;
\REGFILE|ALT_INV_Mux26~2_combout\ <= NOT \REGFILE|Mux26~2_combout\;
\REGFILE|ALT_INV_registers[30][5]~q\ <= NOT \REGFILE|registers[30][5]~q\;
\REGFILE|ALT_INV_registers[26][5]~q\ <= NOT \REGFILE|registers[26][5]~q\;
\REGFILE|ALT_INV_registers[22][5]~q\ <= NOT \REGFILE|registers[22][5]~q\;
\REGFILE|ALT_INV_registers[18][5]~q\ <= NOT \REGFILE|registers[18][5]~q\;
\REGFILE|ALT_INV_Mux26~1_combout\ <= NOT \REGFILE|Mux26~1_combout\;
\REGFILE|ALT_INV_registers[29][5]~q\ <= NOT \REGFILE|registers[29][5]~q\;
\REGFILE|ALT_INV_registers[25][5]~q\ <= NOT \REGFILE|registers[25][5]~q\;
\REGFILE|ALT_INV_registers[21][5]~q\ <= NOT \REGFILE|registers[21][5]~q\;
\REGFILE|ALT_INV_registers[17][5]~q\ <= NOT \REGFILE|registers[17][5]~q\;
\REGFILE|ALT_INV_Mux26~0_combout\ <= NOT \REGFILE|Mux26~0_combout\;
\REGFILE|ALT_INV_registers[28][5]~q\ <= NOT \REGFILE|registers[28][5]~q\;
\REGFILE|ALT_INV_registers[24][5]~q\ <= NOT \REGFILE|registers[24][5]~q\;
\REGFILE|ALT_INV_registers[20][5]~q\ <= NOT \REGFILE|registers[20][5]~q\;
\REGFILE|ALT_INV_registers[16][5]~q\ <= NOT \REGFILE|registers[16][5]~q\;
\REGFILE|ALT_INV_Mux27~8_combout\ <= NOT \REGFILE|Mux27~8_combout\;
\REGFILE|ALT_INV_Mux27~7_combout\ <= NOT \REGFILE|Mux27~7_combout\;
\REGFILE|ALT_INV_registers[3][4]~q\ <= NOT \REGFILE|registers[3][4]~q\;
\REGFILE|ALT_INV_registers[2][4]~q\ <= NOT \REGFILE|registers[2][4]~q\;
\REGFILE|ALT_INV_registers[1][4]~q\ <= NOT \REGFILE|registers[1][4]~q\;
\REGFILE|ALT_INV_registers[0][4]~q\ <= NOT \REGFILE|registers[0][4]~q\;
\REGFILE|ALT_INV_Mux27~6_combout\ <= NOT \REGFILE|Mux27~6_combout\;
\REGFILE|ALT_INV_registers[7][4]~q\ <= NOT \REGFILE|registers[7][4]~q\;
\REGFILE|ALT_INV_registers[6][4]~q\ <= NOT \REGFILE|registers[6][4]~q\;
\REGFILE|ALT_INV_registers[5][4]~q\ <= NOT \REGFILE|registers[5][4]~q\;
\REGFILE|ALT_INV_registers[4][4]~q\ <= NOT \REGFILE|registers[4][4]~q\;
\REGFILE|ALT_INV_Mux27~5_combout\ <= NOT \REGFILE|Mux27~5_combout\;
\REGFILE|ALT_INV_registers[15][4]~q\ <= NOT \REGFILE|registers[15][4]~q\;
\REGFILE|ALT_INV_registers[14][4]~q\ <= NOT \REGFILE|registers[14][4]~q\;
\REGFILE|ALT_INV_registers[13][4]~q\ <= NOT \REGFILE|registers[13][4]~q\;
\REGFILE|ALT_INV_registers[12][4]~q\ <= NOT \REGFILE|registers[12][4]~q\;
\REGFILE|ALT_INV_Mux27~4_combout\ <= NOT \REGFILE|Mux27~4_combout\;
\REGFILE|ALT_INV_registers[11][4]~q\ <= NOT \REGFILE|registers[11][4]~q\;
\REGFILE|ALT_INV_registers[10][4]~q\ <= NOT \REGFILE|registers[10][4]~q\;
\REGFILE|ALT_INV_registers[9][4]~q\ <= NOT \REGFILE|registers[9][4]~q\;
\REGFILE|ALT_INV_registers[8][4]~q\ <= NOT \REGFILE|registers[8][4]~q\;
\REGFILE|ALT_INV_Mux27~3_combout\ <= NOT \REGFILE|Mux27~3_combout\;
\REGFILE|ALT_INV_registers[31][4]~q\ <= NOT \REGFILE|registers[31][4]~q\;
\REGFILE|ALT_INV_registers[27][4]~q\ <= NOT \REGFILE|registers[27][4]~q\;
\REGFILE|ALT_INV_registers[23][4]~q\ <= NOT \REGFILE|registers[23][4]~q\;
\REGFILE|ALT_INV_registers[19][4]~q\ <= NOT \REGFILE|registers[19][4]~q\;
\REGFILE|ALT_INV_Mux27~2_combout\ <= NOT \REGFILE|Mux27~2_combout\;
\REGFILE|ALT_INV_registers[30][4]~q\ <= NOT \REGFILE|registers[30][4]~q\;
\REGFILE|ALT_INV_registers[26][4]~q\ <= NOT \REGFILE|registers[26][4]~q\;
\REGFILE|ALT_INV_registers[22][4]~q\ <= NOT \REGFILE|registers[22][4]~q\;
\REGFILE|ALT_INV_registers[18][4]~q\ <= NOT \REGFILE|registers[18][4]~q\;
\REGFILE|ALT_INV_Mux27~1_combout\ <= NOT \REGFILE|Mux27~1_combout\;
\REGFILE|ALT_INV_registers[29][4]~q\ <= NOT \REGFILE|registers[29][4]~q\;
\REGFILE|ALT_INV_registers[25][4]~q\ <= NOT \REGFILE|registers[25][4]~q\;
\REGFILE|ALT_INV_registers[21][4]~q\ <= NOT \REGFILE|registers[21][4]~q\;
\REGFILE|ALT_INV_registers[17][4]~q\ <= NOT \REGFILE|registers[17][4]~q\;
\REGFILE|ALT_INV_Mux27~0_combout\ <= NOT \REGFILE|Mux27~0_combout\;
\REGFILE|ALT_INV_registers[28][4]~q\ <= NOT \REGFILE|registers[28][4]~q\;
\REGFILE|ALT_INV_registers[24][4]~q\ <= NOT \REGFILE|registers[24][4]~q\;
\REGFILE|ALT_INV_registers[20][4]~q\ <= NOT \REGFILE|registers[20][4]~q\;
\REGFILE|ALT_INV_registers[16][4]~q\ <= NOT \REGFILE|registers[16][4]~q\;
\REGFILE|ALT_INV_Mux28~8_combout\ <= NOT \REGFILE|Mux28~8_combout\;
\REGFILE|ALT_INV_Mux28~7_combout\ <= NOT \REGFILE|Mux28~7_combout\;
\REGFILE|ALT_INV_registers[3][3]~q\ <= NOT \REGFILE|registers[3][3]~q\;
\REGFILE|ALT_INV_registers[2][3]~q\ <= NOT \REGFILE|registers[2][3]~q\;
\REGFILE|ALT_INV_registers[1][3]~q\ <= NOT \REGFILE|registers[1][3]~q\;
\REGFILE|ALT_INV_registers[0][3]~q\ <= NOT \REGFILE|registers[0][3]~q\;
\REGFILE|ALT_INV_Mux28~6_combout\ <= NOT \REGFILE|Mux28~6_combout\;
\REGFILE|ALT_INV_registers[7][3]~q\ <= NOT \REGFILE|registers[7][3]~q\;
\REGFILE|ALT_INV_registers[6][3]~q\ <= NOT \REGFILE|registers[6][3]~q\;
\REGFILE|ALT_INV_registers[5][3]~q\ <= NOT \REGFILE|registers[5][3]~q\;
\REGFILE|ALT_INV_registers[4][3]~q\ <= NOT \REGFILE|registers[4][3]~q\;
\REGFILE|ALT_INV_Mux28~5_combout\ <= NOT \REGFILE|Mux28~5_combout\;
\REGFILE|ALT_INV_registers[15][3]~q\ <= NOT \REGFILE|registers[15][3]~q\;
\REGFILE|ALT_INV_registers[14][3]~q\ <= NOT \REGFILE|registers[14][3]~q\;
\REGFILE|ALT_INV_registers[13][3]~q\ <= NOT \REGFILE|registers[13][3]~q\;
\REGFILE|ALT_INV_registers[12][3]~q\ <= NOT \REGFILE|registers[12][3]~q\;
\REGFILE|ALT_INV_Mux28~4_combout\ <= NOT \REGFILE|Mux28~4_combout\;
\REGFILE|ALT_INV_registers[11][3]~q\ <= NOT \REGFILE|registers[11][3]~q\;
\REGFILE|ALT_INV_registers[10][3]~q\ <= NOT \REGFILE|registers[10][3]~q\;
\REGFILE|ALT_INV_registers[9][3]~q\ <= NOT \REGFILE|registers[9][3]~q\;
\REGFILE|ALT_INV_registers[8][3]~q\ <= NOT \REGFILE|registers[8][3]~q\;
\REGFILE|ALT_INV_Mux28~3_combout\ <= NOT \REGFILE|Mux28~3_combout\;
\REGFILE|ALT_INV_registers[31][3]~q\ <= NOT \REGFILE|registers[31][3]~q\;
\REGFILE|ALT_INV_registers[27][3]~q\ <= NOT \REGFILE|registers[27][3]~q\;
\REGFILE|ALT_INV_registers[23][3]~q\ <= NOT \REGFILE|registers[23][3]~q\;
\REGFILE|ALT_INV_registers[19][3]~q\ <= NOT \REGFILE|registers[19][3]~q\;
\REGFILE|ALT_INV_Mux28~2_combout\ <= NOT \REGFILE|Mux28~2_combout\;
\REGFILE|ALT_INV_registers[30][3]~q\ <= NOT \REGFILE|registers[30][3]~q\;
\REGFILE|ALT_INV_registers[26][3]~q\ <= NOT \REGFILE|registers[26][3]~q\;
\REGFILE|ALT_INV_registers[22][3]~q\ <= NOT \REGFILE|registers[22][3]~q\;
\REGFILE|ALT_INV_registers[18][3]~q\ <= NOT \REGFILE|registers[18][3]~q\;
\REGFILE|ALT_INV_Mux28~1_combout\ <= NOT \REGFILE|Mux28~1_combout\;
\REGFILE|ALT_INV_registers[29][3]~q\ <= NOT \REGFILE|registers[29][3]~q\;
\REGFILE|ALT_INV_registers[25][3]~q\ <= NOT \REGFILE|registers[25][3]~q\;
\REGFILE|ALT_INV_registers[21][3]~q\ <= NOT \REGFILE|registers[21][3]~q\;
\REGFILE|ALT_INV_registers[17][3]~q\ <= NOT \REGFILE|registers[17][3]~q\;
\REGFILE|ALT_INV_Mux28~0_combout\ <= NOT \REGFILE|Mux28~0_combout\;
\REGFILE|ALT_INV_registers[28][3]~q\ <= NOT \REGFILE|registers[28][3]~q\;
\REGFILE|ALT_INV_registers[24][3]~q\ <= NOT \REGFILE|registers[24][3]~q\;
\REGFILE|ALT_INV_registers[20][3]~q\ <= NOT \REGFILE|registers[20][3]~q\;
\REGFILE|ALT_INV_registers[16][3]~q\ <= NOT \REGFILE|registers[16][3]~q\;
\REGFILE|ALT_INV_Mux29~8_combout\ <= NOT \REGFILE|Mux29~8_combout\;
\REGFILE|ALT_INV_Mux29~7_combout\ <= NOT \REGFILE|Mux29~7_combout\;
\REGFILE|ALT_INV_registers[3][2]~q\ <= NOT \REGFILE|registers[3][2]~q\;
\REGFILE|ALT_INV_registers[2][2]~q\ <= NOT \REGFILE|registers[2][2]~q\;
\REGFILE|ALT_INV_registers[1][2]~q\ <= NOT \REGFILE|registers[1][2]~q\;
\REGFILE|ALT_INV_registers[0][2]~q\ <= NOT \REGFILE|registers[0][2]~q\;
\REGFILE|ALT_INV_Mux29~6_combout\ <= NOT \REGFILE|Mux29~6_combout\;
\REGFILE|ALT_INV_registers[7][2]~q\ <= NOT \REGFILE|registers[7][2]~q\;
\REGFILE|ALT_INV_registers[6][2]~q\ <= NOT \REGFILE|registers[6][2]~q\;
\REGFILE|ALT_INV_registers[5][2]~q\ <= NOT \REGFILE|registers[5][2]~q\;
\REGFILE|ALT_INV_registers[4][2]~q\ <= NOT \REGFILE|registers[4][2]~q\;
\REGFILE|ALT_INV_Mux29~5_combout\ <= NOT \REGFILE|Mux29~5_combout\;
\REGFILE|ALT_INV_registers[15][2]~q\ <= NOT \REGFILE|registers[15][2]~q\;
\REGFILE|ALT_INV_registers[14][2]~q\ <= NOT \REGFILE|registers[14][2]~q\;
\REGFILE|ALT_INV_registers[13][2]~q\ <= NOT \REGFILE|registers[13][2]~q\;
\REGFILE|ALT_INV_registers[12][2]~q\ <= NOT \REGFILE|registers[12][2]~q\;
\REGFILE|ALT_INV_Mux29~4_combout\ <= NOT \REGFILE|Mux29~4_combout\;
\REGFILE|ALT_INV_registers[11][2]~q\ <= NOT \REGFILE|registers[11][2]~q\;
\REGFILE|ALT_INV_registers[10][2]~q\ <= NOT \REGFILE|registers[10][2]~q\;
\REGFILE|ALT_INV_registers[9][2]~q\ <= NOT \REGFILE|registers[9][2]~q\;
\REGFILE|ALT_INV_registers[8][2]~q\ <= NOT \REGFILE|registers[8][2]~q\;
\REGFILE|ALT_INV_Mux29~3_combout\ <= NOT \REGFILE|Mux29~3_combout\;
\REGFILE|ALT_INV_registers[31][2]~q\ <= NOT \REGFILE|registers[31][2]~q\;
\REGFILE|ALT_INV_registers[27][2]~q\ <= NOT \REGFILE|registers[27][2]~q\;
\REGFILE|ALT_INV_registers[23][2]~q\ <= NOT \REGFILE|registers[23][2]~q\;
\REGFILE|ALT_INV_registers[19][2]~q\ <= NOT \REGFILE|registers[19][2]~q\;
\REGFILE|ALT_INV_Mux29~2_combout\ <= NOT \REGFILE|Mux29~2_combout\;
\REGFILE|ALT_INV_registers[30][2]~q\ <= NOT \REGFILE|registers[30][2]~q\;
\REGFILE|ALT_INV_registers[26][2]~q\ <= NOT \REGFILE|registers[26][2]~q\;
\REGFILE|ALT_INV_registers[22][2]~q\ <= NOT \REGFILE|registers[22][2]~q\;
\REGFILE|ALT_INV_registers[18][2]~q\ <= NOT \REGFILE|registers[18][2]~q\;
\REGFILE|ALT_INV_Mux29~1_combout\ <= NOT \REGFILE|Mux29~1_combout\;
\REGFILE|ALT_INV_registers[29][2]~q\ <= NOT \REGFILE|registers[29][2]~q\;
\REGFILE|ALT_INV_registers[25][2]~q\ <= NOT \REGFILE|registers[25][2]~q\;
\REGFILE|ALT_INV_registers[21][2]~q\ <= NOT \REGFILE|registers[21][2]~q\;
\REGFILE|ALT_INV_registers[17][2]~q\ <= NOT \REGFILE|registers[17][2]~q\;
\REGFILE|ALT_INV_Mux29~0_combout\ <= NOT \REGFILE|Mux29~0_combout\;
\REGFILE|ALT_INV_registers[28][2]~q\ <= NOT \REGFILE|registers[28][2]~q\;
\REGFILE|ALT_INV_registers[24][2]~q\ <= NOT \REGFILE|registers[24][2]~q\;
\REGFILE|ALT_INV_registers[20][2]~q\ <= NOT \REGFILE|registers[20][2]~q\;
\REGFILE|ALT_INV_registers[16][2]~q\ <= NOT \REGFILE|registers[16][2]~q\;
\REGFILE|ALT_INV_Mux30~8_combout\ <= NOT \REGFILE|Mux30~8_combout\;
\REGFILE|ALT_INV_Mux30~7_combout\ <= NOT \REGFILE|Mux30~7_combout\;
\REGFILE|ALT_INV_registers[3][1]~q\ <= NOT \REGFILE|registers[3][1]~q\;
\REGFILE|ALT_INV_registers[2][1]~q\ <= NOT \REGFILE|registers[2][1]~q\;
\REGFILE|ALT_INV_registers[1][1]~q\ <= NOT \REGFILE|registers[1][1]~q\;
\REGFILE|ALT_INV_registers[0][1]~q\ <= NOT \REGFILE|registers[0][1]~q\;
\REGFILE|ALT_INV_Mux30~6_combout\ <= NOT \REGFILE|Mux30~6_combout\;
\REGFILE|ALT_INV_registers[7][1]~q\ <= NOT \REGFILE|registers[7][1]~q\;
\REGFILE|ALT_INV_registers[6][1]~q\ <= NOT \REGFILE|registers[6][1]~q\;
\REGFILE|ALT_INV_registers[5][1]~q\ <= NOT \REGFILE|registers[5][1]~q\;
\REGFILE|ALT_INV_registers[4][1]~q\ <= NOT \REGFILE|registers[4][1]~q\;
\REGFILE|ALT_INV_Mux30~5_combout\ <= NOT \REGFILE|Mux30~5_combout\;
\REGFILE|ALT_INV_registers[15][1]~q\ <= NOT \REGFILE|registers[15][1]~q\;
\REGFILE|ALT_INV_registers[14][1]~q\ <= NOT \REGFILE|registers[14][1]~q\;
\REGFILE|ALT_INV_registers[13][1]~q\ <= NOT \REGFILE|registers[13][1]~q\;
\REGFILE|ALT_INV_registers[12][1]~q\ <= NOT \REGFILE|registers[12][1]~q\;
\REGFILE|ALT_INV_Mux30~4_combout\ <= NOT \REGFILE|Mux30~4_combout\;
\REGFILE|ALT_INV_registers[11][1]~q\ <= NOT \REGFILE|registers[11][1]~q\;
\REGFILE|ALT_INV_registers[10][1]~q\ <= NOT \REGFILE|registers[10][1]~q\;
\REGFILE|ALT_INV_registers[9][1]~q\ <= NOT \REGFILE|registers[9][1]~q\;
\REGFILE|ALT_INV_registers[8][1]~q\ <= NOT \REGFILE|registers[8][1]~q\;
\REGFILE|ALT_INV_Mux30~3_combout\ <= NOT \REGFILE|Mux30~3_combout\;
\REGFILE|ALT_INV_registers[31][1]~q\ <= NOT \REGFILE|registers[31][1]~q\;
\REGFILE|ALT_INV_registers[27][1]~q\ <= NOT \REGFILE|registers[27][1]~q\;
\REGFILE|ALT_INV_registers[23][1]~q\ <= NOT \REGFILE|registers[23][1]~q\;
\REGFILE|ALT_INV_registers[19][1]~q\ <= NOT \REGFILE|registers[19][1]~q\;
\REGFILE|ALT_INV_Mux30~2_combout\ <= NOT \REGFILE|Mux30~2_combout\;
\REGFILE|ALT_INV_registers[30][1]~q\ <= NOT \REGFILE|registers[30][1]~q\;
\REGFILE|ALT_INV_registers[26][1]~q\ <= NOT \REGFILE|registers[26][1]~q\;
\REGFILE|ALT_INV_registers[22][1]~q\ <= NOT \REGFILE|registers[22][1]~q\;
\REGFILE|ALT_INV_registers[18][1]~q\ <= NOT \REGFILE|registers[18][1]~q\;
\REGFILE|ALT_INV_Mux30~1_combout\ <= NOT \REGFILE|Mux30~1_combout\;
\REGFILE|ALT_INV_registers[29][1]~q\ <= NOT \REGFILE|registers[29][1]~q\;
\REGFILE|ALT_INV_registers[25][1]~q\ <= NOT \REGFILE|registers[25][1]~q\;
\REGFILE|ALT_INV_registers[21][1]~q\ <= NOT \REGFILE|registers[21][1]~q\;
\REGFILE|ALT_INV_registers[17][1]~q\ <= NOT \REGFILE|registers[17][1]~q\;
\REGFILE|ALT_INV_Mux30~0_combout\ <= NOT \REGFILE|Mux30~0_combout\;
\REGFILE|ALT_INV_registers[28][1]~q\ <= NOT \REGFILE|registers[28][1]~q\;
\REGFILE|ALT_INV_registers[24][1]~q\ <= NOT \REGFILE|registers[24][1]~q\;
\REGFILE|ALT_INV_registers[20][1]~q\ <= NOT \REGFILE|registers[20][1]~q\;
\REGFILE|ALT_INV_registers[16][1]~q\ <= NOT \REGFILE|registers[16][1]~q\;
\REGFILE|ALT_INV_Mux31~8_combout\ <= NOT \REGFILE|Mux31~8_combout\;
\REGFILE|ALT_INV_Mux31~7_combout\ <= NOT \REGFILE|Mux31~7_combout\;
\REGFILE|ALT_INV_registers[3][0]~q\ <= NOT \REGFILE|registers[3][0]~q\;
\REGFILE|ALT_INV_registers[2][0]~q\ <= NOT \REGFILE|registers[2][0]~q\;
\REGFILE|ALT_INV_registers[1][0]~q\ <= NOT \REGFILE|registers[1][0]~q\;
\REGFILE|ALT_INV_registers[0][0]~q\ <= NOT \REGFILE|registers[0][0]~q\;
\REGFILE|ALT_INV_Mux31~6_combout\ <= NOT \REGFILE|Mux31~6_combout\;
\REGFILE|ALT_INV_registers[7][0]~q\ <= NOT \REGFILE|registers[7][0]~q\;
\REGFILE|ALT_INV_registers[6][0]~q\ <= NOT \REGFILE|registers[6][0]~q\;
\REGFILE|ALT_INV_registers[5][0]~q\ <= NOT \REGFILE|registers[5][0]~q\;
\REGFILE|ALT_INV_registers[4][0]~q\ <= NOT \REGFILE|registers[4][0]~q\;
\REGFILE|ALT_INV_Mux31~5_combout\ <= NOT \REGFILE|Mux31~5_combout\;
\REGFILE|ALT_INV_registers[15][0]~q\ <= NOT \REGFILE|registers[15][0]~q\;
\REGFILE|ALT_INV_registers[14][0]~q\ <= NOT \REGFILE|registers[14][0]~q\;
\REGFILE|ALT_INV_registers[13][0]~q\ <= NOT \REGFILE|registers[13][0]~q\;
\REGFILE|ALT_INV_registers[12][0]~q\ <= NOT \REGFILE|registers[12][0]~q\;
\REGFILE|ALT_INV_Mux2~0_combout\ <= NOT \REGFILE|Mux2~0_combout\;
\REGFILE|ALT_INV_Mux31~4_combout\ <= NOT \REGFILE|Mux31~4_combout\;
\REGFILE|ALT_INV_registers[11][0]~q\ <= NOT \REGFILE|registers[11][0]~q\;
\REGFILE|ALT_INV_registers[10][0]~q\ <= NOT \REGFILE|registers[10][0]~q\;
\REGFILE|ALT_INV_registers[9][0]~q\ <= NOT \REGFILE|registers[9][0]~q\;
\REGFILE|ALT_INV_registers[8][0]~q\ <= NOT \REGFILE|registers[8][0]~q\;
\REGFILE|ALT_INV_Mux31~3_combout\ <= NOT \REGFILE|Mux31~3_combout\;
\REGFILE|ALT_INV_registers[31][0]~q\ <= NOT \REGFILE|registers[31][0]~q\;
\REGFILE|ALT_INV_registers[27][0]~q\ <= NOT \REGFILE|registers[27][0]~q\;
\REGFILE|ALT_INV_registers[23][0]~q\ <= NOT \REGFILE|registers[23][0]~q\;
\REGFILE|ALT_INV_registers[19][0]~q\ <= NOT \REGFILE|registers[19][0]~q\;
\REGFILE|ALT_INV_Mux31~2_combout\ <= NOT \REGFILE|Mux31~2_combout\;
\REGFILE|ALT_INV_registers[30][0]~q\ <= NOT \REGFILE|registers[30][0]~q\;
\REGFILE|ALT_INV_registers[26][0]~q\ <= NOT \REGFILE|registers[26][0]~q\;
\REGFILE|ALT_INV_registers[22][0]~q\ <= NOT \REGFILE|registers[22][0]~q\;
\REGFILE|ALT_INV_registers[18][0]~q\ <= NOT \REGFILE|registers[18][0]~q\;
\REGFILE|ALT_INV_Mux31~1_combout\ <= NOT \REGFILE|Mux31~1_combout\;
\REGFILE|ALT_INV_registers[29][0]~q\ <= NOT \REGFILE|registers[29][0]~q\;
\REGFILE|ALT_INV_registers[25][0]~q\ <= NOT \REGFILE|registers[25][0]~q\;
\REGFILE|ALT_INV_registers[21][0]~q\ <= NOT \REGFILE|registers[21][0]~q\;
\REGFILE|ALT_INV_registers[17][0]~q\ <= NOT \REGFILE|registers[17][0]~q\;
\REGFILE|ALT_INV_Mux31~0_combout\ <= NOT \REGFILE|Mux31~0_combout\;
\REGFILE|ALT_INV_registers[28][0]~q\ <= NOT \REGFILE|registers[28][0]~q\;
\REGFILE|ALT_INV_registers[24][0]~q\ <= NOT \REGFILE|registers[24][0]~q\;
\REGFILE|ALT_INV_registers[20][0]~q\ <= NOT \REGFILE|registers[20][0]~q\;
\REGFILE|ALT_INV_registers[16][0]~q\ <= NOT \REGFILE|registers[16][0]~q\;
\ALT_INV_writeReg[4]~4_combout\ <= NOT \writeReg[4]~4_combout\;
\ALT_INV_writeReg[3]~3_combout\ <= NOT \writeReg[3]~3_combout\;
\ALT_INV_writeReg[2]~2_combout\ <= NOT \writeReg[2]~2_combout\;
\ALT_INV_writeReg[1]~1_combout\ <= NOT \writeReg[1]~1_combout\;
\ALT_INV_writeReg[0]~0_combout\ <= NOT \writeReg[0]~0_combout\;
\CONTROL|ALT_INV_Mux6~0_combout\ <= NOT \CONTROL|Mux6~0_combout\;
\CONTROL|ALT_INV_Mux0~0_combout\ <= NOT \CONTROL|Mux0~0_combout\;
\CONTROL|ALT_INV_Mux9~0_combout\ <= NOT \CONTROL|Mux9~0_combout\;
\PC|ALT_INV_PC\(31) <= NOT \PC|PC\(31);
\PC|ALT_INV_PC\(30) <= NOT \PC|PC\(30);
\PC|ALT_INV_PC\(29) <= NOT \PC|PC\(29);
\PC|ALT_INV_PC\(28) <= NOT \PC|PC\(28);
\PC|ALT_INV_PC\(27) <= NOT \PC|PC\(27);
\PC|ALT_INV_PC\(26) <= NOT \PC|PC\(26);
\PC|ALT_INV_PC\(25) <= NOT \PC|PC\(25);
\PC|ALT_INV_PC\(24) <= NOT \PC|PC\(24);
\PC|ALT_INV_PC\(23) <= NOT \PC|PC\(23);
\PC|ALT_INV_PC\(22) <= NOT \PC|PC\(22);
\PC|ALT_INV_PC\(21) <= NOT \PC|PC\(21);
\PC|ALT_INV_PC\(20) <= NOT \PC|PC\(20);
\PC|ALT_INV_PC\(19) <= NOT \PC|PC\(19);
\PC|ALT_INV_PC\(18) <= NOT \PC|PC\(18);
\PC|ALT_INV_PC\(17) <= NOT \PC|PC\(17);
\PC|ALT_INV_PC\(16) <= NOT \PC|PC\(16);
\PC|ALT_INV_PC\(15) <= NOT \PC|PC\(15);
\PC|ALT_INV_PC\(14) <= NOT \PC|PC\(14);
\PC|ALT_INV_PC\(13) <= NOT \PC|PC\(13);
\PC|ALT_INV_PC\(12) <= NOT \PC|PC\(12);
\PC|ALT_INV_PC\(11) <= NOT \PC|PC\(11);
\PC|ALT_INV_PC\(10) <= NOT \PC|PC\(10);
\PC|ALT_INV_PC\(9) <= NOT \PC|PC\(9);
\PC|ALT_INV_PC\(8) <= NOT \PC|PC\(8);
\PC|ALT_INV_PC\(7) <= NOT \PC|PC\(7);
\PC|ALT_INV_PC\(6) <= NOT \PC|PC\(6);
\PC|ALT_INV_PC\(5) <= NOT \PC|PC\(5);
\PC|ALT_INV_PC\(4) <= NOT \PC|PC\(4);
\PC|ALT_INV_PC\(3) <= NOT \PC|PC\(3);
\PC|ALT_INV_PC\(2) <= NOT \PC|PC\(2);
\PC|ALT_INV_PC\(1) <= NOT \PC|PC\(1);
\PC|ALT_INV_PC\(0) <= NOT \PC|PC\(0);
\ALU|ALT_INV_ShiftLeft0~50_combout\ <= NOT \ALU|ShiftLeft0~50_combout\;
\ALU|ALT_INV_ShiftLeft0~46_combout\ <= NOT \ALU|ShiftLeft0~46_combout\;
\ALU|ALT_INV_ShiftLeft0~42_combout\ <= NOT \ALU|ShiftLeft0~42_combout\;
\ALT_INV_Add1~117_sumout\ <= NOT \Add1~117_sumout\;
\ALT_INV_Add1~113_sumout\ <= NOT \Add1~113_sumout\;
\ALT_INV_Add1~109_sumout\ <= NOT \Add1~109_sumout\;
\ALT_INV_Add1~105_sumout\ <= NOT \Add1~105_sumout\;
\ALT_INV_Add1~101_sumout\ <= NOT \Add1~101_sumout\;
\ALT_INV_Add1~97_sumout\ <= NOT \Add1~97_sumout\;
\ALT_INV_Add1~93_sumout\ <= NOT \Add1~93_sumout\;
\ALT_INV_Add1~89_sumout\ <= NOT \Add1~89_sumout\;
\ALT_INV_Add1~85_sumout\ <= NOT \Add1~85_sumout\;
\ALT_INV_Add1~81_sumout\ <= NOT \Add1~81_sumout\;
\ALT_INV_Add1~77_sumout\ <= NOT \Add1~77_sumout\;
\ALT_INV_Add1~73_sumout\ <= NOT \Add1~73_sumout\;
\ALT_INV_Add1~69_sumout\ <= NOT \Add1~69_sumout\;
\ALT_INV_Add1~65_sumout\ <= NOT \Add1~65_sumout\;
\ALT_INV_Add1~61_sumout\ <= NOT \Add1~61_sumout\;
\ALT_INV_Add1~57_sumout\ <= NOT \Add1~57_sumout\;
\ALT_INV_Add1~53_sumout\ <= NOT \Add1~53_sumout\;
\ALT_INV_Add1~49_sumout\ <= NOT \Add1~49_sumout\;
\ALT_INV_Add1~45_sumout\ <= NOT \Add1~45_sumout\;
\ALT_INV_Add1~41_sumout\ <= NOT \Add1~41_sumout\;
\ALT_INV_Add1~37_sumout\ <= NOT \Add1~37_sumout\;
\ALT_INV_Add1~33_sumout\ <= NOT \Add1~33_sumout\;
\ALT_INV_Add1~29_sumout\ <= NOT \Add1~29_sumout\;
\ALT_INV_Add1~25_sumout\ <= NOT \Add1~25_sumout\;
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\ALU|ALT_INV_Add0~125_sumout\ <= NOT \ALU|Add0~125_sumout\;
\ALU|ALT_INV_Add1~125_sumout\ <= NOT \ALU|Add1~125_sumout\;
\ALT_INV_Add0~117_sumout\ <= NOT \Add0~117_sumout\;
\ALU|ALT_INV_Add0~121_sumout\ <= NOT \ALU|Add0~121_sumout\;
\ALU|ALT_INV_Add1~121_sumout\ <= NOT \ALU|Add1~121_sumout\;
\ALT_INV_Add0~113_sumout\ <= NOT \Add0~113_sumout\;
\ALU|ALT_INV_Add0~117_sumout\ <= NOT \ALU|Add0~117_sumout\;
\ALU|ALT_INV_Add1~117_sumout\ <= NOT \ALU|Add1~117_sumout\;
\ALT_INV_Add0~109_sumout\ <= NOT \Add0~109_sumout\;
\ALU|ALT_INV_Add0~113_sumout\ <= NOT \ALU|Add0~113_sumout\;
\ALU|ALT_INV_Add1~113_sumout\ <= NOT \ALU|Add1~113_sumout\;
\ALT_INV_Add0~105_sumout\ <= NOT \Add0~105_sumout\;
\ALU|ALT_INV_Add0~109_sumout\ <= NOT \ALU|Add0~109_sumout\;
\ALU|ALT_INV_Add1~109_sumout\ <= NOT \ALU|Add1~109_sumout\;
\ALT_INV_Add0~101_sumout\ <= NOT \Add0~101_sumout\;
\ALU|ALT_INV_Add0~105_sumout\ <= NOT \ALU|Add0~105_sumout\;
\ALU|ALT_INV_Add1~105_sumout\ <= NOT \ALU|Add1~105_sumout\;
\ALT_INV_Add0~97_sumout\ <= NOT \Add0~97_sumout\;
\ALU|ALT_INV_Add0~101_sumout\ <= NOT \ALU|Add0~101_sumout\;
\ALU|ALT_INV_Add1~101_sumout\ <= NOT \ALU|Add1~101_sumout\;
\ALT_INV_Add0~93_sumout\ <= NOT \Add0~93_sumout\;
\ALU|ALT_INV_Add0~97_sumout\ <= NOT \ALU|Add0~97_sumout\;
\ALU|ALT_INV_Add1~97_sumout\ <= NOT \ALU|Add1~97_sumout\;
\ALT_INV_Add0~89_sumout\ <= NOT \Add0~89_sumout\;
\ALU|ALT_INV_Add0~93_sumout\ <= NOT \ALU|Add0~93_sumout\;
\ALU|ALT_INV_Add1~93_sumout\ <= NOT \ALU|Add1~93_sumout\;
\ALT_INV_Add0~85_sumout\ <= NOT \Add0~85_sumout\;
\ALU|ALT_INV_Add0~89_sumout\ <= NOT \ALU|Add0~89_sumout\;
\ALU|ALT_INV_Add1~89_sumout\ <= NOT \ALU|Add1~89_sumout\;
\ALT_INV_Add0~81_sumout\ <= NOT \Add0~81_sumout\;
\ALU|ALT_INV_Add0~85_sumout\ <= NOT \ALU|Add0~85_sumout\;
\ALU|ALT_INV_Add1~85_sumout\ <= NOT \ALU|Add1~85_sumout\;
\ALT_INV_Add0~77_sumout\ <= NOT \Add0~77_sumout\;
\ALU|ALT_INV_Add0~81_sumout\ <= NOT \ALU|Add0~81_sumout\;
\ALU|ALT_INV_Add1~81_sumout\ <= NOT \ALU|Add1~81_sumout\;
\ALT_INV_Add0~73_sumout\ <= NOT \Add0~73_sumout\;
\ALU|ALT_INV_Add0~77_sumout\ <= NOT \ALU|Add0~77_sumout\;
\ALU|ALT_INV_Add1~77_sumout\ <= NOT \ALU|Add1~77_sumout\;
\ALT_INV_Add0~69_sumout\ <= NOT \Add0~69_sumout\;
\ALU|ALT_INV_Add0~73_sumout\ <= NOT \ALU|Add0~73_sumout\;
\ALU|ALT_INV_Add1~73_sumout\ <= NOT \ALU|Add1~73_sumout\;
\ALT_INV_Add0~65_sumout\ <= NOT \Add0~65_sumout\;
\ALU|ALT_INV_Add0~69_sumout\ <= NOT \ALU|Add0~69_sumout\;
\ALU|ALT_INV_Add1~69_sumout\ <= NOT \ALU|Add1~69_sumout\;
\ALT_INV_Add0~61_sumout\ <= NOT \Add0~61_sumout\;
\ALU|ALT_INV_Add0~65_sumout\ <= NOT \ALU|Add0~65_sumout\;
\ALU|ALT_INV_Add1~65_sumout\ <= NOT \ALU|Add1~65_sumout\;
\ALT_INV_Add0~57_sumout\ <= NOT \Add0~57_sumout\;
\ALU|ALT_INV_Add0~61_sumout\ <= NOT \ALU|Add0~61_sumout\;
\ALU|ALT_INV_Add1~61_sumout\ <= NOT \ALU|Add1~61_sumout\;
\ALT_INV_Add0~53_sumout\ <= NOT \Add0~53_sumout\;
\ALU|ALT_INV_Add0~57_sumout\ <= NOT \ALU|Add0~57_sumout\;
\ALU|ALT_INV_Add1~57_sumout\ <= NOT \ALU|Add1~57_sumout\;
\ALT_INV_Add0~49_sumout\ <= NOT \Add0~49_sumout\;
\ALU|ALT_INV_Add0~53_sumout\ <= NOT \ALU|Add0~53_sumout\;
\ALU|ALT_INV_Add1~53_sumout\ <= NOT \ALU|Add1~53_sumout\;
\ALT_INV_Add0~45_sumout\ <= NOT \Add0~45_sumout\;
\ALU|ALT_INV_Add0~49_sumout\ <= NOT \ALU|Add0~49_sumout\;
\ALU|ALT_INV_Add1~49_sumout\ <= NOT \ALU|Add1~49_sumout\;
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(13);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(14);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(15);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(16);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(17);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(18);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(19);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(20);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(21);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(22);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(23);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(24);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(25);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(26);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(27);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(28);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(29);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(30);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(31);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(12);
\ALT_INV_Add0~41_sumout\ <= NOT \Add0~41_sumout\;
\ALU|ALT_INV_Add0~45_sumout\ <= NOT \ALU|Add0~45_sumout\;
\ALU|ALT_INV_Add1~45_sumout\ <= NOT \ALU|Add1~45_sumout\;
\ALT_INV_Add0~37_sumout\ <= NOT \Add0~37_sumout\;
\ALU|ALT_INV_Add0~41_sumout\ <= NOT \ALU|Add0~41_sumout\;
\ALU|ALT_INV_Add1~41_sumout\ <= NOT \ALU|Add1~41_sumout\;
\ALT_INV_Add0~33_sumout\ <= NOT \Add0~33_sumout\;
\ALU|ALT_INV_Add0~37_sumout\ <= NOT \ALU|Add0~37_sumout\;
\ALU|ALT_INV_Add1~37_sumout\ <= NOT \ALU|Add1~37_sumout\;
\ALT_INV_Add0~29_sumout\ <= NOT \Add0~29_sumout\;
\ALU|ALT_INV_Add0~33_sumout\ <= NOT \ALU|Add0~33_sumout\;
\ALU|ALT_INV_Add1~33_sumout\ <= NOT \ALU|Add1~33_sumout\;
\ALT_INV_Add0~25_sumout\ <= NOT \Add0~25_sumout\;
\ALU|ALT_INV_Add0~29_sumout\ <= NOT \ALU|Add0~29_sumout\;
\ALU|ALT_INV_Add1~29_sumout\ <= NOT \ALU|Add1~29_sumout\;
\ALT_INV_Add0~21_sumout\ <= NOT \Add0~21_sumout\;
\ALU|ALT_INV_Add1~25_sumout\ <= NOT \ALU|Add1~25_sumout\;
\ALU|ALT_INV_Add0~25_sumout\ <= NOT \ALU|Add0~25_sumout\;
\ALT_INV_Add0~17_sumout\ <= NOT \Add0~17_sumout\;
\ALU|ALT_INV_Add1~21_sumout\ <= NOT \ALU|Add1~21_sumout\;
\ALU|ALT_INV_Add0~21_sumout\ <= NOT \ALU|Add0~21_sumout\;
\ALT_INV_Add0~13_sumout\ <= NOT \Add0~13_sumout\;
\ALU|ALT_INV_Add1~17_sumout\ <= NOT \ALU|Add1~17_sumout\;
\ALU|ALT_INV_Add0~17_sumout\ <= NOT \ALU|Add0~17_sumout\;
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
\ALU|ALT_INV_Add1~13_sumout\ <= NOT \ALU|Add1~13_sumout\;
\ALU|ALT_INV_Add0~13_sumout\ <= NOT \ALU|Add0~13_sumout\;
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
\ALU|ALT_INV_Add1~9_sumout\ <= NOT \ALU|Add1~9_sumout\;
\ALU|ALT_INV_Add0~9_sumout\ <= NOT \ALU|Add0~9_sumout\;
\ALT_INV_Add0~1_sumout\ <= NOT \Add0~1_sumout\;
\ALU|ALT_INV_Add0~5_sumout\ <= NOT \ALU|Add0~5_sumout\;
\ALU|ALT_INV_Add1~5_sumout\ <= NOT \ALU|Add1~5_sumout\;
\ALU|ALT_INV_Add1~1_sumout\ <= NOT \ALU|Add1~1_sumout\;
\ALU|ALT_INV_Add0~1_sumout\ <= NOT \ALU|Add0~1_sumout\;
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(1);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(2);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(3);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(4);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(5);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(6);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(7);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(8);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(9);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(10);
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(11);
\REGFILE|ALT_INV_Mux0~1_combout\ <= NOT \REGFILE|Mux0~1_combout\;
\REGFILE|ALT_INV_registers[29][31]~q\ <= NOT \REGFILE|registers[29][31]~q\;
\REGFILE|ALT_INV_registers[25][31]~q\ <= NOT \REGFILE|registers[25][31]~q\;
\REGFILE|ALT_INV_registers[21][31]~q\ <= NOT \REGFILE|registers[21][31]~q\;
\REGFILE|ALT_INV_registers[17][31]~q\ <= NOT \REGFILE|registers[17][31]~q\;
\REGFILE|ALT_INV_Mux0~0_combout\ <= NOT \REGFILE|Mux0~0_combout\;
\REGFILE|ALT_INV_registers[28][31]~q\ <= NOT \REGFILE|registers[28][31]~q\;
\REGFILE|ALT_INV_registers[24][31]~q\ <= NOT \REGFILE|registers[24][31]~q\;
\REGFILE|ALT_INV_registers[20][31]~q\ <= NOT \REGFILE|registers[20][31]~q\;
\REGFILE|ALT_INV_registers[16][31]~q\ <= NOT \REGFILE|registers[16][31]~q\;
\REGFILE|ALT_INV_Mux1~10_combout\ <= NOT \REGFILE|Mux1~10_combout\;
\REGFILE|ALT_INV_Mux1~9_combout\ <= NOT \REGFILE|Mux1~9_combout\;
\REGFILE|ALT_INV_Mux1~8_combout\ <= NOT \REGFILE|Mux1~8_combout\;
\REGFILE|ALT_INV_registers[7][30]~q\ <= NOT \REGFILE|registers[7][30]~q\;
\REGFILE|ALT_INV_registers[6][30]~q\ <= NOT \REGFILE|registers[6][30]~q\;
\REGFILE|ALT_INV_registers[5][30]~q\ <= NOT \REGFILE|registers[5][30]~q\;
\REGFILE|ALT_INV_registers[4][30]~q\ <= NOT \REGFILE|registers[4][30]~q\;
\REGFILE|ALT_INV_Mux1~7_combout\ <= NOT \REGFILE|Mux1~7_combout\;
\REGFILE|ALT_INV_registers[15][30]~q\ <= NOT \REGFILE|registers[15][30]~q\;
\REGFILE|ALT_INV_registers[14][30]~q\ <= NOT \REGFILE|registers[14][30]~q\;
\REGFILE|ALT_INV_registers[13][30]~q\ <= NOT \REGFILE|registers[13][30]~q\;
\REGFILE|ALT_INV_registers[12][30]~q\ <= NOT \REGFILE|registers[12][30]~q\;
\REGFILE|ALT_INV_Mux1~6_combout\ <= NOT \REGFILE|Mux1~6_combout\;
\REGFILE|ALT_INV_registers[3][30]~q\ <= NOT \REGFILE|registers[3][30]~q\;
\REGFILE|ALT_INV_registers[2][30]~q\ <= NOT \REGFILE|registers[2][30]~q\;
\REGFILE|ALT_INV_registers[1][30]~q\ <= NOT \REGFILE|registers[1][30]~q\;
\REGFILE|ALT_INV_registers[0][30]~q\ <= NOT \REGFILE|registers[0][30]~q\;
\REGFILE|ALT_INV_Mux1~5_combout\ <= NOT \REGFILE|Mux1~5_combout\;
\REGFILE|ALT_INV_registers[11][30]~q\ <= NOT \REGFILE|registers[11][30]~q\;
\REGFILE|ALT_INV_registers[10][30]~q\ <= NOT \REGFILE|registers[10][30]~q\;
\REGFILE|ALT_INV_registers[9][30]~q\ <= NOT \REGFILE|registers[9][30]~q\;
\REGFILE|ALT_INV_registers[8][30]~q\ <= NOT \REGFILE|registers[8][30]~q\;
\REGFILE|ALT_INV_Mux1~4_combout\ <= NOT \REGFILE|Mux1~4_combout\;
\REGFILE|ALT_INV_Mux1~3_combout\ <= NOT \REGFILE|Mux1~3_combout\;
\REGFILE|ALT_INV_registers[31][30]~q\ <= NOT \REGFILE|registers[31][30]~q\;
\REGFILE|ALT_INV_registers[27][30]~q\ <= NOT \REGFILE|registers[27][30]~q\;
\REGFILE|ALT_INV_registers[23][30]~q\ <= NOT \REGFILE|registers[23][30]~q\;
\REGFILE|ALT_INV_registers[19][30]~q\ <= NOT \REGFILE|registers[19][30]~q\;
\REGFILE|ALT_INV_Mux1~2_combout\ <= NOT \REGFILE|Mux1~2_combout\;
\REGFILE|ALT_INV_registers[30][30]~q\ <= NOT \REGFILE|registers[30][30]~q\;
\REGFILE|ALT_INV_registers[26][30]~q\ <= NOT \REGFILE|registers[26][30]~q\;
\REGFILE|ALT_INV_registers[22][30]~q\ <= NOT \REGFILE|registers[22][30]~q\;
\REGFILE|ALT_INV_registers[18][30]~q\ <= NOT \REGFILE|registers[18][30]~q\;
\REGFILE|ALT_INV_Mux1~1_combout\ <= NOT \REGFILE|Mux1~1_combout\;
\REGFILE|ALT_INV_registers[29][30]~q\ <= NOT \REGFILE|registers[29][30]~q\;
\REGFILE|ALT_INV_registers[25][30]~q\ <= NOT \REGFILE|registers[25][30]~q\;
\REGFILE|ALT_INV_registers[21][30]~q\ <= NOT \REGFILE|registers[21][30]~q\;
\REGFILE|ALT_INV_registers[17][30]~q\ <= NOT \REGFILE|registers[17][30]~q\;
\REGFILE|ALT_INV_Mux1~0_combout\ <= NOT \REGFILE|Mux1~0_combout\;
\REGFILE|ALT_INV_registers[28][30]~q\ <= NOT \REGFILE|registers[28][30]~q\;
\REGFILE|ALT_INV_registers[24][30]~q\ <= NOT \REGFILE|registers[24][30]~q\;
\REGFILE|ALT_INV_registers[20][30]~q\ <= NOT \REGFILE|registers[20][30]~q\;
\REGFILE|ALT_INV_registers[16][30]~q\ <= NOT \REGFILE|registers[16][30]~q\;
\REGFILE|ALT_INV_Mux2~11_combout\ <= NOT \REGFILE|Mux2~11_combout\;
\REGFILE|ALT_INV_Mux2~10_combout\ <= NOT \REGFILE|Mux2~10_combout\;
\REGFILE|ALT_INV_Mux2~9_combout\ <= NOT \REGFILE|Mux2~9_combout\;
\REGFILE|ALT_INV_registers[7][29]~q\ <= NOT \REGFILE|registers[7][29]~q\;
\REGFILE|ALT_INV_registers[6][29]~q\ <= NOT \REGFILE|registers[6][29]~q\;
\REGFILE|ALT_INV_registers[5][29]~q\ <= NOT \REGFILE|registers[5][29]~q\;
\REGFILE|ALT_INV_registers[4][29]~q\ <= NOT \REGFILE|registers[4][29]~q\;
\REGFILE|ALT_INV_Mux2~8_combout\ <= NOT \REGFILE|Mux2~8_combout\;
\REGFILE|ALT_INV_registers[15][29]~q\ <= NOT \REGFILE|registers[15][29]~q\;
\REGFILE|ALT_INV_registers[14][29]~q\ <= NOT \REGFILE|registers[14][29]~q\;
\REGFILE|ALT_INV_registers[13][29]~q\ <= NOT \REGFILE|registers[13][29]~q\;
\REGFILE|ALT_INV_registers[12][29]~q\ <= NOT \REGFILE|registers[12][29]~q\;
\REGFILE|ALT_INV_Mux2~7_combout\ <= NOT \REGFILE|Mux2~7_combout\;
\REGFILE|ALT_INV_registers[3][29]~q\ <= NOT \REGFILE|registers[3][29]~q\;
\REGFILE|ALT_INV_registers[2][29]~q\ <= NOT \REGFILE|registers[2][29]~q\;
\REGFILE|ALT_INV_registers[1][29]~q\ <= NOT \REGFILE|registers[1][29]~q\;
\REGFILE|ALT_INV_registers[0][29]~q\ <= NOT \REGFILE|registers[0][29]~q\;
\REGFILE|ALT_INV_Mux2~6_combout\ <= NOT \REGFILE|Mux2~6_combout\;
\REGFILE|ALT_INV_registers[11][29]~q\ <= NOT \REGFILE|registers[11][29]~q\;
\REGFILE|ALT_INV_registers[10][29]~q\ <= NOT \REGFILE|registers[10][29]~q\;
\REGFILE|ALT_INV_registers[9][29]~q\ <= NOT \REGFILE|registers[9][29]~q\;
\REGFILE|ALT_INV_registers[8][29]~q\ <= NOT \REGFILE|registers[8][29]~q\;
\REGFILE|ALT_INV_Mux2~5_combout\ <= NOT \REGFILE|Mux2~5_combout\;
\REGFILE|ALT_INV_Mux2~4_combout\ <= NOT \REGFILE|Mux2~4_combout\;
\REGFILE|ALT_INV_registers[31][29]~q\ <= NOT \REGFILE|registers[31][29]~q\;
\REGFILE|ALT_INV_registers[27][29]~q\ <= NOT \REGFILE|registers[27][29]~q\;
\REGFILE|ALT_INV_registers[23][29]~q\ <= NOT \REGFILE|registers[23][29]~q\;
\REGFILE|ALT_INV_registers[19][29]~q\ <= NOT \REGFILE|registers[19][29]~q\;
\REGFILE|ALT_INV_Mux2~3_combout\ <= NOT \REGFILE|Mux2~3_combout\;
\REGFILE|ALT_INV_registers[30][29]~q\ <= NOT \REGFILE|registers[30][29]~q\;
\REGFILE|ALT_INV_registers[26][29]~q\ <= NOT \REGFILE|registers[26][29]~q\;
\REGFILE|ALT_INV_registers[22][29]~q\ <= NOT \REGFILE|registers[22][29]~q\;
\REGFILE|ALT_INV_registers[18][29]~q\ <= NOT \REGFILE|registers[18][29]~q\;
\REGFILE|ALT_INV_Mux2~2_combout\ <= NOT \REGFILE|Mux2~2_combout\;
\REGFILE|ALT_INV_registers[29][29]~q\ <= NOT \REGFILE|registers[29][29]~q\;
\REGFILE|ALT_INV_registers[25][29]~q\ <= NOT \REGFILE|registers[25][29]~q\;
\REGFILE|ALT_INV_registers[21][29]~q\ <= NOT \REGFILE|registers[21][29]~q\;
\REGFILE|ALT_INV_registers[17][29]~q\ <= NOT \REGFILE|registers[17][29]~q\;
\REGFILE|ALT_INV_Mux2~1_combout\ <= NOT \REGFILE|Mux2~1_combout\;
\REGFILE|ALT_INV_registers[28][29]~q\ <= NOT \REGFILE|registers[28][29]~q\;
\REGFILE|ALT_INV_registers[24][29]~q\ <= NOT \REGFILE|registers[24][29]~q\;
\REGFILE|ALT_INV_registers[20][29]~q\ <= NOT \REGFILE|registers[20][29]~q\;
\REGFILE|ALT_INV_registers[16][29]~q\ <= NOT \REGFILE|registers[16][29]~q\;
\REGFILE|ALT_INV_Mux3~10_combout\ <= NOT \REGFILE|Mux3~10_combout\;
\REGFILE|ALT_INV_Mux3~9_combout\ <= NOT \REGFILE|Mux3~9_combout\;
\REGFILE|ALT_INV_Mux3~8_combout\ <= NOT \REGFILE|Mux3~8_combout\;
\REGFILE|ALT_INV_registers[7][28]~q\ <= NOT \REGFILE|registers[7][28]~q\;
\REGFILE|ALT_INV_registers[6][28]~q\ <= NOT \REGFILE|registers[6][28]~q\;
\REGFILE|ALT_INV_registers[5][28]~q\ <= NOT \REGFILE|registers[5][28]~q\;
\REGFILE|ALT_INV_registers[4][28]~q\ <= NOT \REGFILE|registers[4][28]~q\;
\REGFILE|ALT_INV_Mux3~7_combout\ <= NOT \REGFILE|Mux3~7_combout\;
\REGFILE|ALT_INV_registers[15][28]~q\ <= NOT \REGFILE|registers[15][28]~q\;
\REGFILE|ALT_INV_registers[14][28]~q\ <= NOT \REGFILE|registers[14][28]~q\;
\REGFILE|ALT_INV_registers[13][28]~q\ <= NOT \REGFILE|registers[13][28]~q\;
\REGFILE|ALT_INV_registers[12][28]~q\ <= NOT \REGFILE|registers[12][28]~q\;
\REGFILE|ALT_INV_Mux3~6_combout\ <= NOT \REGFILE|Mux3~6_combout\;
\REGFILE|ALT_INV_registers[3][28]~q\ <= NOT \REGFILE|registers[3][28]~q\;
\REGFILE|ALT_INV_registers[2][28]~q\ <= NOT \REGFILE|registers[2][28]~q\;
\REGFILE|ALT_INV_registers[1][28]~q\ <= NOT \REGFILE|registers[1][28]~q\;
\REGFILE|ALT_INV_registers[0][28]~q\ <= NOT \REGFILE|registers[0][28]~q\;
\REGFILE|ALT_INV_Mux3~5_combout\ <= NOT \REGFILE|Mux3~5_combout\;
\REGFILE|ALT_INV_registers[11][28]~q\ <= NOT \REGFILE|registers[11][28]~q\;
\REGFILE|ALT_INV_registers[10][28]~q\ <= NOT \REGFILE|registers[10][28]~q\;
\REGFILE|ALT_INV_registers[9][28]~q\ <= NOT \REGFILE|registers[9][28]~q\;
\REGFILE|ALT_INV_registers[8][28]~q\ <= NOT \REGFILE|registers[8][28]~q\;
\REGFILE|ALT_INV_Mux3~4_combout\ <= NOT \REGFILE|Mux3~4_combout\;
\REGFILE|ALT_INV_Mux3~3_combout\ <= NOT \REGFILE|Mux3~3_combout\;
\REGFILE|ALT_INV_registers[31][28]~q\ <= NOT \REGFILE|registers[31][28]~q\;
\REGFILE|ALT_INV_registers[27][28]~q\ <= NOT \REGFILE|registers[27][28]~q\;
\REGFILE|ALT_INV_registers[23][28]~q\ <= NOT \REGFILE|registers[23][28]~q\;
\REGFILE|ALT_INV_registers[19][28]~q\ <= NOT \REGFILE|registers[19][28]~q\;
\REGFILE|ALT_INV_Mux3~2_combout\ <= NOT \REGFILE|Mux3~2_combout\;
\REGFILE|ALT_INV_registers[30][28]~q\ <= NOT \REGFILE|registers[30][28]~q\;
\REGFILE|ALT_INV_registers[26][28]~q\ <= NOT \REGFILE|registers[26][28]~q\;
\REGFILE|ALT_INV_Mux55~3_combout\ <= NOT \REGFILE|Mux55~3_combout\;
\REGFILE|ALT_INV_Mux55~2_combout\ <= NOT \REGFILE|Mux55~2_combout\;
\REGFILE|ALT_INV_Mux55~1_combout\ <= NOT \REGFILE|Mux55~1_combout\;
\REGFILE|ALT_INV_Mux55~0_combout\ <= NOT \REGFILE|Mux55~0_combout\;
\ALT_INV_inputALU[7]~7_combout\ <= NOT \inputALU[7]~7_combout\;
\REGFILE|ALT_INV_Mux56~9_combout\ <= NOT \REGFILE|Mux56~9_combout\;
\REGFILE|ALT_INV_Mux56~8_combout\ <= NOT \REGFILE|Mux56~8_combout\;
\REGFILE|ALT_INV_Mux56~7_combout\ <= NOT \REGFILE|Mux56~7_combout\;
\REGFILE|ALT_INV_Mux56~6_combout\ <= NOT \REGFILE|Mux56~6_combout\;
\REGFILE|ALT_INV_Mux56~5_combout\ <= NOT \REGFILE|Mux56~5_combout\;
\REGFILE|ALT_INV_Mux56~4_combout\ <= NOT \REGFILE|Mux56~4_combout\;
\REGFILE|ALT_INV_Mux56~3_combout\ <= NOT \REGFILE|Mux56~3_combout\;
\REGFILE|ALT_INV_Mux56~2_combout\ <= NOT \REGFILE|Mux56~2_combout\;
\REGFILE|ALT_INV_Mux56~1_combout\ <= NOT \REGFILE|Mux56~1_combout\;
\REGFILE|ALT_INV_Mux56~0_combout\ <= NOT \REGFILE|Mux56~0_combout\;
\ALT_INV_inputALU[6]~6_combout\ <= NOT \inputALU[6]~6_combout\;
\REGFILE|ALT_INV_Mux57~9_combout\ <= NOT \REGFILE|Mux57~9_combout\;
\REGFILE|ALT_INV_Mux57~8_combout\ <= NOT \REGFILE|Mux57~8_combout\;
\REGFILE|ALT_INV_Mux57~7_combout\ <= NOT \REGFILE|Mux57~7_combout\;
\REGFILE|ALT_INV_Mux57~6_combout\ <= NOT \REGFILE|Mux57~6_combout\;
\REGFILE|ALT_INV_Mux57~5_combout\ <= NOT \REGFILE|Mux57~5_combout\;
\REGFILE|ALT_INV_Mux57~4_combout\ <= NOT \REGFILE|Mux57~4_combout\;
\REGFILE|ALT_INV_Mux57~3_combout\ <= NOT \REGFILE|Mux57~3_combout\;
\REGFILE|ALT_INV_Mux57~2_combout\ <= NOT \REGFILE|Mux57~2_combout\;
\REGFILE|ALT_INV_Mux57~1_combout\ <= NOT \REGFILE|Mux57~1_combout\;
\REGFILE|ALT_INV_Mux57~0_combout\ <= NOT \REGFILE|Mux57~0_combout\;
\ALT_INV_inputALU[5]~5_combout\ <= NOT \inputALU[5]~5_combout\;
\REGFILE|ALT_INV_Mux58~9_combout\ <= NOT \REGFILE|Mux58~9_combout\;
\REGFILE|ALT_INV_Mux58~8_combout\ <= NOT \REGFILE|Mux58~8_combout\;
\REGFILE|ALT_INV_Mux58~7_combout\ <= NOT \REGFILE|Mux58~7_combout\;
\REGFILE|ALT_INV_Mux58~6_combout\ <= NOT \REGFILE|Mux58~6_combout\;
\REGFILE|ALT_INV_Mux58~5_combout\ <= NOT \REGFILE|Mux58~5_combout\;
\REGFILE|ALT_INV_Mux58~4_combout\ <= NOT \REGFILE|Mux58~4_combout\;
\REGFILE|ALT_INV_Mux58~3_combout\ <= NOT \REGFILE|Mux58~3_combout\;
\REGFILE|ALT_INV_Mux58~2_combout\ <= NOT \REGFILE|Mux58~2_combout\;
\REGFILE|ALT_INV_Mux58~1_combout\ <= NOT \REGFILE|Mux58~1_combout\;
\REGFILE|ALT_INV_Mux58~0_combout\ <= NOT \REGFILE|Mux58~0_combout\;
\ALT_INV_inputALU[4]~4_combout\ <= NOT \inputALU[4]~4_combout\;
\REGFILE|ALT_INV_Mux59~9_combout\ <= NOT \REGFILE|Mux59~9_combout\;
\REGFILE|ALT_INV_Mux59~8_combout\ <= NOT \REGFILE|Mux59~8_combout\;
\REGFILE|ALT_INV_Mux59~7_combout\ <= NOT \REGFILE|Mux59~7_combout\;
\REGFILE|ALT_INV_Mux59~6_combout\ <= NOT \REGFILE|Mux59~6_combout\;
\REGFILE|ALT_INV_Mux59~5_combout\ <= NOT \REGFILE|Mux59~5_combout\;
\REGFILE|ALT_INV_Mux59~4_combout\ <= NOT \REGFILE|Mux59~4_combout\;
\REGFILE|ALT_INV_Mux59~3_combout\ <= NOT \REGFILE|Mux59~3_combout\;
\REGFILE|ALT_INV_Mux59~2_combout\ <= NOT \REGFILE|Mux59~2_combout\;
\REGFILE|ALT_INV_Mux59~1_combout\ <= NOT \REGFILE|Mux59~1_combout\;
\REGFILE|ALT_INV_Mux59~0_combout\ <= NOT \REGFILE|Mux59~0_combout\;
\ALT_INV_inputALU[3]~3_combout\ <= NOT \inputALU[3]~3_combout\;
\REGFILE|ALT_INV_Mux60~9_combout\ <= NOT \REGFILE|Mux60~9_combout\;
\REGFILE|ALT_INV_Mux60~8_combout\ <= NOT \REGFILE|Mux60~8_combout\;
\REGFILE|ALT_INV_Mux60~7_combout\ <= NOT \REGFILE|Mux60~7_combout\;
\REGFILE|ALT_INV_Mux60~6_combout\ <= NOT \REGFILE|Mux60~6_combout\;
\REGFILE|ALT_INV_Mux60~5_combout\ <= NOT \REGFILE|Mux60~5_combout\;
\REGFILE|ALT_INV_Mux60~4_combout\ <= NOT \REGFILE|Mux60~4_combout\;
\REGFILE|ALT_INV_Mux60~3_combout\ <= NOT \REGFILE|Mux60~3_combout\;
\REGFILE|ALT_INV_Mux60~2_combout\ <= NOT \REGFILE|Mux60~2_combout\;
\REGFILE|ALT_INV_Mux60~1_combout\ <= NOT \REGFILE|Mux60~1_combout\;
\REGFILE|ALT_INV_Mux60~0_combout\ <= NOT \REGFILE|Mux60~0_combout\;
\ALT_INV_inputALU[2]~2_combout\ <= NOT \inputALU[2]~2_combout\;
\REGFILE|ALT_INV_Mux61~9_combout\ <= NOT \REGFILE|Mux61~9_combout\;
\REGFILE|ALT_INV_Mux61~8_combout\ <= NOT \REGFILE|Mux61~8_combout\;
\REGFILE|ALT_INV_Mux61~7_combout\ <= NOT \REGFILE|Mux61~7_combout\;
\REGFILE|ALT_INV_Mux61~6_combout\ <= NOT \REGFILE|Mux61~6_combout\;
\REGFILE|ALT_INV_Mux61~5_combout\ <= NOT \REGFILE|Mux61~5_combout\;
\REGFILE|ALT_INV_Mux61~4_combout\ <= NOT \REGFILE|Mux61~4_combout\;
\REGFILE|ALT_INV_Mux61~3_combout\ <= NOT \REGFILE|Mux61~3_combout\;
\REGFILE|ALT_INV_Mux61~2_combout\ <= NOT \REGFILE|Mux61~2_combout\;
\REGFILE|ALT_INV_Mux61~1_combout\ <= NOT \REGFILE|Mux61~1_combout\;
\REGFILE|ALT_INV_Mux61~0_combout\ <= NOT \REGFILE|Mux61~0_combout\;
\ALT_INV_inputALU[1]~1_combout\ <= NOT \inputALU[1]~1_combout\;
\REGFILE|ALT_INV_Mux62~9_combout\ <= NOT \REGFILE|Mux62~9_combout\;
\REGFILE|ALT_INV_Mux62~8_combout\ <= NOT \REGFILE|Mux62~8_combout\;
\REGFILE|ALT_INV_Mux62~7_combout\ <= NOT \REGFILE|Mux62~7_combout\;
\REGFILE|ALT_INV_Mux62~6_combout\ <= NOT \REGFILE|Mux62~6_combout\;
\REGFILE|ALT_INV_Mux62~5_combout\ <= NOT \REGFILE|Mux62~5_combout\;
\REGFILE|ALT_INV_Mux62~4_combout\ <= NOT \REGFILE|Mux62~4_combout\;
\REGFILE|ALT_INV_Mux62~3_combout\ <= NOT \REGFILE|Mux62~3_combout\;
\REGFILE|ALT_INV_Mux62~2_combout\ <= NOT \REGFILE|Mux62~2_combout\;
\REGFILE|ALT_INV_Mux62~1_combout\ <= NOT \REGFILE|Mux62~1_combout\;
\REGFILE|ALT_INV_Mux62~0_combout\ <= NOT \REGFILE|Mux62~0_combout\;
\ALT_INV_inputALU[0]~0_combout\ <= NOT \inputALU[0]~0_combout\;
\REGFILE|ALT_INV_Mux63~9_combout\ <= NOT \REGFILE|Mux63~9_combout\;
\REGFILE|ALT_INV_Mux63~8_combout\ <= NOT \REGFILE|Mux63~8_combout\;
\REGFILE|ALT_INV_Mux63~7_combout\ <= NOT \REGFILE|Mux63~7_combout\;
\REGFILE|ALT_INV_Mux63~6_combout\ <= NOT \REGFILE|Mux63~6_combout\;
\REGFILE|ALT_INV_Mux63~5_combout\ <= NOT \REGFILE|Mux63~5_combout\;
\REGFILE|ALT_INV_Mux53~0_combout\ <= NOT \REGFILE|Mux53~0_combout\;
\REGFILE|ALT_INV_Mux63~4_combout\ <= NOT \REGFILE|Mux63~4_combout\;
\REGFILE|ALT_INV_Mux63~3_combout\ <= NOT \REGFILE|Mux63~3_combout\;
\REGFILE|ALT_INV_Mux63~2_combout\ <= NOT \REGFILE|Mux63~2_combout\;
\REGFILE|ALT_INV_Mux63~1_combout\ <= NOT \REGFILE|Mux63~1_combout\;
\REGFILE|ALT_INV_Mux63~0_combout\ <= NOT \REGFILE|Mux63~0_combout\;
\CONTROL|ALT_INV_Mux7~0_combout\ <= NOT \CONTROL|Mux7~0_combout\;
\REGFILE|ALT_INV_Mux0~10_combout\ <= NOT \REGFILE|Mux0~10_combout\;
\REGFILE|ALT_INV_Mux0~9_combout\ <= NOT \REGFILE|Mux0~9_combout\;
\REGFILE|ALT_INV_Mux0~8_combout\ <= NOT \REGFILE|Mux0~8_combout\;
\REGFILE|ALT_INV_registers[7][31]~q\ <= NOT \REGFILE|registers[7][31]~q\;
\REGFILE|ALT_INV_registers[6][31]~q\ <= NOT \REGFILE|registers[6][31]~q\;
\REGFILE|ALT_INV_registers[5][31]~q\ <= NOT \REGFILE|registers[5][31]~q\;
\REGFILE|ALT_INV_registers[4][31]~q\ <= NOT \REGFILE|registers[4][31]~q\;
\REGFILE|ALT_INV_Mux0~7_combout\ <= NOT \REGFILE|Mux0~7_combout\;
\REGFILE|ALT_INV_registers[15][31]~q\ <= NOT \REGFILE|registers[15][31]~q\;
\REGFILE|ALT_INV_registers[14][31]~q\ <= NOT \REGFILE|registers[14][31]~q\;
\REGFILE|ALT_INV_registers[13][31]~q\ <= NOT \REGFILE|registers[13][31]~q\;
\REGFILE|ALT_INV_registers[12][31]~q\ <= NOT \REGFILE|registers[12][31]~q\;
\REGFILE|ALT_INV_Mux0~6_combout\ <= NOT \REGFILE|Mux0~6_combout\;
\REGFILE|ALT_INV_registers[3][31]~q\ <= NOT \REGFILE|registers[3][31]~q\;
\REGFILE|ALT_INV_registers[2][31]~q\ <= NOT \REGFILE|registers[2][31]~q\;
\REGFILE|ALT_INV_registers[1][31]~q\ <= NOT \REGFILE|registers[1][31]~q\;
\REGFILE|ALT_INV_registers[0][31]~q\ <= NOT \REGFILE|registers[0][31]~q\;
\REGFILE|ALT_INV_Mux0~5_combout\ <= NOT \REGFILE|Mux0~5_combout\;
\REGFILE|ALT_INV_registers[11][31]~q\ <= NOT \REGFILE|registers[11][31]~q\;
\REGFILE|ALT_INV_registers[10][31]~q\ <= NOT \REGFILE|registers[10][31]~q\;
\REGFILE|ALT_INV_registers[9][31]~q\ <= NOT \REGFILE|registers[9][31]~q\;
\REGFILE|ALT_INV_registers[8][31]~q\ <= NOT \REGFILE|registers[8][31]~q\;
\REGFILE|ALT_INV_Mux0~4_combout\ <= NOT \REGFILE|Mux0~4_combout\;
\REGFILE|ALT_INV_Mux0~3_combout\ <= NOT \REGFILE|Mux0~3_combout\;
\REGFILE|ALT_INV_registers[31][31]~q\ <= NOT \REGFILE|registers[31][31]~q\;
\REGFILE|ALT_INV_registers[27][31]~q\ <= NOT \REGFILE|registers[27][31]~q\;
\REGFILE|ALT_INV_registers[23][31]~q\ <= NOT \REGFILE|registers[23][31]~q\;
\REGFILE|ALT_INV_registers[19][31]~q\ <= NOT \REGFILE|registers[19][31]~q\;
\REGFILE|ALT_INV_Mux0~2_combout\ <= NOT \REGFILE|Mux0~2_combout\;
\REGFILE|ALT_INV_registers[30][31]~q\ <= NOT \REGFILE|registers[30][31]~q\;
\REGFILE|ALT_INV_registers[26][31]~q\ <= NOT \REGFILE|registers[26][31]~q\;
\REGFILE|ALT_INV_registers[22][31]~q\ <= NOT \REGFILE|registers[22][31]~q\;
\REGFILE|ALT_INV_registers[18][31]~q\ <= NOT \REGFILE|registers[18][31]~q\;
\REGFILE|ALT_INV_Mux44~9_combout\ <= NOT \REGFILE|Mux44~9_combout\;
\REGFILE|ALT_INV_Mux44~8_combout\ <= NOT \REGFILE|Mux44~8_combout\;
\REGFILE|ALT_INV_Mux44~7_combout\ <= NOT \REGFILE|Mux44~7_combout\;
\REGFILE|ALT_INV_Mux44~6_combout\ <= NOT \REGFILE|Mux44~6_combout\;
\REGFILE|ALT_INV_Mux44~5_combout\ <= NOT \REGFILE|Mux44~5_combout\;
\REGFILE|ALT_INV_Mux44~4_combout\ <= NOT \REGFILE|Mux44~4_combout\;
\REGFILE|ALT_INV_Mux44~3_combout\ <= NOT \REGFILE|Mux44~3_combout\;
\REGFILE|ALT_INV_Mux44~2_combout\ <= NOT \REGFILE|Mux44~2_combout\;
\REGFILE|ALT_INV_Mux44~1_combout\ <= NOT \REGFILE|Mux44~1_combout\;
\REGFILE|ALT_INV_Mux44~0_combout\ <= NOT \REGFILE|Mux44~0_combout\;
\ALT_INV_inputALU[18]~18_combout\ <= NOT \inputALU[18]~18_combout\;
\REGFILE|ALT_INV_Mux45~9_combout\ <= NOT \REGFILE|Mux45~9_combout\;
\REGFILE|ALT_INV_Mux45~8_combout\ <= NOT \REGFILE|Mux45~8_combout\;
\REGFILE|ALT_INV_Mux45~7_combout\ <= NOT \REGFILE|Mux45~7_combout\;
\REGFILE|ALT_INV_Mux45~6_combout\ <= NOT \REGFILE|Mux45~6_combout\;
\REGFILE|ALT_INV_Mux45~5_combout\ <= NOT \REGFILE|Mux45~5_combout\;
\REGFILE|ALT_INV_Mux45~4_combout\ <= NOT \REGFILE|Mux45~4_combout\;
\REGFILE|ALT_INV_Mux45~3_combout\ <= NOT \REGFILE|Mux45~3_combout\;
\REGFILE|ALT_INV_Mux45~2_combout\ <= NOT \REGFILE|Mux45~2_combout\;
\REGFILE|ALT_INV_Mux45~1_combout\ <= NOT \REGFILE|Mux45~1_combout\;
\REGFILE|ALT_INV_Mux45~0_combout\ <= NOT \REGFILE|Mux45~0_combout\;
\ALT_INV_inputALU[17]~17_combout\ <= NOT \inputALU[17]~17_combout\;
\REGFILE|ALT_INV_Mux46~9_combout\ <= NOT \REGFILE|Mux46~9_combout\;
\REGFILE|ALT_INV_Mux46~8_combout\ <= NOT \REGFILE|Mux46~8_combout\;
\REGFILE|ALT_INV_Mux46~7_combout\ <= NOT \REGFILE|Mux46~7_combout\;
\REGFILE|ALT_INV_Mux46~6_combout\ <= NOT \REGFILE|Mux46~6_combout\;
\REGFILE|ALT_INV_Mux46~5_combout\ <= NOT \REGFILE|Mux46~5_combout\;
\REGFILE|ALT_INV_Mux46~4_combout\ <= NOT \REGFILE|Mux46~4_combout\;
\REGFILE|ALT_INV_Mux46~3_combout\ <= NOT \REGFILE|Mux46~3_combout\;
\REGFILE|ALT_INV_Mux46~2_combout\ <= NOT \REGFILE|Mux46~2_combout\;
\REGFILE|ALT_INV_Mux46~1_combout\ <= NOT \REGFILE|Mux46~1_combout\;
\REGFILE|ALT_INV_Mux46~0_combout\ <= NOT \REGFILE|Mux46~0_combout\;
\ALT_INV_inputALU[16]~16_combout\ <= NOT \inputALU[16]~16_combout\;
\REGFILE|ALT_INV_Mux47~9_combout\ <= NOT \REGFILE|Mux47~9_combout\;
\REGFILE|ALT_INV_Mux47~8_combout\ <= NOT \REGFILE|Mux47~8_combout\;
\REGFILE|ALT_INV_Mux47~7_combout\ <= NOT \REGFILE|Mux47~7_combout\;
\REGFILE|ALT_INV_Mux47~6_combout\ <= NOT \REGFILE|Mux47~6_combout\;
\REGFILE|ALT_INV_Mux47~5_combout\ <= NOT \REGFILE|Mux47~5_combout\;
\REGFILE|ALT_INV_Mux47~4_combout\ <= NOT \REGFILE|Mux47~4_combout\;
\REGFILE|ALT_INV_Mux47~3_combout\ <= NOT \REGFILE|Mux47~3_combout\;
\REGFILE|ALT_INV_Mux47~2_combout\ <= NOT \REGFILE|Mux47~2_combout\;
\REGFILE|ALT_INV_Mux47~1_combout\ <= NOT \REGFILE|Mux47~1_combout\;
\REGFILE|ALT_INV_Mux47~0_combout\ <= NOT \REGFILE|Mux47~0_combout\;
\ALT_INV_inputALU[15]~15_combout\ <= NOT \inputALU[15]~15_combout\;
\REGFILE|ALT_INV_Mux48~9_combout\ <= NOT \REGFILE|Mux48~9_combout\;
\REGFILE|ALT_INV_Mux48~8_combout\ <= NOT \REGFILE|Mux48~8_combout\;
\REGFILE|ALT_INV_Mux48~7_combout\ <= NOT \REGFILE|Mux48~7_combout\;
\REGFILE|ALT_INV_Mux48~6_combout\ <= NOT \REGFILE|Mux48~6_combout\;
\REGFILE|ALT_INV_Mux48~5_combout\ <= NOT \REGFILE|Mux48~5_combout\;
\REGFILE|ALT_INV_Mux48~4_combout\ <= NOT \REGFILE|Mux48~4_combout\;
\REGFILE|ALT_INV_Mux48~3_combout\ <= NOT \REGFILE|Mux48~3_combout\;
\REGFILE|ALT_INV_Mux48~2_combout\ <= NOT \REGFILE|Mux48~2_combout\;
\REGFILE|ALT_INV_Mux48~1_combout\ <= NOT \REGFILE|Mux48~1_combout\;
\REGFILE|ALT_INV_Mux48~0_combout\ <= NOT \REGFILE|Mux48~0_combout\;
\ALT_INV_inputALU[14]~14_combout\ <= NOT \inputALU[14]~14_combout\;
\REGFILE|ALT_INV_Mux49~9_combout\ <= NOT \REGFILE|Mux49~9_combout\;
\REGFILE|ALT_INV_Mux49~8_combout\ <= NOT \REGFILE|Mux49~8_combout\;
\REGFILE|ALT_INV_Mux49~7_combout\ <= NOT \REGFILE|Mux49~7_combout\;
\REGFILE|ALT_INV_Mux49~6_combout\ <= NOT \REGFILE|Mux49~6_combout\;
\REGFILE|ALT_INV_Mux49~5_combout\ <= NOT \REGFILE|Mux49~5_combout\;
\REGFILE|ALT_INV_Mux49~4_combout\ <= NOT \REGFILE|Mux49~4_combout\;
\REGFILE|ALT_INV_Mux49~3_combout\ <= NOT \REGFILE|Mux49~3_combout\;
\REGFILE|ALT_INV_Mux49~2_combout\ <= NOT \REGFILE|Mux49~2_combout\;
\REGFILE|ALT_INV_Mux49~1_combout\ <= NOT \REGFILE|Mux49~1_combout\;
\REGFILE|ALT_INV_Mux49~0_combout\ <= NOT \REGFILE|Mux49~0_combout\;
\ALT_INV_inputALU[13]~13_combout\ <= NOT \inputALU[13]~13_combout\;
\REGFILE|ALT_INV_Mux50~9_combout\ <= NOT \REGFILE|Mux50~9_combout\;
\REGFILE|ALT_INV_Mux50~8_combout\ <= NOT \REGFILE|Mux50~8_combout\;
\REGFILE|ALT_INV_Mux50~7_combout\ <= NOT \REGFILE|Mux50~7_combout\;
\REGFILE|ALT_INV_Mux50~6_combout\ <= NOT \REGFILE|Mux50~6_combout\;
\REGFILE|ALT_INV_Mux50~5_combout\ <= NOT \REGFILE|Mux50~5_combout\;
\REGFILE|ALT_INV_Mux50~4_combout\ <= NOT \REGFILE|Mux50~4_combout\;
\REGFILE|ALT_INV_Mux50~3_combout\ <= NOT \REGFILE|Mux50~3_combout\;
\REGFILE|ALT_INV_Mux50~2_combout\ <= NOT \REGFILE|Mux50~2_combout\;
\REGFILE|ALT_INV_Mux50~1_combout\ <= NOT \REGFILE|Mux50~1_combout\;
\REGFILE|ALT_INV_Mux50~0_combout\ <= NOT \REGFILE|Mux50~0_combout\;
\ALT_INV_inputALU[12]~12_combout\ <= NOT \inputALU[12]~12_combout\;
\REGFILE|ALT_INV_Mux51~9_combout\ <= NOT \REGFILE|Mux51~9_combout\;
\REGFILE|ALT_INV_Mux51~8_combout\ <= NOT \REGFILE|Mux51~8_combout\;
\REGFILE|ALT_INV_Mux51~7_combout\ <= NOT \REGFILE|Mux51~7_combout\;
\REGFILE|ALT_INV_Mux51~6_combout\ <= NOT \REGFILE|Mux51~6_combout\;
\REGFILE|ALT_INV_Mux51~5_combout\ <= NOT \REGFILE|Mux51~5_combout\;
\REGFILE|ALT_INV_Mux51~4_combout\ <= NOT \REGFILE|Mux51~4_combout\;
\REGFILE|ALT_INV_Mux51~3_combout\ <= NOT \REGFILE|Mux51~3_combout\;
\REGFILE|ALT_INV_Mux51~2_combout\ <= NOT \REGFILE|Mux51~2_combout\;
\REGFILE|ALT_INV_Mux51~1_combout\ <= NOT \REGFILE|Mux51~1_combout\;
\REGFILE|ALT_INV_Mux51~0_combout\ <= NOT \REGFILE|Mux51~0_combout\;
\ALT_INV_inputALU[11]~11_combout\ <= NOT \inputALU[11]~11_combout\;
\REGFILE|ALT_INV_Mux52~9_combout\ <= NOT \REGFILE|Mux52~9_combout\;
\REGFILE|ALT_INV_Mux52~8_combout\ <= NOT \REGFILE|Mux52~8_combout\;
\REGFILE|ALT_INV_Mux52~7_combout\ <= NOT \REGFILE|Mux52~7_combout\;
\REGFILE|ALT_INV_Mux52~6_combout\ <= NOT \REGFILE|Mux52~6_combout\;
\REGFILE|ALT_INV_Mux52~5_combout\ <= NOT \REGFILE|Mux52~5_combout\;
\REGFILE|ALT_INV_Mux52~4_combout\ <= NOT \REGFILE|Mux52~4_combout\;
\REGFILE|ALT_INV_Mux52~3_combout\ <= NOT \REGFILE|Mux52~3_combout\;
\REGFILE|ALT_INV_Mux52~2_combout\ <= NOT \REGFILE|Mux52~2_combout\;
\REGFILE|ALT_INV_Mux52~1_combout\ <= NOT \REGFILE|Mux52~1_combout\;
\REGFILE|ALT_INV_Mux52~0_combout\ <= NOT \REGFILE|Mux52~0_combout\;
\ALT_INV_inputALU[10]~10_combout\ <= NOT \inputALU[10]~10_combout\;
\REGFILE|ALT_INV_Mux53~10_combout\ <= NOT \REGFILE|Mux53~10_combout\;
\REGFILE|ALT_INV_Mux53~9_combout\ <= NOT \REGFILE|Mux53~9_combout\;
\REGFILE|ALT_INV_Mux53~8_combout\ <= NOT \REGFILE|Mux53~8_combout\;
\REGFILE|ALT_INV_Mux53~7_combout\ <= NOT \REGFILE|Mux53~7_combout\;
\REGFILE|ALT_INV_Mux53~6_combout\ <= NOT \REGFILE|Mux53~6_combout\;
\REGFILE|ALT_INV_Mux53~5_combout\ <= NOT \REGFILE|Mux53~5_combout\;
\REGFILE|ALT_INV_Mux53~4_combout\ <= NOT \REGFILE|Mux53~4_combout\;
\REGFILE|ALT_INV_Mux53~3_combout\ <= NOT \REGFILE|Mux53~3_combout\;
\REGFILE|ALT_INV_Mux53~2_combout\ <= NOT \REGFILE|Mux53~2_combout\;
\REGFILE|ALT_INV_Mux53~1_combout\ <= NOT \REGFILE|Mux53~1_combout\;
\ALT_INV_inputALU[9]~9_combout\ <= NOT \inputALU[9]~9_combout\;
\REGFILE|ALT_INV_Mux54~9_combout\ <= NOT \REGFILE|Mux54~9_combout\;
\REGFILE|ALT_INV_Mux54~8_combout\ <= NOT \REGFILE|Mux54~8_combout\;
\REGFILE|ALT_INV_Mux54~7_combout\ <= NOT \REGFILE|Mux54~7_combout\;
\REGFILE|ALT_INV_Mux54~6_combout\ <= NOT \REGFILE|Mux54~6_combout\;
\REGFILE|ALT_INV_Mux54~5_combout\ <= NOT \REGFILE|Mux54~5_combout\;
\REGFILE|ALT_INV_Mux54~4_combout\ <= NOT \REGFILE|Mux54~4_combout\;
\REGFILE|ALT_INV_Mux54~3_combout\ <= NOT \REGFILE|Mux54~3_combout\;
\REGFILE|ALT_INV_Mux54~2_combout\ <= NOT \REGFILE|Mux54~2_combout\;
\REGFILE|ALT_INV_Mux54~1_combout\ <= NOT \REGFILE|Mux54~1_combout\;
\REGFILE|ALT_INV_Mux54~0_combout\ <= NOT \REGFILE|Mux54~0_combout\;
\ALT_INV_inputALU[8]~8_combout\ <= NOT \inputALU[8]~8_combout\;
\REGFILE|ALT_INV_Mux55~9_combout\ <= NOT \REGFILE|Mux55~9_combout\;
\REGFILE|ALT_INV_Mux55~8_combout\ <= NOT \REGFILE|Mux55~8_combout\;
\REGFILE|ALT_INV_Mux55~7_combout\ <= NOT \REGFILE|Mux55~7_combout\;
\REGFILE|ALT_INV_Mux55~6_combout\ <= NOT \REGFILE|Mux55~6_combout\;
\REGFILE|ALT_INV_Mux55~5_combout\ <= NOT \REGFILE|Mux55~5_combout\;
\REGFILE|ALT_INV_Mux55~4_combout\ <= NOT \REGFILE|Mux55~4_combout\;
\REGFILE|ALT_INV_Mux33~8_combout\ <= NOT \REGFILE|Mux33~8_combout\;
\REGFILE|ALT_INV_Mux33~7_combout\ <= NOT \REGFILE|Mux33~7_combout\;
\REGFILE|ALT_INV_Mux33~6_combout\ <= NOT \REGFILE|Mux33~6_combout\;
\REGFILE|ALT_INV_Mux33~5_combout\ <= NOT \REGFILE|Mux33~5_combout\;
\REGFILE|ALT_INV_Mux33~4_combout\ <= NOT \REGFILE|Mux33~4_combout\;
\REGFILE|ALT_INV_Mux33~3_combout\ <= NOT \REGFILE|Mux33~3_combout\;
\REGFILE|ALT_INV_Mux33~2_combout\ <= NOT \REGFILE|Mux33~2_combout\;
\REGFILE|ALT_INV_Mux33~1_combout\ <= NOT \REGFILE|Mux33~1_combout\;
\REGFILE|ALT_INV_Mux33~0_combout\ <= NOT \REGFILE|Mux33~0_combout\;
\ALT_INV_inputALU[29]~29_combout\ <= NOT \inputALU[29]~29_combout\;
\REGFILE|ALT_INV_Mux34~10_combout\ <= NOT \REGFILE|Mux34~10_combout\;
\REGFILE|ALT_INV_Mux34~9_combout\ <= NOT \REGFILE|Mux34~9_combout\;
\REGFILE|ALT_INV_Mux34~8_combout\ <= NOT \REGFILE|Mux34~8_combout\;
\REGFILE|ALT_INV_Mux34~7_combout\ <= NOT \REGFILE|Mux34~7_combout\;
\REGFILE|ALT_INV_Mux34~6_combout\ <= NOT \REGFILE|Mux34~6_combout\;
\REGFILE|ALT_INV_Mux34~5_combout\ <= NOT \REGFILE|Mux34~5_combout\;
\REGFILE|ALT_INV_Mux34~4_combout\ <= NOT \REGFILE|Mux34~4_combout\;
\REGFILE|ALT_INV_Mux34~3_combout\ <= NOT \REGFILE|Mux34~3_combout\;
\REGFILE|ALT_INV_Mux34~2_combout\ <= NOT \REGFILE|Mux34~2_combout\;
\REGFILE|ALT_INV_Mux34~1_combout\ <= NOT \REGFILE|Mux34~1_combout\;
\REGFILE|ALT_INV_Mux34~0_combout\ <= NOT \REGFILE|Mux34~0_combout\;
\ALT_INV_inputALU[28]~28_combout\ <= NOT \inputALU[28]~28_combout\;
\REGFILE|ALT_INV_Mux35~10_combout\ <= NOT \REGFILE|Mux35~10_combout\;
\REGFILE|ALT_INV_Mux35~9_combout\ <= NOT \REGFILE|Mux35~9_combout\;
\REGFILE|ALT_INV_Mux35~8_combout\ <= NOT \REGFILE|Mux35~8_combout\;
\REGFILE|ALT_INV_Mux35~7_combout\ <= NOT \REGFILE|Mux35~7_combout\;
\REGFILE|ALT_INV_Mux35~6_combout\ <= NOT \REGFILE|Mux35~6_combout\;
\REGFILE|ALT_INV_Mux35~5_combout\ <= NOT \REGFILE|Mux35~5_combout\;
\REGFILE|ALT_INV_Mux35~4_combout\ <= NOT \REGFILE|Mux35~4_combout\;
\REGFILE|ALT_INV_Mux35~3_combout\ <= NOT \REGFILE|Mux35~3_combout\;
\REGFILE|ALT_INV_Mux35~2_combout\ <= NOT \REGFILE|Mux35~2_combout\;
\REGFILE|ALT_INV_Mux35~1_combout\ <= NOT \REGFILE|Mux35~1_combout\;
\REGFILE|ALT_INV_Mux35~0_combout\ <= NOT \REGFILE|Mux35~0_combout\;
\ALT_INV_inputALU[27]~27_combout\ <= NOT \inputALU[27]~27_combout\;
\REGFILE|ALT_INV_Mux36~10_combout\ <= NOT \REGFILE|Mux36~10_combout\;
\REGFILE|ALT_INV_Mux36~9_combout\ <= NOT \REGFILE|Mux36~9_combout\;
\REGFILE|ALT_INV_Mux36~8_combout\ <= NOT \REGFILE|Mux36~8_combout\;
\REGFILE|ALT_INV_Mux36~7_combout\ <= NOT \REGFILE|Mux36~7_combout\;
\REGFILE|ALT_INV_Mux36~6_combout\ <= NOT \REGFILE|Mux36~6_combout\;
\REGFILE|ALT_INV_Mux36~5_combout\ <= NOT \REGFILE|Mux36~5_combout\;
\REGFILE|ALT_INV_Mux36~4_combout\ <= NOT \REGFILE|Mux36~4_combout\;
\REGFILE|ALT_INV_Mux36~3_combout\ <= NOT \REGFILE|Mux36~3_combout\;
\REGFILE|ALT_INV_Mux36~2_combout\ <= NOT \REGFILE|Mux36~2_combout\;
\REGFILE|ALT_INV_Mux36~1_combout\ <= NOT \REGFILE|Mux36~1_combout\;
\REGFILE|ALT_INV_Mux36~0_combout\ <= NOT \REGFILE|Mux36~0_combout\;
\ALT_INV_inputALU[26]~26_combout\ <= NOT \inputALU[26]~26_combout\;
\REGFILE|ALT_INV_Mux37~10_combout\ <= NOT \REGFILE|Mux37~10_combout\;
\REGFILE|ALT_INV_Mux37~9_combout\ <= NOT \REGFILE|Mux37~9_combout\;
\REGFILE|ALT_INV_Mux37~8_combout\ <= NOT \REGFILE|Mux37~8_combout\;
\REGFILE|ALT_INV_Mux37~7_combout\ <= NOT \REGFILE|Mux37~7_combout\;
\REGFILE|ALT_INV_Mux37~6_combout\ <= NOT \REGFILE|Mux37~6_combout\;
\REGFILE|ALT_INV_Mux37~5_combout\ <= NOT \REGFILE|Mux37~5_combout\;
\REGFILE|ALT_INV_Mux37~4_combout\ <= NOT \REGFILE|Mux37~4_combout\;
\REGFILE|ALT_INV_Mux37~3_combout\ <= NOT \REGFILE|Mux37~3_combout\;
\REGFILE|ALT_INV_Mux37~2_combout\ <= NOT \REGFILE|Mux37~2_combout\;
\REGFILE|ALT_INV_Mux37~1_combout\ <= NOT \REGFILE|Mux37~1_combout\;
\REGFILE|ALT_INV_Mux37~0_combout\ <= NOT \REGFILE|Mux37~0_combout\;
\ALT_INV_inputALU[25]~25_combout\ <= NOT \inputALU[25]~25_combout\;
\REGFILE|ALT_INV_Mux38~10_combout\ <= NOT \REGFILE|Mux38~10_combout\;
\REGFILE|ALT_INV_Mux38~9_combout\ <= NOT \REGFILE|Mux38~9_combout\;
\REGFILE|ALT_INV_Mux38~8_combout\ <= NOT \REGFILE|Mux38~8_combout\;
\REGFILE|ALT_INV_Mux38~7_combout\ <= NOT \REGFILE|Mux38~7_combout\;
\REGFILE|ALT_INV_Mux38~6_combout\ <= NOT \REGFILE|Mux38~6_combout\;
\REGFILE|ALT_INV_Mux38~5_combout\ <= NOT \REGFILE|Mux38~5_combout\;
\REGFILE|ALT_INV_Mux38~4_combout\ <= NOT \REGFILE|Mux38~4_combout\;
\REGFILE|ALT_INV_Mux38~3_combout\ <= NOT \REGFILE|Mux38~3_combout\;
\REGFILE|ALT_INV_Mux38~2_combout\ <= NOT \REGFILE|Mux38~2_combout\;
\REGFILE|ALT_INV_Mux38~1_combout\ <= NOT \REGFILE|Mux38~1_combout\;
\REGFILE|ALT_INV_Mux38~0_combout\ <= NOT \REGFILE|Mux38~0_combout\;
\ALT_INV_inputALU[24]~24_combout\ <= NOT \inputALU[24]~24_combout\;
\REGFILE|ALT_INV_Mux39~10_combout\ <= NOT \REGFILE|Mux39~10_combout\;
\REGFILE|ALT_INV_Mux39~9_combout\ <= NOT \REGFILE|Mux39~9_combout\;
\REGFILE|ALT_INV_Mux39~8_combout\ <= NOT \REGFILE|Mux39~8_combout\;
\REGFILE|ALT_INV_Mux39~7_combout\ <= NOT \REGFILE|Mux39~7_combout\;
\REGFILE|ALT_INV_Mux39~6_combout\ <= NOT \REGFILE|Mux39~6_combout\;
\REGFILE|ALT_INV_Mux39~5_combout\ <= NOT \REGFILE|Mux39~5_combout\;
\REGFILE|ALT_INV_Mux39~4_combout\ <= NOT \REGFILE|Mux39~4_combout\;
\REGFILE|ALT_INV_Mux39~3_combout\ <= NOT \REGFILE|Mux39~3_combout\;
\REGFILE|ALT_INV_Mux39~2_combout\ <= NOT \REGFILE|Mux39~2_combout\;
\REGFILE|ALT_INV_Mux39~1_combout\ <= NOT \REGFILE|Mux39~1_combout\;
\REGFILE|ALT_INV_Mux39~0_combout\ <= NOT \REGFILE|Mux39~0_combout\;
\ALT_INV_inputALU[23]~23_combout\ <= NOT \inputALU[23]~23_combout\;
\REGFILE|ALT_INV_Mux40~10_combout\ <= NOT \REGFILE|Mux40~10_combout\;
\REGFILE|ALT_INV_Mux40~9_combout\ <= NOT \REGFILE|Mux40~9_combout\;
\REGFILE|ALT_INV_Mux40~8_combout\ <= NOT \REGFILE|Mux40~8_combout\;
\REGFILE|ALT_INV_Mux40~7_combout\ <= NOT \REGFILE|Mux40~7_combout\;
\REGFILE|ALT_INV_Mux40~6_combout\ <= NOT \REGFILE|Mux40~6_combout\;
\REGFILE|ALT_INV_Mux40~5_combout\ <= NOT \REGFILE|Mux40~5_combout\;
\REGFILE|ALT_INV_Mux40~4_combout\ <= NOT \REGFILE|Mux40~4_combout\;
\REGFILE|ALT_INV_Mux40~3_combout\ <= NOT \REGFILE|Mux40~3_combout\;
\REGFILE|ALT_INV_Mux40~2_combout\ <= NOT \REGFILE|Mux40~2_combout\;
\REGFILE|ALT_INV_Mux40~1_combout\ <= NOT \REGFILE|Mux40~1_combout\;
\REGFILE|ALT_INV_Mux40~0_combout\ <= NOT \REGFILE|Mux40~0_combout\;
\ALT_INV_inputALU[22]~22_combout\ <= NOT \inputALU[22]~22_combout\;
\REGFILE|ALT_INV_Mux41~9_combout\ <= NOT \REGFILE|Mux41~9_combout\;
\REGFILE|ALT_INV_Mux41~8_combout\ <= NOT \REGFILE|Mux41~8_combout\;
\REGFILE|ALT_INV_Mux41~7_combout\ <= NOT \REGFILE|Mux41~7_combout\;
\REGFILE|ALT_INV_Mux41~6_combout\ <= NOT \REGFILE|Mux41~6_combout\;
\REGFILE|ALT_INV_Mux41~5_combout\ <= NOT \REGFILE|Mux41~5_combout\;
\REGFILE|ALT_INV_Mux41~4_combout\ <= NOT \REGFILE|Mux41~4_combout\;
\REGFILE|ALT_INV_Mux41~3_combout\ <= NOT \REGFILE|Mux41~3_combout\;
\REGFILE|ALT_INV_Mux41~2_combout\ <= NOT \REGFILE|Mux41~2_combout\;
\REGFILE|ALT_INV_Mux41~1_combout\ <= NOT \REGFILE|Mux41~1_combout\;
\REGFILE|ALT_INV_Mux41~0_combout\ <= NOT \REGFILE|Mux41~0_combout\;
\ALT_INV_inputALU[21]~21_combout\ <= NOT \inputALU[21]~21_combout\;
\REGFILE|ALT_INV_Mux42~9_combout\ <= NOT \REGFILE|Mux42~9_combout\;
\REGFILE|ALT_INV_Mux42~8_combout\ <= NOT \REGFILE|Mux42~8_combout\;
\REGFILE|ALT_INV_Mux42~7_combout\ <= NOT \REGFILE|Mux42~7_combout\;
\REGFILE|ALT_INV_Mux42~6_combout\ <= NOT \REGFILE|Mux42~6_combout\;
\REGFILE|ALT_INV_Mux42~5_combout\ <= NOT \REGFILE|Mux42~5_combout\;
\REGFILE|ALT_INV_Mux42~4_combout\ <= NOT \REGFILE|Mux42~4_combout\;
\REGFILE|ALT_INV_Mux42~3_combout\ <= NOT \REGFILE|Mux42~3_combout\;
\REGFILE|ALT_INV_Mux42~2_combout\ <= NOT \REGFILE|Mux42~2_combout\;
\REGFILE|ALT_INV_Mux42~1_combout\ <= NOT \REGFILE|Mux42~1_combout\;
\REGFILE|ALT_INV_Mux42~0_combout\ <= NOT \REGFILE|Mux42~0_combout\;
\ALT_INV_inputALU[20]~20_combout\ <= NOT \inputALU[20]~20_combout\;
\REGFILE|ALT_INV_Mux43~9_combout\ <= NOT \REGFILE|Mux43~9_combout\;
\REGFILE|ALT_INV_Mux43~8_combout\ <= NOT \REGFILE|Mux43~8_combout\;
\REGFILE|ALT_INV_Mux43~7_combout\ <= NOT \REGFILE|Mux43~7_combout\;
\REGFILE|ALT_INV_Mux43~6_combout\ <= NOT \REGFILE|Mux43~6_combout\;
\REGFILE|ALT_INV_Mux43~5_combout\ <= NOT \REGFILE|Mux43~5_combout\;
\REGFILE|ALT_INV_Mux43~4_combout\ <= NOT \REGFILE|Mux43~4_combout\;
\REGFILE|ALT_INV_Mux43~3_combout\ <= NOT \REGFILE|Mux43~3_combout\;
\REGFILE|ALT_INV_Mux43~2_combout\ <= NOT \REGFILE|Mux43~2_combout\;
\REGFILE|ALT_INV_Mux43~1_combout\ <= NOT \REGFILE|Mux43~1_combout\;
\REGFILE|ALT_INV_Mux43~0_combout\ <= NOT \REGFILE|Mux43~0_combout\;
\ALT_INV_inputALU[19]~19_combout\ <= NOT \inputALU[19]~19_combout\;
\ALU|ALT_INV_Mux29~0_combout\ <= NOT \ALU|Mux29~0_combout\;
\ALU|ALT_INV_Mux32~0_combout\ <= NOT \ALU|Mux32~0_combout\;
\ALT_INV_WDATA[1]~10_combout\ <= NOT \WDATA[1]~10_combout\;
\ALT_INV_WDATA[1]~9_combout\ <= NOT \WDATA[1]~9_combout\;
\ALT_INV_WDATA[1]~8_combout\ <= NOT \WDATA[1]~8_combout\;
\ALT_INV_WDATA[1]~7_combout\ <= NOT \WDATA[1]~7_combout\;
\ALT_INV_WDATA[1]~6_combout\ <= NOT \WDATA[1]~6_combout\;
\ALT_INV_rtl~107_combout\ <= NOT \rtl~107_combout\;
\ALU|ALT_INV_ShiftRight0~6_combout\ <= NOT \ALU|ShiftRight0~6_combout\;
\ALU|ALT_INV_ShiftRight0~5_combout\ <= NOT \ALU|ShiftRight0~5_combout\;
\ALT_INV_rtl~19_combout\ <= NOT \rtl~19_combout\;
\ALT_INV_rtl~18_combout\ <= NOT \rtl~18_combout\;
\ALU|ALT_INV_ShiftRight0~4_combout\ <= NOT \ALU|ShiftRight0~4_combout\;
\ALT_INV_rtl~17_combout\ <= NOT \rtl~17_combout\;
\ALT_INV_inputALU[6]~34_combout\ <= NOT \inputALU[6]~34_combout\;
\ALT_INV_rtl~16_combout\ <= NOT \rtl~16_combout\;
\ALT_INV_rtl~106_combout\ <= NOT \rtl~106_combout\;
\ALT_INV_rtl~105_combout\ <= NOT \rtl~105_combout\;
\ALT_INV_rtl~104_combout\ <= NOT \rtl~104_combout\;
\REGFILE|ALT_INV_Mux32~11_combout\ <= NOT \REGFILE|Mux32~11_combout\;
\ALT_INV_rtl~12_combout\ <= NOT \rtl~12_combout\;
\ALT_INV_rtl~11_combout\ <= NOT \rtl~11_combout\;
\ALT_INV_rtl~10_combout\ <= NOT \rtl~10_combout\;
\ALT_INV_WDATA[1]~5_combout\ <= NOT \WDATA[1]~5_combout\;
\ALT_INV_WDATA[8]~4_combout\ <= NOT \WDATA[8]~4_combout\;
\CONTROL|ALT_INV_Mux20~3_combout\ <= NOT \CONTROL|Mux20~3_combout\;
\ALT_INV_WDATA[8]~3_combout\ <= NOT \WDATA[8]~3_combout\;
\ALU|ALT_INV_process_0~0_combout\ <= NOT \ALU|process_0~0_combout\;
\ALT_INV_WDATA[1]~2_combout\ <= NOT \WDATA[1]~2_combout\;
\ALT_INV_WDATA[8]~1_combout\ <= NOT \WDATA[8]~1_combout\;
\ALT_INV_WDATA[0]~0_combout\ <= NOT \WDATA[0]~0_combout\;
\ALU|ALT_INV_Mux31~6_combout\ <= NOT \ALU|Mux31~6_combout\;
\CONTROL|ALT_INV_Mux20~2_combout\ <= NOT \CONTROL|Mux20~2_combout\;
\CONTROL|ALT_INV_Mux5~0_combout\ <= NOT \CONTROL|Mux5~0_combout\;
\CONTROL|ALT_INV_Mux20~1_combout\ <= NOT \CONTROL|Mux20~1_combout\;
\CONTROL|ALT_INV_Mux18~2_combout\ <= NOT \CONTROL|Mux18~2_combout\;
\CONTROL|ALT_INV_Mux18~1_combout\ <= NOT \CONTROL|Mux18~1_combout\;
\CONTROL|ALT_INV_Mux3~0_combout\ <= NOT \CONTROL|Mux3~0_combout\;
\ALU|ALT_INV_Mux31~5_combout\ <= NOT \ALU|Mux31~5_combout\;
\ALU|ALT_INV_LessThan0~39_combout\ <= NOT \ALU|LessThan0~39_combout\;
\ALU|ALT_INV_LessThan0~38_combout\ <= NOT \ALU|LessThan0~38_combout\;
\ALU|ALT_INV_LessThan0~37_combout\ <= NOT \ALU|LessThan0~37_combout\;
\ALU|ALT_INV_LessThan0~36_combout\ <= NOT \ALU|LessThan0~36_combout\;
\ALU|ALT_INV_LessThan0~35_combout\ <= NOT \ALU|LessThan0~35_combout\;
\ALU|ALT_INV_LessThan0~34_combout\ <= NOT \ALU|LessThan0~34_combout\;
\ALU|ALT_INV_LessThan0~33_combout\ <= NOT \ALU|LessThan0~33_combout\;
\ALU|ALT_INV_LessThan0~32_combout\ <= NOT \ALU|LessThan0~32_combout\;
\ALU|ALT_INV_LessThan0~31_combout\ <= NOT \ALU|LessThan0~31_combout\;
\ALU|ALT_INV_LessThan0~30_combout\ <= NOT \ALU|LessThan0~30_combout\;
\ALU|ALT_INV_LessThan0~29_combout\ <= NOT \ALU|LessThan0~29_combout\;
\ALU|ALT_INV_LessThan0~28_combout\ <= NOT \ALU|LessThan0~28_combout\;
\ALU|ALT_INV_LessThan0~27_combout\ <= NOT \ALU|LessThan0~27_combout\;
\ALU|ALT_INV_LessThan0~26_combout\ <= NOT \ALU|LessThan0~26_combout\;
\ALU|ALT_INV_LessThan0~25_combout\ <= NOT \ALU|LessThan0~25_combout\;
\ALU|ALT_INV_LessThan0~24_combout\ <= NOT \ALU|LessThan0~24_combout\;
\ALU|ALT_INV_LessThan0~23_combout\ <= NOT \ALU|LessThan0~23_combout\;
\ALU|ALT_INV_LessThan0~22_combout\ <= NOT \ALU|LessThan0~22_combout\;
\ALU|ALT_INV_LessThan0~21_combout\ <= NOT \ALU|LessThan0~21_combout\;
\ALU|ALT_INV_LessThan0~20_combout\ <= NOT \ALU|LessThan0~20_combout\;
\ALU|ALT_INV_LessThan0~19_combout\ <= NOT \ALU|LessThan0~19_combout\;
\ALU|ALT_INV_LessThan0~18_combout\ <= NOT \ALU|LessThan0~18_combout\;
\ALU|ALT_INV_LessThan0~17_combout\ <= NOT \ALU|LessThan0~17_combout\;
\ALU|ALT_INV_LessThan0~16_combout\ <= NOT \ALU|LessThan0~16_combout\;
\ALU|ALT_INV_LessThan0~15_combout\ <= NOT \ALU|LessThan0~15_combout\;
\ALU|ALT_INV_LessThan0~14_combout\ <= NOT \ALU|LessThan0~14_combout\;
\ALU|ALT_INV_LessThan0~13_combout\ <= NOT \ALU|LessThan0~13_combout\;
\ALU|ALT_INV_LessThan0~12_combout\ <= NOT \ALU|LessThan0~12_combout\;
\ALU|ALT_INV_LessThan0~11_combout\ <= NOT \ALU|LessThan0~11_combout\;
\ALU|ALT_INV_LessThan0~10_combout\ <= NOT \ALU|LessThan0~10_combout\;
\ALU|ALT_INV_LessThan0~9_combout\ <= NOT \ALU|LessThan0~9_combout\;
\ALU|ALT_INV_LessThan0~8_combout\ <= NOT \ALU|LessThan0~8_combout\;
\ALU|ALT_INV_LessThan0~7_combout\ <= NOT \ALU|LessThan0~7_combout\;
\ALU|ALT_INV_LessThan0~6_combout\ <= NOT \ALU|LessThan0~6_combout\;
\ALU|ALT_INV_LessThan0~5_combout\ <= NOT \ALU|LessThan0~5_combout\;
\ALU|ALT_INV_LessThan0~4_combout\ <= NOT \ALU|LessThan0~4_combout\;
\ALU|ALT_INV_LessThan0~3_combout\ <= NOT \ALU|LessThan0~3_combout\;
\ALU|ALT_INV_LessThan0~2_combout\ <= NOT \ALU|LessThan0~2_combout\;
\ALU|ALT_INV_LessThan0~1_combout\ <= NOT \ALU|LessThan0~1_combout\;
\ALU|ALT_INV_LessThan0~0_combout\ <= NOT \ALU|LessThan0~0_combout\;
\ALU|ALT_INV_Mux31~4_combout\ <= NOT \ALU|Mux31~4_combout\;
\ALU|ALT_INV_Mux31~3_combout\ <= NOT \ALU|Mux31~3_combout\;
\ALU|ALT_INV_ShiftRight0~3_combout\ <= NOT \ALU|ShiftRight0~3_combout\;
\ALU|ALT_INV_ShiftRight0~2_combout\ <= NOT \ALU|ShiftRight0~2_combout\;
\ALT_INV_rtl~7_combout\ <= NOT \rtl~7_combout\;
\ALT_INV_rtl~6_combout\ <= NOT \rtl~6_combout\;
\ALU|ALT_INV_ShiftRight0~1_combout\ <= NOT \ALU|ShiftRight0~1_combout\;
\ALU|ALT_INV_ShiftRight0~0_combout\ <= NOT \ALU|ShiftRight0~0_combout\;
\ALT_INV_rtl~5_combout\ <= NOT \rtl~5_combout\;
\ALT_INV_inputALU[7]~33_combout\ <= NOT \inputALU[7]~33_combout\;
\ALT_INV_inputALU[6]~32_combout\ <= NOT \inputALU[6]~32_combout\;
\ALT_INV_rtl~4_combout\ <= NOT \rtl~4_combout\;
\ALT_INV_rtl~3_combout\ <= NOT \rtl~3_combout\;
\ALT_INV_rtl~2_combout\ <= NOT \rtl~2_combout\;
\ALT_INV_rtl~1_combout\ <= NOT \rtl~1_combout\;
\ALT_INV_rtl~0_combout\ <= NOT \rtl~0_combout\;
\ALU|ALT_INV_Mux31~2_combout\ <= NOT \ALU|Mux31~2_combout\;
\ALU|ALT_INV_Mux31~1_combout\ <= NOT \ALU|Mux31~1_combout\;
\ALU|ALT_INV_Mux31~0_combout\ <= NOT \ALU|Mux31~0_combout\;
\CONTROL|ALT_INV_Mux19~1_combout\ <= NOT \CONTROL|Mux19~1_combout\;
\CONTROL|ALT_INV_Mux19~0_combout\ <= NOT \CONTROL|Mux19~0_combout\;
\CONTROL|ALT_INV_Mux4~0_combout\ <= NOT \CONTROL|Mux4~0_combout\;
\ALU|ALT_INV_ShiftLeft0~1_combout\ <= NOT \ALU|ShiftLeft0~1_combout\;
\ALU|ALT_INV_ShiftLeft0~0_combout\ <= NOT \ALU|ShiftLeft0~0_combout\;
\ALT_INV_rtl~103_combout\ <= NOT \rtl~103_combout\;
\ALT_INV_rtl~102_combout\ <= NOT \rtl~102_combout\;
\CONTROL|ALT_INV_Mux17~1_combout\ <= NOT \CONTROL|Mux17~1_combout\;
\CONTROL|ALT_INV_Mux2~0_combout\ <= NOT \CONTROL|Mux2~0_combout\;
\CONTROL|ALT_INV_Mux17~0_combout\ <= NOT \CONTROL|Mux17~0_combout\;
\CONTROL|ALT_INV_Mux18~0_combout\ <= NOT \CONTROL|Mux18~0_combout\;
\CONTROL|ALT_INV_Mux20~0_combout\ <= NOT \CONTROL|Mux20~0_combout\;
\CONTROL|ALT_INV_Mux16~0_combout\ <= NOT \CONTROL|Mux16~0_combout\;
\CONTROL|ALT_INV_Mux9~1_combout\ <= NOT \CONTROL|Mux9~1_combout\;
\ALT_INV_inputALU[31]~31_combout\ <= NOT \inputALU[31]~31_combout\;
\REGFILE|ALT_INV_Mux32~10_combout\ <= NOT \REGFILE|Mux32~10_combout\;
\REGFILE|ALT_INV_Mux32~9_combout\ <= NOT \REGFILE|Mux32~9_combout\;
\REGFILE|ALT_INV_Mux32~8_combout\ <= NOT \REGFILE|Mux32~8_combout\;
\REGFILE|ALT_INV_Mux32~7_combout\ <= NOT \REGFILE|Mux32~7_combout\;
\REGFILE|ALT_INV_Mux32~6_combout\ <= NOT \REGFILE|Mux32~6_combout\;
\REGFILE|ALT_INV_Mux32~5_combout\ <= NOT \REGFILE|Mux32~5_combout\;
\REGFILE|ALT_INV_Mux32~4_combout\ <= NOT \REGFILE|Mux32~4_combout\;
\REGFILE|ALT_INV_Mux32~3_combout\ <= NOT \REGFILE|Mux32~3_combout\;
\REGFILE|ALT_INV_Mux32~2_combout\ <= NOT \REGFILE|Mux32~2_combout\;
\REGFILE|ALT_INV_Mux32~1_combout\ <= NOT \REGFILE|Mux32~1_combout\;
\REGFILE|ALT_INV_Mux32~0_combout\ <= NOT \REGFILE|Mux32~0_combout\;
\ALT_INV_inputALU[30]~30_combout\ <= NOT \inputALU[30]~30_combout\;
\REGFILE|ALT_INV_Mux33~10_combout\ <= NOT \REGFILE|Mux33~10_combout\;
\REGFILE|ALT_INV_Mux33~9_combout\ <= NOT \REGFILE|Mux33~9_combout\;
\REGFILE|ALT_INV_Mux25~10_combout\ <= NOT \REGFILE|Mux25~10_combout\;
\REGFILE|ALT_INV_Mux25~9_combout\ <= NOT \REGFILE|Mux25~9_combout\;
\REGFILE|ALT_INV_Mux26~10_combout\ <= NOT \REGFILE|Mux26~10_combout\;
\REGFILE|ALT_INV_Mux26~9_combout\ <= NOT \REGFILE|Mux26~9_combout\;
\REGFILE|ALT_INV_Mux27~10_combout\ <= NOT \REGFILE|Mux27~10_combout\;
\REGFILE|ALT_INV_Mux27~9_combout\ <= NOT \REGFILE|Mux27~9_combout\;
\REGFILE|ALT_INV_Mux28~10_combout\ <= NOT \REGFILE|Mux28~10_combout\;
\REGFILE|ALT_INV_Mux28~9_combout\ <= NOT \REGFILE|Mux28~9_combout\;
\REGFILE|ALT_INV_Mux29~10_combout\ <= NOT \REGFILE|Mux29~10_combout\;
\REGFILE|ALT_INV_Mux29~9_combout\ <= NOT \REGFILE|Mux29~9_combout\;
\REGFILE|ALT_INV_Mux30~10_combout\ <= NOT \REGFILE|Mux30~10_combout\;
\REGFILE|ALT_INV_Mux30~9_combout\ <= NOT \REGFILE|Mux30~9_combout\;
\REGFILE|ALT_INV_Mux31~10_combout\ <= NOT \REGFILE|Mux31~10_combout\;
\REGFILE|ALT_INV_Mux31~9_combout\ <= NOT \REGFILE|Mux31~9_combout\;
\REGFILE|ALT_INV_Mux41~11_combout\ <= NOT \REGFILE|Mux41~11_combout\;
\REGFILE|ALT_INV_Mux42~11_combout\ <= NOT \REGFILE|Mux42~11_combout\;
\REGFILE|ALT_INV_Mux43~11_combout\ <= NOT \REGFILE|Mux43~11_combout\;
\REGFILE|ALT_INV_Mux44~11_combout\ <= NOT \REGFILE|Mux44~11_combout\;
\REGFILE|ALT_INV_Mux45~11_combout\ <= NOT \REGFILE|Mux45~11_combout\;
\REGFILE|ALT_INV_Mux46~11_combout\ <= NOT \REGFILE|Mux46~11_combout\;
\REGFILE|ALT_INV_Mux47~11_combout\ <= NOT \REGFILE|Mux47~11_combout\;
\REGFILE|ALT_INV_Mux48~11_combout\ <= NOT \REGFILE|Mux48~11_combout\;
\REGFILE|ALT_INV_Mux49~11_combout\ <= NOT \REGFILE|Mux49~11_combout\;
\REGFILE|ALT_INV_Mux50~11_combout\ <= NOT \REGFILE|Mux50~11_combout\;
\REGFILE|ALT_INV_Mux51~11_combout\ <= NOT \REGFILE|Mux51~11_combout\;
\REGFILE|ALT_INV_Mux52~11_combout\ <= NOT \REGFILE|Mux52~11_combout\;
\REGFILE|ALT_INV_Mux53~12_combout\ <= NOT \REGFILE|Mux53~12_combout\;
\REGFILE|ALT_INV_Mux54~11_combout\ <= NOT \REGFILE|Mux54~11_combout\;
\REGFILE|ALT_INV_Mux55~11_combout\ <= NOT \REGFILE|Mux55~11_combout\;
\REGFILE|ALT_INV_Mux56~11_combout\ <= NOT \REGFILE|Mux56~11_combout\;
\REGFILE|ALT_INV_Mux57~11_combout\ <= NOT \REGFILE|Mux57~11_combout\;
\REGFILE|ALT_INV_Mux58~11_combout\ <= NOT \REGFILE|Mux58~11_combout\;
\REGFILE|ALT_INV_Mux59~11_combout\ <= NOT \REGFILE|Mux59~11_combout\;
\REGFILE|ALT_INV_Mux60~11_combout\ <= NOT \REGFILE|Mux60~11_combout\;
\REGFILE|ALT_INV_Mux61~11_combout\ <= NOT \REGFILE|Mux61~11_combout\;
\REGFILE|ALT_INV_Mux62~11_combout\ <= NOT \REGFILE|Mux62~11_combout\;
\REGFILE|ALT_INV_Mux63~11_combout\ <= NOT \REGFILE|Mux63~11_combout\;
\REGFILE|ALT_INV_Mux34~11_combout\ <= NOT \REGFILE|Mux34~11_combout\;
\REGFILE|ALT_INV_Mux35~11_combout\ <= NOT \REGFILE|Mux35~11_combout\;
\REGFILE|ALT_INV_Mux36~11_combout\ <= NOT \REGFILE|Mux36~11_combout\;
\REGFILE|ALT_INV_Mux37~11_combout\ <= NOT \REGFILE|Mux37~11_combout\;
\REGFILE|ALT_INV_Mux38~11_combout\ <= NOT \REGFILE|Mux38~11_combout\;
\REGFILE|ALT_INV_Mux39~11_combout\ <= NOT \REGFILE|Mux39~11_combout\;
\REGFILE|ALT_INV_Mux40~11_combout\ <= NOT \REGFILE|Mux40~11_combout\;
\REGFILE|ALT_INV_Mux41~10_combout\ <= NOT \REGFILE|Mux41~10_combout\;
\REGFILE|ALT_INV_Mux42~10_combout\ <= NOT \REGFILE|Mux42~10_combout\;
\REGFILE|ALT_INV_Mux43~10_combout\ <= NOT \REGFILE|Mux43~10_combout\;
\REGFILE|ALT_INV_Mux44~10_combout\ <= NOT \REGFILE|Mux44~10_combout\;
\REGFILE|ALT_INV_Mux45~10_combout\ <= NOT \REGFILE|Mux45~10_combout\;
\REGFILE|ALT_INV_Mux46~10_combout\ <= NOT \REGFILE|Mux46~10_combout\;
\REGFILE|ALT_INV_Mux47~10_combout\ <= NOT \REGFILE|Mux47~10_combout\;
\REGFILE|ALT_INV_Mux48~10_combout\ <= NOT \REGFILE|Mux48~10_combout\;
\REGFILE|ALT_INV_Mux49~10_combout\ <= NOT \REGFILE|Mux49~10_combout\;
\REGFILE|ALT_INV_Mux50~10_combout\ <= NOT \REGFILE|Mux50~10_combout\;
\REGFILE|ALT_INV_Mux51~10_combout\ <= NOT \REGFILE|Mux51~10_combout\;
\REGFILE|ALT_INV_Mux52~10_combout\ <= NOT \REGFILE|Mux52~10_combout\;
\REGFILE|ALT_INV_Mux53~11_combout\ <= NOT \REGFILE|Mux53~11_combout\;
\REGFILE|ALT_INV_Mux54~10_combout\ <= NOT \REGFILE|Mux54~10_combout\;
\REGFILE|ALT_INV_Mux55~10_combout\ <= NOT \REGFILE|Mux55~10_combout\;
\REGFILE|ALT_INV_Mux56~10_combout\ <= NOT \REGFILE|Mux56~10_combout\;
\REGFILE|ALT_INV_Mux57~10_combout\ <= NOT \REGFILE|Mux57~10_combout\;
\REGFILE|ALT_INV_Mux58~10_combout\ <= NOT \REGFILE|Mux58~10_combout\;
\REGFILE|ALT_INV_Mux59~10_combout\ <= NOT \REGFILE|Mux59~10_combout\;
\REGFILE|ALT_INV_Mux60~10_combout\ <= NOT \REGFILE|Mux60~10_combout\;
\REGFILE|ALT_INV_Mux61~10_combout\ <= NOT \REGFILE|Mux61~10_combout\;
\REGFILE|ALT_INV_Mux62~10_combout\ <= NOT \REGFILE|Mux62~10_combout\;
\CONTROL|ALT_INV_Mux7~1_combout\ <= NOT \CONTROL|Mux7~1_combout\;
\REGFILE|ALT_INV_Mux63~10_combout\ <= NOT \REGFILE|Mux63~10_combout\;
\CONTROL|ALT_INV_Mux15~1_combout\ <= NOT \CONTROL|Mux15~1_combout\;
\CONTROL|ALT_INV_Mux15~0_combout\ <= NOT \CONTROL|Mux15~0_combout\;
\PC|ALT_INV_PC[28]~2_combout\ <= NOT \PC|PC[28]~2_combout\;
\ALT_INV_NEXT_PC[22]~24_combout\ <= NOT \NEXT_PC[22]~24_combout\;
\ALT_INV_NEXT_PC[22]~23_combout\ <= NOT \NEXT_PC[22]~23_combout\;
\ALT_INV_NEXT_PC[22]~22_combout\ <= NOT \NEXT_PC[22]~22_combout\;
\PC|ALT_INV_PC[4]~1_combout\ <= NOT \PC|PC[4]~1_combout\;
\ALT_INV_ADD_MUX~0_combout\ <= NOT \ADD_MUX~0_combout\;
\ALU|ALT_INV_Mux32~46_combout\ <= NOT \ALU|Mux32~46_combout\;
\ALU|ALT_INV_Mux32~45_combout\ <= NOT \ALU|Mux32~45_combout\;
\ALU|ALT_INV_Mux32~44_combout\ <= NOT \ALU|Mux32~44_combout\;
\ALU|ALT_INV_Mux32~43_combout\ <= NOT \ALU|Mux32~43_combout\;
\ALU|ALT_INV_Mux32~42_combout\ <= NOT \ALU|Mux32~42_combout\;
\ALU|ALT_INV_Mux32~41_combout\ <= NOT \ALU|Mux32~41_combout\;
\ALU|ALT_INV_Mux32~40_combout\ <= NOT \ALU|Mux32~40_combout\;
\ALU|ALT_INV_Mux32~39_combout\ <= NOT \ALU|Mux32~39_combout\;
\ALU|ALT_INV_Mux32~38_combout\ <= NOT \ALU|Mux32~38_combout\;
\ALU|ALT_INV_Mux32~37_combout\ <= NOT \ALU|Mux32~37_combout\;
\ALU|ALT_INV_Mux32~36_combout\ <= NOT \ALU|Mux32~36_combout\;
\ALU|ALT_INV_Mux32~35_combout\ <= NOT \ALU|Mux32~35_combout\;
\ALU|ALT_INV_Mux32~34_combout\ <= NOT \ALU|Mux32~34_combout\;
\ALU|ALT_INV_Mux32~33_combout\ <= NOT \ALU|Mux32~33_combout\;
\ALU|ALT_INV_Mux32~32_combout\ <= NOT \ALU|Mux32~32_combout\;
\ALU|ALT_INV_Mux32~31_combout\ <= NOT \ALU|Mux32~31_combout\;
\ALU|ALT_INV_Mux32~30_combout\ <= NOT \ALU|Mux32~30_combout\;
\ALU|ALT_INV_Mux32~29_combout\ <= NOT \ALU|Mux32~29_combout\;
\ALU|ALT_INV_Mux32~28_combout\ <= NOT \ALU|Mux32~28_combout\;
\ALU|ALT_INV_Mux32~27_combout\ <= NOT \ALU|Mux32~27_combout\;
\ALU|ALT_INV_Mux32~26_combout\ <= NOT \ALU|Mux32~26_combout\;
\ALU|ALT_INV_Mux32~25_combout\ <= NOT \ALU|Mux32~25_combout\;
\ALU|ALT_INV_Mux32~24_combout\ <= NOT \ALU|Mux32~24_combout\;
\ALU|ALT_INV_Mux32~23_combout\ <= NOT \ALU|Mux32~23_combout\;
\ALU|ALT_INV_Mux32~22_combout\ <= NOT \ALU|Mux32~22_combout\;
\ALU|ALT_INV_Mux32~21_combout\ <= NOT \ALU|Mux32~21_combout\;
\ALU|ALT_INV_Mux32~20_combout\ <= NOT \ALU|Mux32~20_combout\;
\ALU|ALT_INV_Mux32~19_combout\ <= NOT \ALU|Mux32~19_combout\;
\ALU|ALT_INV_Mux32~18_combout\ <= NOT \ALU|Mux32~18_combout\;
\ALU|ALT_INV_Mux32~17_combout\ <= NOT \ALU|Mux32~17_combout\;
\ALU|ALT_INV_Mux32~16_combout\ <= NOT \ALU|Mux32~16_combout\;
\ALU|ALT_INV_Mux32~15_combout\ <= NOT \ALU|Mux32~15_combout\;
\ALU|ALT_INV_Mux32~14_combout\ <= NOT \ALU|Mux32~14_combout\;
\ALU|ALT_INV_Mux32~13_combout\ <= NOT \ALU|Mux32~13_combout\;
\ALU|ALT_INV_Mux32~12_combout\ <= NOT \ALU|Mux32~12_combout\;
\ALU|ALT_INV_Mux32~11_combout\ <= NOT \ALU|Mux32~11_combout\;
\ALU|ALT_INV_Mux32~10_combout\ <= NOT \ALU|Mux32~10_combout\;
\ALU|ALT_INV_Mux32~9_combout\ <= NOT \ALU|Mux32~9_combout\;
\ALU|ALT_INV_Mux32~8_combout\ <= NOT \ALU|Mux32~8_combout\;
\ALU|ALT_INV_Mux32~7_combout\ <= NOT \ALU|Mux32~7_combout\;
\ALU|ALT_INV_Mux32~6_combout\ <= NOT \ALU|Mux32~6_combout\;
\ALU|ALT_INV_LessThan3~11_combout\ <= NOT \ALU|LessThan3~11_combout\;
\ALU|ALT_INV_LessThan3~10_combout\ <= NOT \ALU|LessThan3~10_combout\;
\ALU|ALT_INV_LessThan3~9_combout\ <= NOT \ALU|LessThan3~9_combout\;
\ALU|ALT_INV_LessThan3~8_combout\ <= NOT \ALU|LessThan3~8_combout\;
\ALU|ALT_INV_LessThan3~7_combout\ <= NOT \ALU|LessThan3~7_combout\;
\ALU|ALT_INV_LessThan3~6_combout\ <= NOT \ALU|LessThan3~6_combout\;
\ALU|ALT_INV_LessThan3~5_combout\ <= NOT \ALU|LessThan3~5_combout\;
\ALU|ALT_INV_LessThan3~4_combout\ <= NOT \ALU|LessThan3~4_combout\;
\ALU|ALT_INV_LessThan3~3_combout\ <= NOT \ALU|LessThan3~3_combout\;
\ALU|ALT_INV_LessThan3~2_combout\ <= NOT \ALU|LessThan3~2_combout\;
\ALU|ALT_INV_LessThan3~1_combout\ <= NOT \ALU|LessThan3~1_combout\;
\ALU|ALT_INV_LessThan3~0_combout\ <= NOT \ALU|LessThan3~0_combout\;
\ALU|ALT_INV_Mux32~5_combout\ <= NOT \ALU|Mux32~5_combout\;
\ALU|ALT_INV_Mux32~4_combout\ <= NOT \ALU|Mux32~4_combout\;
\ALU|ALT_INV_Mux32~3_combout\ <= NOT \ALU|Mux32~3_combout\;
\ALU|ALT_INV_Mux32~2_combout\ <= NOT \ALU|Mux32~2_combout\;
\ALU|ALT_INV_Mux32~1_combout\ <= NOT \ALU|Mux32~1_combout\;
\ALU|ALT_INV_LessThan1~10_combout\ <= NOT \ALU|LessThan1~10_combout\;
\ALU|ALT_INV_LessThan1~9_combout\ <= NOT \ALU|LessThan1~9_combout\;
\ALU|ALT_INV_LessThan1~8_combout\ <= NOT \ALU|LessThan1~8_combout\;
\ALU|ALT_INV_LessThan1~7_combout\ <= NOT \ALU|LessThan1~7_combout\;
\ALU|ALT_INV_LessThan1~6_combout\ <= NOT \ALU|LessThan1~6_combout\;
\ALU|ALT_INV_LessThan1~5_combout\ <= NOT \ALU|LessThan1~5_combout\;
\ALU|ALT_INV_LessThan1~4_combout\ <= NOT \ALU|LessThan1~4_combout\;
\ALU|ALT_INV_LessThan1~3_combout\ <= NOT \ALU|LessThan1~3_combout\;
\ALU|ALT_INV_LessThan1~2_combout\ <= NOT \ALU|LessThan1~2_combout\;
\ALU|ALT_INV_LessThan1~1_combout\ <= NOT \ALU|LessThan1~1_combout\;
\ALU|ALT_INV_LessThan1~0_combout\ <= NOT \ALU|LessThan1~0_combout\;
\ALU|ALT_INV_LessThan2~11_combout\ <= NOT \ALU|LessThan2~11_combout\;
\ALU|ALT_INV_LessThan2~10_combout\ <= NOT \ALU|LessThan2~10_combout\;
\ALU|ALT_INV_ShiftRight0~59_combout\ <= NOT \ALU|ShiftRight0~59_combout\;
\ALU|ALT_INV_ShiftRight0~58_combout\ <= NOT \ALU|ShiftRight0~58_combout\;
\ALU|ALT_INV_ShiftRight0~57_combout\ <= NOT \ALU|ShiftRight0~57_combout\;
\ALU|ALT_INV_ShiftRight0~56_combout\ <= NOT \ALU|ShiftRight0~56_combout\;
\ALU|ALT_INV_LessThan2~9_combout\ <= NOT \ALU|LessThan2~9_combout\;
\ALU|ALT_INV_LessThan2~8_combout\ <= NOT \ALU|LessThan2~8_combout\;
\ALU|ALT_INV_ShiftRight0~55_combout\ <= NOT \ALU|ShiftRight0~55_combout\;
\ALU|ALT_INV_ShiftRight0~54_combout\ <= NOT \ALU|ShiftRight0~54_combout\;
\ALU|ALT_INV_LessThan2~7_combout\ <= NOT \ALU|LessThan2~7_combout\;
\ALU|ALT_INV_LessThan2~6_combout\ <= NOT \ALU|LessThan2~6_combout\;
\ALU|ALT_INV_LessThan2~5_combout\ <= NOT \ALU|LessThan2~5_combout\;
\ALU|ALT_INV_LessThan2~4_combout\ <= NOT \ALU|LessThan2~4_combout\;
\ALU|ALT_INV_LessThan2~3_combout\ <= NOT \ALU|LessThan2~3_combout\;
\ALU|ALT_INV_LessThan2~2_combout\ <= NOT \ALU|LessThan2~2_combout\;
\ALU|ALT_INV_LessThan2~1_combout\ <= NOT \ALU|LessThan2~1_combout\;
\ALU|ALT_INV_LessThan2~0_combout\ <= NOT \ALU|LessThan2~0_combout\;
\CONTROL|ALT_INV_Mux8~0_combout\ <= NOT \CONTROL|Mux8~0_combout\;
\PC|ALT_INV_PC[1]~0_combout\ <= NOT \PC|PC[1]~0_combout\;
\CONTROL|ALT_INV_Mux9~2_combout\ <= NOT \CONTROL|Mux9~2_combout\;
\CONTROL|ALT_INV_Mux10~1_combout\ <= NOT \CONTROL|Mux10~1_combout\;
\CONTROL|ALT_INV_Mux10~0_combout\ <= NOT \CONTROL|Mux10~0_combout\;
\ALT_INV_WDATA[31]~127_combout\ <= NOT \WDATA[31]~127_combout\;
\ALT_INV_WDATA[31]~126_combout\ <= NOT \WDATA[31]~126_combout\;
\ALT_INV_WDATA[31]~125_combout\ <= NOT \WDATA[31]~125_combout\;
\ALT_INV_WDATA[31]~124_combout\ <= NOT \WDATA[31]~124_combout\;
\ALU|ALT_INV_ShiftLeft0~41_combout\ <= NOT \ALU|ShiftLeft0~41_combout\;
\ALU|ALT_INV_ShiftLeft0~40_combout\ <= NOT \ALU|ShiftLeft0~40_combout\;
\ALU|ALT_INV_ShiftLeft0~39_combout\ <= NOT \ALU|ShiftLeft0~39_combout\;
\ALT_INV_WDATA[30]~123_combout\ <= NOT \WDATA[30]~123_combout\;
\ALT_INV_WDATA[30]~122_combout\ <= NOT \WDATA[30]~122_combout\;
\ALT_INV_WDATA[30]~121_combout\ <= NOT \WDATA[30]~121_combout\;
\ALT_INV_WDATA[30]~120_combout\ <= NOT \WDATA[30]~120_combout\;
\ALU|ALT_INV_ShiftRight0~53_combout\ <= NOT \ALU|ShiftRight0~53_combout\;
\ALU|ALT_INV_ShiftLeft0~38_combout\ <= NOT \ALU|ShiftLeft0~38_combout\;
\ALU|ALT_INV_ShiftLeft0~37_combout\ <= NOT \ALU|ShiftLeft0~37_combout\;
\ALU|ALT_INV_ShiftLeft0~36_combout\ <= NOT \ALU|ShiftLeft0~36_combout\;
\ALT_INV_WDATA[29]~119_combout\ <= NOT \WDATA[29]~119_combout\;
\ALT_INV_WDATA[29]~118_combout\ <= NOT \WDATA[29]~118_combout\;
\ALT_INV_WDATA[29]~117_combout\ <= NOT \WDATA[29]~117_combout\;
\ALT_INV_WDATA[29]~116_combout\ <= NOT \WDATA[29]~116_combout\;
\ALU|ALT_INV_ShiftRight0~52_combout\ <= NOT \ALU|ShiftRight0~52_combout\;
\ALU|ALT_INV_ShiftLeft0~35_combout\ <= NOT \ALU|ShiftLeft0~35_combout\;
\ALU|ALT_INV_ShiftLeft0~34_combout\ <= NOT \ALU|ShiftLeft0~34_combout\;
\ALU|ALT_INV_ShiftLeft0~33_combout\ <= NOT \ALU|ShiftLeft0~33_combout\;
\ALU|ALT_INV_ShiftLeft0~32_combout\ <= NOT \ALU|ShiftLeft0~32_combout\;
\ALT_INV_WDATA[28]~115_combout\ <= NOT \WDATA[28]~115_combout\;
\ALT_INV_WDATA[28]~114_combout\ <= NOT \WDATA[28]~114_combout\;
\ALT_INV_WDATA[28]~113_combout\ <= NOT \WDATA[28]~113_combout\;
\ALT_INV_WDATA[28]~112_combout\ <= NOT \WDATA[28]~112_combout\;
\ALU|ALT_INV_ShiftRight0~51_combout\ <= NOT \ALU|ShiftRight0~51_combout\;
\ALU|ALT_INV_ShiftLeft0~31_combout\ <= NOT \ALU|ShiftLeft0~31_combout\;
\ALU|ALT_INV_ShiftLeft0~30_combout\ <= NOT \ALU|ShiftLeft0~30_combout\;
\ALU|ALT_INV_ShiftLeft0~29_combout\ <= NOT \ALU|ShiftLeft0~29_combout\;
\ALT_INV_WDATA[27]~111_combout\ <= NOT \WDATA[27]~111_combout\;
\ALT_INV_WDATA[27]~110_combout\ <= NOT \WDATA[27]~110_combout\;
\ALT_INV_WDATA[27]~109_combout\ <= NOT \WDATA[27]~109_combout\;
\ALU|ALT_INV_process_0~14_combout\ <= NOT \ALU|process_0~14_combout\;
\ALT_INV_WDATA[27]~108_combout\ <= NOT \WDATA[27]~108_combout\;
\ALU|ALT_INV_process_0~13_combout\ <= NOT \ALU|process_0~13_combout\;
\ALU|ALT_INV_ShiftRight0~50_combout\ <= NOT \ALU|ShiftRight0~50_combout\;
\ALU|ALT_INV_ShiftLeft0~28_combout\ <= NOT \ALU|ShiftLeft0~28_combout\;
\ALU|ALT_INV_ShiftLeft0~27_combout\ <= NOT \ALU|ShiftLeft0~27_combout\;
\ALT_INV_rtl~101_combout\ <= NOT \rtl~101_combout\;
\ALT_INV_WDATA[26]~107_combout\ <= NOT \WDATA[26]~107_combout\;
\ALT_INV_WDATA[26]~106_combout\ <= NOT \WDATA[26]~106_combout\;
\ALT_INV_WDATA[26]~105_combout\ <= NOT \WDATA[26]~105_combout\;
\ALT_INV_WDATA[26]~104_combout\ <= NOT \WDATA[26]~104_combout\;
\ALU|ALT_INV_process_0~12_combout\ <= NOT \ALU|process_0~12_combout\;
\ALU|ALT_INV_ShiftRight0~49_combout\ <= NOT \ALU|ShiftRight0~49_combout\;
\ALU|ALT_INV_ShiftLeft0~26_combout\ <= NOT \ALU|ShiftLeft0~26_combout\;
\ALU|ALT_INV_ShiftLeft0~25_combout\ <= NOT \ALU|ShiftLeft0~25_combout\;
\ALT_INV_rtl~100_combout\ <= NOT \rtl~100_combout\;
\ALT_INV_WDATA[25]~103_combout\ <= NOT \WDATA[25]~103_combout\;
\ALT_INV_WDATA[25]~102_combout\ <= NOT \WDATA[25]~102_combout\;
\ALT_INV_WDATA[25]~101_combout\ <= NOT \WDATA[25]~101_combout\;
\ALT_INV_WDATA[25]~100_combout\ <= NOT \WDATA[25]~100_combout\;
\ALU|ALT_INV_ShiftRight0~48_combout\ <= NOT \ALU|ShiftRight0~48_combout\;
\ALU|ALT_INV_ShiftLeft0~24_combout\ <= NOT \ALU|ShiftLeft0~24_combout\;
\ALU|ALT_INV_ShiftLeft0~23_combout\ <= NOT \ALU|ShiftLeft0~23_combout\;
\ALT_INV_rtl~99_combout\ <= NOT \rtl~99_combout\;
\ALT_INV_WDATA[24]~99_combout\ <= NOT \WDATA[24]~99_combout\;
\ALT_INV_WDATA[24]~98_combout\ <= NOT \WDATA[24]~98_combout\;
\ALT_INV_WDATA[24]~97_combout\ <= NOT \WDATA[24]~97_combout\;
\ALT_INV_WDATA[24]~96_combout\ <= NOT \WDATA[24]~96_combout\;
\ALU|ALT_INV_process_0~11_combout\ <= NOT \ALU|process_0~11_combout\;
\ALU|ALT_INV_ShiftRight0~47_combout\ <= NOT \ALU|ShiftRight0~47_combout\;
\ALU|ALT_INV_ShiftLeft0~22_combout\ <= NOT \ALU|ShiftLeft0~22_combout\;
\ALU|ALT_INV_ShiftLeft0~21_combout\ <= NOT \ALU|ShiftLeft0~21_combout\;
\ALT_INV_rtl~98_combout\ <= NOT \rtl~98_combout\;
\ALT_INV_rtl~117_combout\ <= NOT \rtl~117_combout\;
\ALT_INV_WDATA[23]~95_combout\ <= NOT \WDATA[23]~95_combout\;
\ALT_INV_WDATA[23]~94_combout\ <= NOT \WDATA[23]~94_combout\;
\ALT_INV_WDATA[23]~93_combout\ <= NOT \WDATA[23]~93_combout\;
\ALT_INV_WDATA[23]~92_combout\ <= NOT \WDATA[23]~92_combout\;
\ALU|ALT_INV_ShiftRight0~46_combout\ <= NOT \ALU|ShiftRight0~46_combout\;
\ALU|ALT_INV_ShiftLeft0~20_combout\ <= NOT \ALU|ShiftLeft0~20_combout\;
\ALU|ALT_INV_ShiftLeft0~19_combout\ <= NOT \ALU|ShiftLeft0~19_combout\;
\ALT_INV_rtl~97_combout\ <= NOT \rtl~97_combout\;
\ALU|ALT_INV_ShiftLeft0~18_combout\ <= NOT \ALU|ShiftLeft0~18_combout\;
\ALT_INV_WDATA[22]~91_combout\ <= NOT \WDATA[22]~91_combout\;
\ALT_INV_WDATA[22]~90_combout\ <= NOT \WDATA[22]~90_combout\;
\ALT_INV_WDATA[22]~89_combout\ <= NOT \WDATA[22]~89_combout\;
\ALT_INV_WDATA[22]~88_combout\ <= NOT \WDATA[22]~88_combout\;
\ALU|ALT_INV_ShiftRight0~45_combout\ <= NOT \ALU|ShiftRight0~45_combout\;
\ALU|ALT_INV_ShiftLeft0~17_combout\ <= NOT \ALU|ShiftLeft0~17_combout\;
\ALT_INV_rtl~96_combout\ <= NOT \rtl~96_combout\;
\ALT_INV_WDATA[21]~87_combout\ <= NOT \WDATA[21]~87_combout\;
\ALT_INV_WDATA[21]~86_combout\ <= NOT \WDATA[21]~86_combout\;
\ALT_INV_WDATA[21]~85_combout\ <= NOT \WDATA[21]~85_combout\;
\ALT_INV_WDATA[21]~84_combout\ <= NOT \WDATA[21]~84_combout\;
\ALU|ALT_INV_process_0~10_combout\ <= NOT \ALU|process_0~10_combout\;
\ALU|ALT_INV_ShiftRight0~44_combout\ <= NOT \ALU|ShiftRight0~44_combout\;
\ALU|ALT_INV_ShiftLeft0~16_combout\ <= NOT \ALU|ShiftLeft0~16_combout\;
\ALT_INV_rtl~95_combout\ <= NOT \rtl~95_combout\;
\ALT_INV_WDATA[20]~83_combout\ <= NOT \WDATA[20]~83_combout\;
\ALT_INV_WDATA[20]~82_combout\ <= NOT \WDATA[20]~82_combout\;
\ALT_INV_WDATA[20]~81_combout\ <= NOT \WDATA[20]~81_combout\;
\ALT_INV_WDATA[20]~80_combout\ <= NOT \WDATA[20]~80_combout\;
\ALU|ALT_INV_ShiftRight0~43_combout\ <= NOT \ALU|ShiftRight0~43_combout\;
\ALU|ALT_INV_ShiftLeft0~15_combout\ <= NOT \ALU|ShiftLeft0~15_combout\;
\ALT_INV_rtl~94_combout\ <= NOT \rtl~94_combout\;
\ALT_INV_WDATA[19]~79_combout\ <= NOT \WDATA[19]~79_combout\;
\ALT_INV_WDATA[19]~78_combout\ <= NOT \WDATA[19]~78_combout\;
\ALT_INV_WDATA[19]~77_combout\ <= NOT \WDATA[19]~77_combout\;
\ALT_INV_WDATA[19]~76_combout\ <= NOT \WDATA[19]~76_combout\;
\ALU|ALT_INV_ShiftRight0~42_combout\ <= NOT \ALU|ShiftRight0~42_combout\;
\ALU|ALT_INV_ShiftLeft0~14_combout\ <= NOT \ALU|ShiftLeft0~14_combout\;
\ALU|ALT_INV_ShiftLeft0~13_combout\ <= NOT \ALU|ShiftLeft0~13_combout\;
\ALU|ALT_INV_ShiftLeft0~12_combout\ <= NOT \ALU|ShiftLeft0~12_combout\;
\ALT_INV_rtl~93_combout\ <= NOT \rtl~93_combout\;
\ALT_INV_WDATA[18]~75_combout\ <= NOT \WDATA[18]~75_combout\;
\ALT_INV_WDATA[18]~74_combout\ <= NOT \WDATA[18]~74_combout\;
\ALT_INV_WDATA[18]~73_combout\ <= NOT \WDATA[18]~73_combout\;
\ALT_INV_WDATA[18]~72_combout\ <= NOT \WDATA[18]~72_combout\;
\ALU|ALT_INV_ShiftRight0~41_combout\ <= NOT \ALU|ShiftRight0~41_combout\;
\ALU|ALT_INV_ShiftLeft0~11_combout\ <= NOT \ALU|ShiftLeft0~11_combout\;
\ALU|ALT_INV_ShiftLeft0~10_combout\ <= NOT \ALU|ShiftLeft0~10_combout\;
\ALU|ALT_INV_ShiftLeft0~9_combout\ <= NOT \ALU|ShiftLeft0~9_combout\;
\ALT_INV_rtl~92_combout\ <= NOT \rtl~92_combout\;
\ALT_INV_WDATA[17]~71_combout\ <= NOT \WDATA[17]~71_combout\;
\ALT_INV_WDATA[17]~70_combout\ <= NOT \WDATA[17]~70_combout\;
\ALT_INV_WDATA[17]~69_combout\ <= NOT \WDATA[17]~69_combout\;
\ALT_INV_WDATA[17]~68_combout\ <= NOT \WDATA[17]~68_combout\;
\ALU|ALT_INV_ShiftRight0~40_combout\ <= NOT \ALU|ShiftRight0~40_combout\;
\ALU|ALT_INV_ShiftLeft0~8_combout\ <= NOT \ALU|ShiftLeft0~8_combout\;
\ALU|ALT_INV_ShiftLeft0~7_combout\ <= NOT \ALU|ShiftLeft0~7_combout\;
\ALU|ALT_INV_ShiftLeft0~6_combout\ <= NOT \ALU|ShiftLeft0~6_combout\;
\ALT_INV_rtl~91_combout\ <= NOT \rtl~91_combout\;
\ALT_INV_WDATA[16]~67_combout\ <= NOT \WDATA[16]~67_combout\;
\ALT_INV_WDATA[16]~66_combout\ <= NOT \WDATA[16]~66_combout\;
\ALT_INV_WDATA[16]~65_combout\ <= NOT \WDATA[16]~65_combout\;
\ALT_INV_WDATA[16]~64_combout\ <= NOT \WDATA[16]~64_combout\;
\ALT_INV_WDATA[16]~63_combout\ <= NOT \WDATA[16]~63_combout\;
\ALT_INV_WDATA[16]~62_combout\ <= NOT \WDATA[16]~62_combout\;
\ALT_INV_WDATA[16]~61_combout\ <= NOT \WDATA[16]~61_combout\;
\ALU|ALT_INV_ShiftRight0~39_combout\ <= NOT \ALU|ShiftRight0~39_combout\;
\ALU|ALT_INV_ShiftLeft0~5_combout\ <= NOT \ALU|ShiftLeft0~5_combout\;
\ALU|ALT_INV_ShiftLeft0~4_combout\ <= NOT \ALU|ShiftLeft0~4_combout\;
\ALU|ALT_INV_ShiftLeft0~3_combout\ <= NOT \ALU|ShiftLeft0~3_combout\;
\ALT_INV_rtl~90_combout\ <= NOT \rtl~90_combout\;
\ALT_INV_WDATA[15]~60_combout\ <= NOT \WDATA[15]~60_combout\;
\ALT_INV_WDATA[15]~59_combout\ <= NOT \WDATA[15]~59_combout\;
\ALT_INV_WDATA[15]~58_combout\ <= NOT \WDATA[15]~58_combout\;
\ALU|ALT_INV_process_0~9_combout\ <= NOT \ALU|process_0~9_combout\;
\ALT_INV_WDATA[15]~57_combout\ <= NOT \WDATA[15]~57_combout\;
\ALT_INV_rtl~89_combout\ <= NOT \rtl~89_combout\;
\ALT_INV_rtl~88_combout\ <= NOT \rtl~88_combout\;
\ALU|ALT_INV_ShiftRight0~38_combout\ <= NOT \ALU|ShiftRight0~38_combout\;
\ALU|ALT_INV_ShiftRight0~37_combout\ <= NOT \ALU|ShiftRight0~37_combout\;
\ALT_INV_WDATA[15]~56_combout\ <= NOT \WDATA[15]~56_combout\;
\ALT_INV_WDATA[14]~55_combout\ <= NOT \WDATA[14]~55_combout\;
\ALT_INV_WDATA[14]~54_combout\ <= NOT \WDATA[14]~54_combout\;
\ALT_INV_WDATA[14]~53_combout\ <= NOT \WDATA[14]~53_combout\;
\ALU|ALT_INV_process_0~8_combout\ <= NOT \ALU|process_0~8_combout\;
\ALT_INV_WDATA[14]~52_combout\ <= NOT \WDATA[14]~52_combout\;
\ALT_INV_rtl~87_combout\ <= NOT \rtl~87_combout\;
\ALT_INV_rtl~86_combout\ <= NOT \rtl~86_combout\;
\ALU|ALT_INV_ShiftRight0~36_combout\ <= NOT \ALU|ShiftRight0~36_combout\;
\ALU|ALT_INV_ShiftRight0~35_combout\ <= NOT \ALU|ShiftRight0~35_combout\;
\ALU|ALT_INV_ShiftRight0~34_combout\ <= NOT \ALU|ShiftRight0~34_combout\;
\ALT_INV_WDATA[14]~51_combout\ <= NOT \WDATA[14]~51_combout\;
\ALT_INV_WDATA[13]~50_combout\ <= NOT \WDATA[13]~50_combout\;
\ALT_INV_WDATA[13]~49_combout\ <= NOT \WDATA[13]~49_combout\;
\ALT_INV_WDATA[13]~48_combout\ <= NOT \WDATA[13]~48_combout\;
\ALU|ALT_INV_process_0~7_combout\ <= NOT \ALU|process_0~7_combout\;
\ALT_INV_WDATA[13]~47_combout\ <= NOT \WDATA[13]~47_combout\;
\ALT_INV_rtl~85_combout\ <= NOT \rtl~85_combout\;
\ALT_INV_rtl~84_combout\ <= NOT \rtl~84_combout\;
\ALU|ALT_INV_ShiftRight0~33_combout\ <= NOT \ALU|ShiftRight0~33_combout\;
\ALU|ALT_INV_ShiftRight0~32_combout\ <= NOT \ALU|ShiftRight0~32_combout\;
\ALT_INV_rtl~116_combout\ <= NOT \rtl~116_combout\;
\ALU|ALT_INV_ShiftRight0~31_combout\ <= NOT \ALU|ShiftRight0~31_combout\;
\ALU|ALT_INV_ShiftRight0~30_combout\ <= NOT \ALU|ShiftRight0~30_combout\;
\ALT_INV_WDATA[13]~46_combout\ <= NOT \WDATA[13]~46_combout\;
\ALT_INV_WDATA[12]~45_combout\ <= NOT \WDATA[12]~45_combout\;
\ALT_INV_WDATA[12]~44_combout\ <= NOT \WDATA[12]~44_combout\;
\ALT_INV_WDATA[12]~43_combout\ <= NOT \WDATA[12]~43_combout\;
\ALU|ALT_INV_process_0~6_combout\ <= NOT \ALU|process_0~6_combout\;
\ALT_INV_WDATA[12]~42_combout\ <= NOT \WDATA[12]~42_combout\;
\ALT_INV_rtl~83_combout\ <= NOT \rtl~83_combout\;
\ALT_INV_rtl~82_combout\ <= NOT \rtl~82_combout\;
\ALU|ALT_INV_ShiftRight0~29_combout\ <= NOT \ALU|ShiftRight0~29_combout\;
\ALU|ALT_INV_ShiftRight0~28_combout\ <= NOT \ALU|ShiftRight0~28_combout\;
\ALT_INV_WDATA[12]~41_combout\ <= NOT \WDATA[12]~41_combout\;
\ALT_INV_WDATA[11]~40_combout\ <= NOT \WDATA[11]~40_combout\;
\ALT_INV_WDATA[11]~39_combout\ <= NOT \WDATA[11]~39_combout\;
\ALT_INV_WDATA[11]~38_combout\ <= NOT \WDATA[11]~38_combout\;
\ALU|ALT_INV_process_0~5_combout\ <= NOT \ALU|process_0~5_combout\;
\ALT_INV_WDATA[11]~37_combout\ <= NOT \WDATA[11]~37_combout\;
\ALT_INV_rtl~81_combout\ <= NOT \rtl~81_combout\;
\ALT_INV_rtl~77_combout\ <= NOT \rtl~77_combout\;
\ALU|ALT_INV_ShiftRight0~27_combout\ <= NOT \ALU|ShiftRight0~27_combout\;
\ALU|ALT_INV_ShiftRight0~26_combout\ <= NOT \ALU|ShiftRight0~26_combout\;
\ALT_INV_WDATA[11]~36_combout\ <= NOT \WDATA[11]~36_combout\;
\ALT_INV_WDATA[10]~35_combout\ <= NOT \WDATA[10]~35_combout\;
\ALT_INV_WDATA[10]~34_combout\ <= NOT \WDATA[10]~34_combout\;
\ALT_INV_WDATA[10]~33_combout\ <= NOT \WDATA[10]~33_combout\;
\ALT_INV_rtl~74_combout\ <= NOT \rtl~74_combout\;
\ALT_INV_rtl~70_combout\ <= NOT \rtl~70_combout\;
\ALU|ALT_INV_ShiftRight0~25_combout\ <= NOT \ALU|ShiftRight0~25_combout\;
\ALU|ALT_INV_ShiftRight0~24_combout\ <= NOT \ALU|ShiftRight0~24_combout\;
\ALT_INV_rtl~115_combout\ <= NOT \rtl~115_combout\;
\ALT_INV_WDATA[10]~32_combout\ <= NOT \WDATA[10]~32_combout\;
\ALU|ALT_INV_process_0~4_combout\ <= NOT \ALU|process_0~4_combout\;
\ALT_INV_WDATA[10]~31_combout\ <= NOT \WDATA[10]~31_combout\;
\ALT_INV_WDATA[9]~30_combout\ <= NOT \WDATA[9]~30_combout\;
\ALT_INV_WDATA[9]~29_combout\ <= NOT \WDATA[9]~29_combout\;
\ALT_INV_WDATA[9]~28_combout\ <= NOT \WDATA[9]~28_combout\;
\ALT_INV_rtl~67_combout\ <= NOT \rtl~67_combout\;
\ALT_INV_rtl~63_combout\ <= NOT \rtl~63_combout\;
\ALU|ALT_INV_ShiftRight0~23_combout\ <= NOT \ALU|ShiftRight0~23_combout\;
\ALU|ALT_INV_ShiftRight0~22_combout\ <= NOT \ALU|ShiftRight0~22_combout\;
\ALT_INV_rtl~114_combout\ <= NOT \rtl~114_combout\;
\ALT_INV_WDATA[9]~27_combout\ <= NOT \WDATA[9]~27_combout\;
\ALU|ALT_INV_process_0~3_combout\ <= NOT \ALU|process_0~3_combout\;
\ALT_INV_WDATA[9]~26_combout\ <= NOT \WDATA[9]~26_combout\;
\ALT_INV_WDATA[8]~25_combout\ <= NOT \WDATA[8]~25_combout\;
\ALT_INV_WDATA[8]~24_combout\ <= NOT \WDATA[8]~24_combout\;
\ALT_INV_WDATA[8]~23_combout\ <= NOT \WDATA[8]~23_combout\;
\ALT_INV_rtl~60_combout\ <= NOT \rtl~60_combout\;
\ALT_INV_rtl~56_combout\ <= NOT \rtl~56_combout\;
\ALU|ALT_INV_ShiftRight0~21_combout\ <= NOT \ALU|ShiftRight0~21_combout\;
\ALT_INV_rtl~113_combout\ <= NOT \rtl~113_combout\;
\ALT_INV_WDATA[8]~22_combout\ <= NOT \WDATA[8]~22_combout\;
\ALU|ALT_INV_process_0~2_combout\ <= NOT \ALU|process_0~2_combout\;
\ALT_INV_WDATA[8]~21_combout\ <= NOT \WDATA[8]~21_combout\;
\ALT_INV_WDATA[7]~20_combout\ <= NOT \WDATA[7]~20_combout\;
\ALT_INV_WDATA[7]~19_combout\ <= NOT \WDATA[7]~19_combout\;
\ALT_INV_WDATA[7]~18_combout\ <= NOT \WDATA[7]~18_combout\;
\ALT_INV_rtl~112_combout\ <= NOT \rtl~112_combout\;
\ALT_INV_rtl~51_combout\ <= NOT \rtl~51_combout\;
\ALU|ALT_INV_ShiftRight0~20_combout\ <= NOT \ALU|ShiftRight0~20_combout\;
\ALT_INV_rtl~111_combout\ <= NOT \rtl~111_combout\;
\ALT_INV_WDATA[7]~17_combout\ <= NOT \WDATA[7]~17_combout\;
\ALU|ALT_INV_process_0~1_combout\ <= NOT \ALU|process_0~1_combout\;
\ALT_INV_WDATA[7]~16_combout\ <= NOT \WDATA[7]~16_combout\;
\ALT_INV_WDATA[6]~15_combout\ <= NOT \WDATA[6]~15_combout\;
\ALU|ALT_INV_Mux25~3_combout\ <= NOT \ALU|Mux25~3_combout\;
\ALU|ALT_INV_Mux25~2_combout\ <= NOT \ALU|Mux25~2_combout\;
\ALT_INV_rtl~110_combout\ <= NOT \rtl~110_combout\;
\ALT_INV_rtl~47_combout\ <= NOT \rtl~47_combout\;
\ALT_INV_rtl~23_combout\ <= NOT \rtl~23_combout\;
\ALU|ALT_INV_ShiftRight0~19_combout\ <= NOT \ALU|ShiftRight0~19_combout\;
\ALU|ALT_INV_ShiftRight0~18_combout\ <= NOT \ALU|ShiftRight0~18_combout\;
\ALT_INV_rtl~50_combout\ <= NOT \rtl~50_combout\;
\ALU|ALT_INV_Mux25~1_combout\ <= NOT \ALU|Mux25~1_combout\;
\ALU|ALT_INV_Mux25~0_combout\ <= NOT \ALU|Mux25~0_combout\;
\ALT_INV_WDATA[5]~14_combout\ <= NOT \WDATA[5]~14_combout\;
\ALU|ALT_INV_Mux26~3_combout\ <= NOT \ALU|Mux26~3_combout\;
\ALU|ALT_INV_Mux26~2_combout\ <= NOT \ALU|Mux26~2_combout\;
\ALT_INV_rtl~109_combout\ <= NOT \rtl~109_combout\;
\ALT_INV_rtl~43_combout\ <= NOT \rtl~43_combout\;
\ALU|ALT_INV_ShiftRight0~17_combout\ <= NOT \ALU|ShiftRight0~17_combout\;
\ALU|ALT_INV_ShiftRight0~16_combout\ <= NOT \ALU|ShiftRight0~16_combout\;
\ALT_INV_rtl~46_combout\ <= NOT \rtl~46_combout\;
\ALU|ALT_INV_Mux26~1_combout\ <= NOT \ALU|Mux26~1_combout\;
\ALU|ALT_INV_Mux26~0_combout\ <= NOT \ALU|Mux26~0_combout\;
\ALT_INV_WDATA[4]~13_combout\ <= NOT \WDATA[4]~13_combout\;
\ALU|ALT_INV_Mux27~3_combout\ <= NOT \ALU|Mux27~3_combout\;
\ALU|ALT_INV_Mux27~2_combout\ <= NOT \ALU|Mux27~2_combout\;
\ALT_INV_rtl~108_combout\ <= NOT \rtl~108_combout\;
\ALT_INV_rtl~39_combout\ <= NOT \rtl~39_combout\;
\ALU|ALT_INV_ShiftLeft0~2_combout\ <= NOT \ALU|ShiftLeft0~2_combout\;
\ALU|ALT_INV_ShiftRight0~15_combout\ <= NOT \ALU|ShiftRight0~15_combout\;
\ALU|ALT_INV_ShiftRight0~14_combout\ <= NOT \ALU|ShiftRight0~14_combout\;
\ALT_INV_rtl~42_combout\ <= NOT \rtl~42_combout\;
\ALU|ALT_INV_Mux27~1_combout\ <= NOT \ALU|Mux27~1_combout\;
\ALU|ALT_INV_Mux27~0_combout\ <= NOT \ALU|Mux27~0_combout\;
\ALT_INV_WDATA[3]~12_combout\ <= NOT \WDATA[3]~12_combout\;
\ALU|ALT_INV_Mux28~4_combout\ <= NOT \ALU|Mux28~4_combout\;
\ALU|ALT_INV_Mux28~3_combout\ <= NOT \ALU|Mux28~3_combout\;
\ALU|ALT_INV_Mux28~2_combout\ <= NOT \ALU|Mux28~2_combout\;
\ALT_INV_rtl~31_combout\ <= NOT \rtl~31_combout\;
\ALU|ALT_INV_ShiftRight0~13_combout\ <= NOT \ALU|ShiftRight0~13_combout\;
\ALU|ALT_INV_ShiftRight0~12_combout\ <= NOT \ALU|ShiftRight0~12_combout\;
\ALT_INV_rtl~38_combout\ <= NOT \rtl~38_combout\;
\ALT_INV_rtl~37_combout\ <= NOT \rtl~37_combout\;
\ALU|ALT_INV_ShiftRight0~11_combout\ <= NOT \ALU|ShiftRight0~11_combout\;
\ALT_INV_rtl~36_combout\ <= NOT \rtl~36_combout\;
\ALT_INV_rtl~35_combout\ <= NOT \rtl~35_combout\;
\ALT_INV_rtl~34_combout\ <= NOT \rtl~34_combout\;
\ALT_INV_rtl~33_combout\ <= NOT \rtl~33_combout\;
\ALT_INV_rtl~32_combout\ <= NOT \rtl~32_combout\;
\ALU|ALT_INV_Mux28~1_combout\ <= NOT \ALU|Mux28~1_combout\;
\ALU|ALT_INV_Mux28~0_combout\ <= NOT \ALU|Mux28~0_combout\;
\ALT_INV_WDATA[2]~11_combout\ <= NOT \WDATA[2]~11_combout\;
\ALU|ALT_INV_Mux29~6_combout\ <= NOT \ALU|Mux29~6_combout\;
\ALU|ALT_INV_Mux29~5_combout\ <= NOT \ALU|Mux29~5_combout\;
\ALU|ALT_INV_Mux29~4_combout\ <= NOT \ALU|Mux29~4_combout\;
\ALU|ALT_INV_ShiftRight0~10_combout\ <= NOT \ALU|ShiftRight0~10_combout\;
\ALU|ALT_INV_ShiftRight0~9_combout\ <= NOT \ALU|ShiftRight0~9_combout\;
\ALT_INV_rtl~30_combout\ <= NOT \rtl~30_combout\;
\ALT_INV_rtl~29_combout\ <= NOT \rtl~29_combout\;
\ALU|ALT_INV_ShiftRight0~8_combout\ <= NOT \ALU|ShiftRight0~8_combout\;
\ALT_INV_rtl~28_combout\ <= NOT \rtl~28_combout\;
\ALT_INV_inputALU[7]~35_combout\ <= NOT \inputALU[7]~35_combout\;
\ALT_INV_rtl~27_combout\ <= NOT \rtl~27_combout\;
\ALU|ALT_INV_ShiftRight0~7_combout\ <= NOT \ALU|ShiftRight0~7_combout\;
\REGFILE|ALT_INV_Mux33~11_combout\ <= NOT \REGFILE|Mux33~11_combout\;
\ALT_INV_rtl~26_combout\ <= NOT \rtl~26_combout\;
\ALT_INV_rtl~25_combout\ <= NOT \rtl~25_combout\;
\ALT_INV_rtl~24_combout\ <= NOT \rtl~24_combout\;
\ALU|ALT_INV_Mux29~3_combout\ <= NOT \ALU|Mux29~3_combout\;
\ALU|ALT_INV_Mux29~2_combout\ <= NOT \ALU|Mux29~2_combout\;
\ALU|ALT_INV_Mux29~1_combout\ <= NOT \ALU|Mux29~1_combout\;
\DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \DATAMEMM|altsyncram_component|auto_generated|q_a\(0);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(1);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(2);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(3);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(4);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(5);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(6);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(7);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(8);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(9);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(10);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(11);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(12);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(13);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(14);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(15);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(16);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(17);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(18);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(19);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(20);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(21);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(22);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(23);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(24);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(25);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(26);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(27);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(28);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(29);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(30);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(31);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(0);

-- Location: IOOBUF_X12_Y45_N53
\PC_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(0),
	devoe => ww_devoe,
	o => ww_PC_out(0));

-- Location: IOOBUF_X54_Y20_N56
\PC_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(1),
	devoe => ww_devoe,
	o => ww_PC_out(1));

-- Location: IOOBUF_X54_Y21_N22
\PC_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(2),
	devoe => ww_devoe,
	o => ww_PC_out(2));

-- Location: IOOBUF_X54_Y20_N39
\PC_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(3),
	devoe => ww_devoe,
	o => ww_PC_out(3));

-- Location: IOOBUF_X51_Y0_N53
\PC_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(4),
	devoe => ww_devoe,
	o => ww_PC_out(4));

-- Location: IOOBUF_X34_Y45_N53
\PC_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(5),
	devoe => ww_devoe,
	o => ww_PC_out(5));

-- Location: IOOBUF_X22_Y45_N2
\PC_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(6),
	devoe => ww_devoe,
	o => ww_PC_out(6));

-- Location: IOOBUF_X0_Y21_N39
\PC_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(7),
	devoe => ww_devoe,
	o => ww_PC_out(7));

-- Location: IOOBUF_X12_Y45_N19
\PC_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(8),
	devoe => ww_devoe,
	o => ww_PC_out(8));

-- Location: IOOBUF_X0_Y20_N5
\PC_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(9),
	devoe => ww_devoe,
	o => ww_PC_out(9));

-- Location: IOOBUF_X54_Y21_N56
\PC_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(10),
	devoe => ww_devoe,
	o => ww_PC_out(10));

-- Location: IOOBUF_X11_Y0_N36
\PC_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(11),
	devoe => ww_devoe,
	o => ww_PC_out(11));

-- Location: IOOBUF_X10_Y0_N59
\PC_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(12),
	devoe => ww_devoe,
	o => ww_PC_out(12));

-- Location: IOOBUF_X11_Y0_N53
\PC_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(13),
	devoe => ww_devoe,
	o => ww_PC_out(13));

-- Location: IOOBUF_X0_Y20_N39
\PC_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(14),
	devoe => ww_devoe,
	o => ww_PC_out(14));

-- Location: IOOBUF_X54_Y20_N5
\PC_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(15),
	devoe => ww_devoe,
	o => ww_PC_out(15));

-- Location: IOOBUF_X54_Y20_N22
\PC_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(16),
	devoe => ww_devoe,
	o => ww_PC_out(16));

-- Location: IOOBUF_X54_Y21_N5
\PC_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(17),
	devoe => ww_devoe,
	o => ww_PC_out(17));

-- Location: IOOBUF_X54_Y18_N96
\PC_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(18),
	devoe => ww_devoe,
	o => ww_PC_out(18));

-- Location: IOOBUF_X54_Y21_N39
\PC_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(19),
	devoe => ww_devoe,
	o => ww_PC_out(19));

-- Location: IOOBUF_X11_Y0_N2
\PC_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(20),
	devoe => ww_devoe,
	o => ww_PC_out(20));

-- Location: IOOBUF_X54_Y19_N56
\PC_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(21),
	devoe => ww_devoe,
	o => ww_PC_out(21));

-- Location: IOOBUF_X52_Y0_N19
\PC_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|ALT_INV_PC\(22),
	devoe => ww_devoe,
	o => ww_PC_out(22));

-- Location: IOOBUF_X0_Y19_N39
\PC_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(23),
	devoe => ww_devoe,
	o => ww_PC_out(23));

-- Location: IOOBUF_X10_Y0_N76
\PC_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(24),
	devoe => ww_devoe,
	o => ww_PC_out(24));

-- Location: IOOBUF_X8_Y45_N42
\PC_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(25),
	devoe => ww_devoe,
	o => ww_PC_out(25));

-- Location: IOOBUF_X0_Y21_N22
\PC_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(26),
	devoe => ww_devoe,
	o => ww_PC_out(26));

-- Location: IOOBUF_X52_Y0_N2
\PC_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(27),
	devoe => ww_devoe,
	o => ww_PC_out(27));

-- Location: IOOBUF_X8_Y45_N76
\PC_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(28),
	devoe => ww_devoe,
	o => ww_PC_out(28));

-- Location: IOOBUF_X8_Y45_N59
\PC_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(29),
	devoe => ww_devoe,
	o => ww_PC_out(29));

-- Location: IOOBUF_X54_Y19_N5
\PC_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(30),
	devoe => ww_devoe,
	o => ww_PC_out(30));

-- Location: IOOBUF_X0_Y21_N5
\PC_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(31),
	devoe => ww_devoe,
	o => ww_PC_out(31));

-- Location: IOOBUF_X10_Y45_N53
\instruction_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_instruction_out(0));

-- Location: IOOBUF_X54_Y17_N5
\instruction_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_instruction_out(1));

-- Location: IOOBUF_X10_Y45_N19
\instruction_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_instruction_out(2));

-- Location: IOOBUF_X54_Y16_N5
\instruction_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_instruction_out(3));

-- Location: IOOBUF_X54_Y17_N56
\instruction_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => ww_instruction_out(4));

-- Location: IOOBUF_X54_Y16_N56
\instruction_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => ww_instruction_out(5));

-- Location: IOOBUF_X24_Y0_N53
\instruction_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => ww_instruction_out(6));

-- Location: IOOBUF_X23_Y0_N59
\instruction_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => ww_instruction_out(7));

-- Location: IOOBUF_X16_Y0_N59
\instruction_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => ww_instruction_out(8));

-- Location: IOOBUF_X25_Y0_N36
\instruction_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => ww_instruction_out(9));

-- Location: IOOBUF_X29_Y0_N36
\instruction_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => ww_instruction_out(10));

-- Location: IOOBUF_X0_Y19_N22
\instruction_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => ww_instruction_out(11));

-- Location: IOOBUF_X12_Y0_N2
\instruction_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => ww_instruction_out(12));

-- Location: IOOBUF_X18_Y0_N19
\instruction_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => ww_instruction_out(13));

-- Location: IOOBUF_X12_Y0_N19
\instruction_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => ww_instruction_out(14));

-- Location: IOOBUF_X29_Y0_N2
\instruction_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => ww_instruction_out(15));

-- Location: IOOBUF_X33_Y0_N93
\instruction_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_instruction_out(16));

-- Location: IOOBUF_X33_Y0_N42
\instruction_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_instruction_out(17));

-- Location: IOOBUF_X38_Y0_N36
\instruction_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_instruction_out(18));

-- Location: IOOBUF_X44_Y0_N2
\instruction_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_instruction_out(19));

-- Location: IOOBUF_X25_Y0_N19
\instruction_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_instruction_out(20));

-- Location: IOOBUF_X33_Y0_N76
\instruction_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_instruction_out(21));

-- Location: IOOBUF_X46_Y0_N2
\instruction_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_instruction_out(22));

-- Location: IOOBUF_X51_Y0_N19
\instruction_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_instruction_out(23));

-- Location: IOOBUF_X48_Y0_N59
\instruction_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_instruction_out(24));

-- Location: IOOBUF_X43_Y0_N2
\instruction_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_instruction_out(25));

-- Location: IOOBUF_X0_Y20_N22
\instruction_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => ww_instruction_out(26));

-- Location: IOOBUF_X54_Y17_N22
\instruction_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => ww_instruction_out(27));

-- Location: IOOBUF_X54_Y17_N39
\instruction_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => ww_instruction_out(28));

-- Location: IOOBUF_X0_Y21_N56
\instruction_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => ww_instruction_out(29));

-- Location: IOOBUF_X22_Y0_N36
\instruction_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => ww_instruction_out(30));

-- Location: IOOBUF_X22_Y45_N19
\instruction_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => ww_instruction_out(31));

-- Location: IOOBUF_X34_Y0_N36
\Read_reg1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(0));

-- Location: IOOBUF_X46_Y0_N19
\Read_reg1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(1));

-- Location: IOOBUF_X51_Y0_N2
\Read_reg1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(2));

-- Location: IOOBUF_X48_Y0_N93
\Read_reg1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(3));

-- Location: IOOBUF_X43_Y0_N36
\Read_reg1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(4));

-- Location: IOOBUF_X33_Y0_N59
\Read_reg2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(0));

-- Location: IOOBUF_X34_Y0_N53
\Read_reg2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(1));

-- Location: IOOBUF_X38_Y0_N19
\Read_reg2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(2));

-- Location: IOOBUF_X43_Y0_N19
\Read_reg2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(3));

-- Location: IOOBUF_X29_Y0_N53
\Read_reg2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(4));

-- Location: IOOBUF_X54_Y18_N79
\Write_reg_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(0));

-- Location: IOOBUF_X50_Y0_N36
\Write_reg_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(1));

-- Location: IOOBUF_X10_Y0_N93
\Write_reg_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(2));

-- Location: IOOBUF_X54_Y19_N22
\Write_reg_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(3));

-- Location: IOOBUF_X11_Y0_N19
\Write_reg_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(4));

-- Location: IOOBUF_X54_Y16_N22
\Read_data1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux31~8_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(0));

-- Location: IOOBUF_X54_Y15_N22
\Read_data1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux30~8_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(1));

-- Location: IOOBUF_X19_Y0_N36
\Read_data1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux29~8_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(2));

-- Location: IOOBUF_X18_Y0_N2
\Read_data1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux28~8_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(3));

-- Location: IOOBUF_X8_Y45_N93
\Read_data1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux27~8_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(4));

-- Location: IOOBUF_X16_Y45_N93
\Read_data1_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux26~8_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(5));

-- Location: IOOBUF_X0_Y20_N56
\Read_data1_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux25~8_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(6));

-- Location: IOOBUF_X14_Y45_N19
\Read_data1_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux24~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(7));

-- Location: IOOBUF_X14_Y0_N53
\Read_data1_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux23~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(8));

-- Location: IOOBUF_X14_Y0_N2
\Read_data1_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux22~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(9));

-- Location: IOOBUF_X0_Y19_N5
\Read_data1_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux21~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(10));

-- Location: IOOBUF_X0_Y18_N96
\Read_data1_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux20~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(11));

-- Location: IOOBUF_X0_Y19_N56
\Read_data1_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux19~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(12));

-- Location: IOOBUF_X14_Y0_N36
\Read_data1_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux18~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(13));

-- Location: IOOBUF_X50_Y0_N53
\Read_data1_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux17~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(14));

-- Location: IOOBUF_X24_Y0_N19
\Read_data1_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux16~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(15));

-- Location: IOOBUF_X14_Y45_N2
\Read_data1_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux15~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(16));

-- Location: IOOBUF_X10_Y45_N36
\Read_data1_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux14~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(17));

-- Location: IOOBUF_X14_Y0_N19
\Read_data1_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux13~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(18));

-- Location: IOOBUF_X14_Y45_N36
\Read_data1_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux12~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(19));

-- Location: IOOBUF_X52_Y0_N36
\Read_data1_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux11~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(20));

-- Location: IOOBUF_X18_Y45_N53
\Read_data1_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux10~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(21));

-- Location: IOOBUF_X22_Y0_N53
\Read_data1_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux9~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(22));

-- Location: IOOBUF_X36_Y0_N36
\Read_data1_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux8~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(23));

-- Location: IOOBUF_X18_Y45_N36
\Read_data1_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux7~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(24));

-- Location: IOOBUF_X36_Y45_N2
\Read_data1_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux6~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(25));

-- Location: IOOBUF_X54_Y15_N39
\Read_data1_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux5~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(26));

-- Location: IOOBUF_X20_Y45_N2
\Read_data1_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux4~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(27));

-- Location: IOOBUF_X18_Y45_N2
\Read_data1_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux3~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(28));

-- Location: IOOBUF_X22_Y45_N53
\Read_data1_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux2~11_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(29));

-- Location: IOOBUF_X34_Y0_N2
\Read_data1_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux1~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(30));

-- Location: IOOBUF_X50_Y0_N2
\Read_data1_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux0~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(31));

-- Location: IOOBUF_X12_Y45_N2
\Read_data2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(0));

-- Location: IOOBUF_X18_Y0_N53
\Read_data2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(1));

-- Location: IOOBUF_X12_Y0_N36
\Read_data2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(2));

-- Location: IOOBUF_X19_Y0_N2
\Read_data2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(3));

-- Location: IOOBUF_X23_Y0_N42
\Read_data2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(4));

-- Location: IOOBUF_X20_Y45_N36
\Read_data2_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(5));

-- Location: IOOBUF_X12_Y45_N36
\Read_data2_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(6));

-- Location: IOOBUF_X54_Y19_N39
\Read_data2_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(7));

-- Location: IOOBUF_X24_Y0_N36
\Read_data2_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(8));

-- Location: IOOBUF_X19_Y0_N19
\Read_data2_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(9));

-- Location: IOOBUF_X16_Y0_N93
\Read_data2_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(10));

-- Location: IOOBUF_X54_Y14_N79
\Read_data2_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(11));

-- Location: IOOBUF_X22_Y0_N19
\Read_data2_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(12));

-- Location: IOOBUF_X10_Y0_N42
\Read_data2_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(13));

-- Location: IOOBUF_X36_Y0_N53
\Read_data2_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(14));

-- Location: IOOBUF_X40_Y0_N76
\Read_data2_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(15));

-- Location: IOOBUF_X25_Y0_N53
\Read_data2_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[16]~16_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(16));

-- Location: IOOBUF_X20_Y45_N19
\Read_data2_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[17]~17_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(17));

-- Location: IOOBUF_X48_Y0_N76
\Read_data2_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[18]~18_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(18));

-- Location: IOOBUF_X36_Y0_N2
\Read_data2_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[19]~19_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(19));

-- Location: IOOBUF_X23_Y0_N76
\Read_data2_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[20]~20_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(20));

-- Location: IOOBUF_X25_Y0_N2
\Read_data2_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[21]~21_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(21));

-- Location: IOOBUF_X44_Y0_N19
\Read_data2_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[22]~22_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(22));

-- Location: IOOBUF_X24_Y0_N2
\Read_data2_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[23]~23_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(23));

-- Location: IOOBUF_X48_Y0_N42
\Read_data2_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[24]~24_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(24));

-- Location: IOOBUF_X52_Y0_N53
\Read_data2_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[25]~25_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(25));

-- Location: IOOBUF_X10_Y45_N2
\Read_data2_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[26]~26_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(26));

-- Location: IOOBUF_X22_Y45_N36
\Read_data2_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[27]~27_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(27));

-- Location: IOOBUF_X20_Y45_N53
\Read_data2_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[28]~28_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(28));

-- Location: IOOBUF_X38_Y0_N53
\Read_data2_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[29]~29_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(29));

-- Location: IOOBUF_X18_Y45_N19
\Read_data2_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[30]~30_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(30));

-- Location: IOOBUF_X23_Y0_N93
\Read_data2_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[31]~31_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(31));

-- Location: IOOBUF_X16_Y0_N76
\Write_data_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(0));

-- Location: IOOBUF_X0_Y18_N79
\Write_data_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[1]~10_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(1));

-- Location: IOOBUF_X54_Y14_N45
\Write_data_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[2]~11_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(2));

-- Location: IOOBUF_X43_Y0_N53
\Write_data_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[3]~12_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(3));

-- Location: IOOBUF_X0_Y18_N45
\Write_data_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[4]~13_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(4));

-- Location: IOOBUF_X54_Y14_N62
\Write_data_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[5]~14_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(5));

-- Location: IOOBUF_X32_Y45_N42
\Write_data_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[6]~15_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(6));

-- Location: IOOBUF_X14_Y45_N53
\Write_data_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[7]~20_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(7));

-- Location: IOOBUF_X54_Y16_N39
\Write_data_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[8]~25_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(8));

-- Location: IOOBUF_X0_Y18_N62
\Write_data_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[9]~30_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(9));

-- Location: IOOBUF_X12_Y0_N53
\Write_data_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[10]~35_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(10));

-- Location: IOOBUF_X16_Y0_N42
\Write_data_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[11]~40_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(11));

-- Location: IOOBUF_X18_Y0_N36
\Write_data_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[12]~45_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(12));

-- Location: IOOBUF_X19_Y0_N53
\Write_data_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[13]~50_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(13));

-- Location: IOOBUF_X22_Y0_N2
\Write_data_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[14]~55_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(14));

-- Location: IOOBUF_X50_Y0_N19
\Write_data_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[15]~60_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(15));

-- Location: IOOBUF_X32_Y45_N76
\Write_data_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[16]~67_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(16));

-- Location: IOOBUF_X40_Y0_N42
\Write_data_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[17]~71_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(17));

-- Location: IOOBUF_X46_Y0_N36
\Write_data_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[18]~75_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(18));

-- Location: IOOBUF_X46_Y0_N53
\Write_data_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[19]~79_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(19));

-- Location: IOOBUF_X44_Y0_N36
\Write_data_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[20]~83_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(20));

-- Location: IOOBUF_X54_Y15_N56
\Write_data_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[21]~87_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(21));

-- Location: IOOBUF_X36_Y0_N19
\Write_data_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[22]~91_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(22));

-- Location: IOOBUF_X44_Y0_N53
\Write_data_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[23]~95_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(23));

-- Location: IOOBUF_X40_Y0_N93
\Write_data_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[24]~99_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(24));

-- Location: IOOBUF_X38_Y0_N2
\Write_data_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[25]~103_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(25));

-- Location: IOOBUF_X54_Y15_N5
\Write_data_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[26]~107_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(26));

-- Location: IOOBUF_X34_Y45_N2
\Write_data_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[27]~111_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(27));

-- Location: IOOBUF_X34_Y0_N19
\Write_data_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[28]~115_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(28));

-- Location: IOOBUF_X51_Y0_N36
\Write_data_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[29]~119_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(29));

-- Location: IOOBUF_X40_Y0_N59
\Write_data_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[30]~123_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(30));

-- Location: IOOBUF_X54_Y14_N96
\Write_data_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[31]~127_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(31));

-- Location: IOIBUF_X54_Y18_N44
\slow_clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slow_clock,
	o => \slow_clock~input_o\);

-- Location: CLKCTRL_G10
\slow_clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \slow_clock~input_o\,
	outclk => \slow_clock~inputCLKENA0_outclk\);

-- Location: IOIBUF_X29_Y0_N18
\fast_clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fast_clock,
	o => \fast_clock~input_o\);

-- Location: CLKCTRL_G6
\fast_clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \fast_clock~input_o\,
	outclk => \fast_clock~inputCLKENA0_outclk\);

-- Location: MLABCELL_X4_Y8_N0
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( \PC|PC\(2) ) + ( VCC ) + ( !VCC ))
-- \Add0~2\ = CARRY(( \PC|PC\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(2),
	cin => GND,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: MLABCELL_X4_Y8_N3
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \PC|PC\(3) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( \PC|PC\(3) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC\(3),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: MLABCELL_X4_Y8_N6
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \PC|PC\(4) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( \PC|PC\(4) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(4),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: MLABCELL_X4_Y8_N9
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \PC|PC\(5) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( \PC|PC\(5) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC\(5),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: MLABCELL_X4_Y8_N12
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \PC|PC\(6) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( \PC|PC\(6) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(6),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: MLABCELL_X4_Y8_N15
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \PC|PC\(7) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( \PC|PC\(7) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(7),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: M10K_X22_Y8_N0
\PCREGDATA|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000003E00008000000000C002402000A003C08000A0035CE000F0001097025008C0EFF9C00AC0EFF9C0001C8700600000870420001C870040000087040000C10003000010B682A000168682A00296C000300296C0064000168602A00010B602A00000040200000004020000810001A00102A0001002001000500000040200000004020000810001900102A0001002001000A00000040200000004020000810001500102A0001002001000500000040200000004020000810000F00102A0001002001000A0001017023003421000A003C010000000109702200312A000F000109482400254B0005000109502100200900050020080005",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PCReg.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fast_clock~inputCLKENA0_outclk\,
	portaaddr => \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X9_Y9_N0
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) ) + ( \Add0~1_sumout\ ) + ( !VCC ))
-- \Add1~2\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) ) + ( \Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~1_sumout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	cin => GND,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\);

-- Location: MLABCELL_X9_Y9_N3
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) ) + ( \Add0~5_sumout\ ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) ) + ( \Add0~5_sumout\ ) + ( \Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ALT_INV_Add0~5_sumout\,
	cin => \Add1~2\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: MLABCELL_X9_Y9_N6
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(2) ) + ( \Add0~9_sumout\ ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(2) ) + ( \Add0~9_sumout\ ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \ALT_INV_Add0~9_sumout\,
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: MLABCELL_X9_Y9_N9
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) ) + ( \Add0~13_sumout\ ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) ) + ( \Add0~13_sumout\ ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~13_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: MLABCELL_X9_Y9_N12
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( \Add0~17_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(4) ) + ( \Add1~14\ ))
-- \Add1~18\ = CARRY(( \Add0~17_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(4) ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ALT_INV_Add0~17_sumout\,
	cin => \Add1~14\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: MLABCELL_X9_Y9_N15
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(5) ) + ( \Add0~21_sumout\ ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(5) ) + ( \Add0~21_sumout\ ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \ALT_INV_Add0~21_sumout\,
	cin => \Add1~18\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: LABCELL_X10_Y8_N24
\CONTROL|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux6~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	combout => \CONTROL|Mux6~0_combout\);

-- Location: MLABCELL_X9_Y8_N30
\ADD_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_MUX~0_combout\ = ( \CONTROL|Mux6~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \CONTROL|ALT_INV_Mux6~0_combout\,
	combout => \ADD_MUX~0_combout\);

-- Location: LABCELL_X10_Y8_N27
\CONTROL|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux9~2_combout\ = (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \CONTROL|Mux9~2_combout\);

-- Location: LABCELL_X14_Y10_N9
\CONTROL|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux10~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \CONTROL|Mux10~0_combout\);

-- Location: MLABCELL_X9_Y8_N42
\CONTROL|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux8~0_combout\ = ( \CONTROL|Mux10~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\CONTROL|Mux9~2_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27))))) ) ) ) # ( !\CONTROL|Mux10~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & \CONTROL|Mux9~2_combout\)) ) ) ) # ( \CONTROL|Mux10~0_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & \CONTROL|Mux9~2_combout\)) ) ) ) # ( !\CONTROL|Mux10~0_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & \CONTROL|Mux9~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000000010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \CONTROL|ALT_INV_Mux9~2_combout\,
	datae => \CONTROL|ALT_INV_Mux10~0_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \CONTROL|Mux8~0_combout\);

-- Location: LABCELL_X7_Y8_N0
\CONTROL|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux10~1_combout\ = ( \CONTROL|Mux10~0_combout\ & ( \CONTROL|Mux6~0_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \CONTROL|ALT_INV_Mux10~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~0_combout\,
	combout => \CONTROL|Mux10~1_combout\);

-- Location: LABCELL_X12_Y10_N15
\CONTROL|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux19~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) $ 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(26)))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011110000001100000011110000110000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \CONTROL|Mux19~0_combout\);

-- Location: MLABCELL_X13_Y10_N36
\CONTROL|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux4~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0)) # 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)))) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \CONTROL|Mux4~0_combout\);

-- Location: LABCELL_X12_Y10_N6
\CONTROL|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux20~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \CONTROL|Mux20~0_combout\);

-- Location: LABCELL_X12_Y10_N42
\CONTROL|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux19~1_combout\ = ( \CONTROL|Mux4~0_combout\ & ( \CONTROL|Mux20~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(5)) ) ) ) # ( \CONTROL|Mux4~0_combout\ & ( 
-- !\CONTROL|Mux20~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & \CONTROL|Mux19~0_combout\) ) ) ) # ( !\CONTROL|Mux4~0_combout\ & ( !\CONTROL|Mux20~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- \CONTROL|Mux19~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datad => \CONTROL|ALT_INV_Mux19~0_combout\,
	datae => \CONTROL|ALT_INV_Mux4~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux20~0_combout\,
	combout => \CONTROL|Mux19~1_combout\);

-- Location: LABCELL_X12_Y10_N18
\CONTROL|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux20~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(26)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000011110011000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \CONTROL|Mux20~1_combout\);

-- Location: LABCELL_X21_Y8_N21
\CONTROL|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux18~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \CONTROL|Mux18~0_combout\);

-- Location: LABCELL_X14_Y10_N12
\CONTROL|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux5~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0))) ) ) ) # ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100010000000100000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \CONTROL|Mux5~0_combout\);

-- Location: LABCELL_X12_Y10_N57
\CONTROL|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux20~2_combout\ = ( \CONTROL|Mux18~0_combout\ & ( \CONTROL|Mux5~0_combout\ & ( (\CONTROL|Mux20~1_combout\) # (\CONTROL|Mux20~0_combout\) ) ) ) # ( !\CONTROL|Mux18~0_combout\ & ( \CONTROL|Mux5~0_combout\ & ( \CONTROL|Mux20~0_combout\ ) ) ) # ( 
-- \CONTROL|Mux18~0_combout\ & ( !\CONTROL|Mux5~0_combout\ & ( (!\CONTROL|Mux20~0_combout\ & \CONTROL|Mux20~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000001111000011110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_Mux20~0_combout\,
	datad => \CONTROL|ALT_INV_Mux20~1_combout\,
	datae => \CONTROL|ALT_INV_Mux18~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux5~0_combout\,
	combout => \CONTROL|Mux20~2_combout\);

-- Location: MLABCELL_X23_Y8_N18
\CONTROL|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux7~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) $ (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28)))))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(31)))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27)) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000000000000000000000010000001011000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \CONTROL|Mux7~0_combout\);

-- Location: MLABCELL_X23_Y8_N30
\CONTROL|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux9~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \CONTROL|Mux9~1_combout\);

-- Location: MLABCELL_X23_Y8_N6
\CONTROL|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux16~0_combout\ = ( \CONTROL|Mux9~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \CONTROL|ALT_INV_Mux9~1_combout\,
	combout => \CONTROL|Mux16~0_combout\);

-- Location: LABCELL_X10_Y8_N42
\CONTROL|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux9~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	combout => \CONTROL|Mux9~0_combout\);

-- Location: MLABCELL_X23_Y8_N39
\CONTROL|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux14~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( \CONTROL|Mux9~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \CONTROL|ALT_INV_Mux9~1_combout\,
	combout => \CONTROL|Mux14~0_combout\);

-- Location: IOIBUF_X54_Y18_N61
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G8
\reset~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset~input_o\,
	outclk => \reset~inputCLKENA0_outclk\);

-- Location: LABCELL_X16_Y10_N0
\CONTROL|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux0~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)) # ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011010000110000001000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \CONTROL|Mux0~0_combout\);

-- Location: LABCELL_X10_Y8_N0
\writeReg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[4]~4_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(20) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( (!\CONTROL|Mux6~0_combout\) # (((!\CONTROL|Mux0~0_combout\) # (\CONTROL|Mux9~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))) ) ) ) # ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( ((\CONTROL|Mux6~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & \CONTROL|Mux0~0_combout\))) # 
-- (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( \CONTROL|Mux9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000001001111111111111011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \CONTROL|ALT_INV_Mux0~0_combout\,
	datad => \CONTROL|ALT_INV_Mux9~0_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \writeReg[4]~4_combout\);

-- Location: LABCELL_X10_Y8_N54
\writeReg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[3]~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(14) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(14) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\CONTROL|Mux0~0_combout\) # (((!\CONTROL|Mux6~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))) # (\CONTROL|Mux9~0_combout\)) ) ) ) # ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(14) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( ((\CONTROL|Mux0~0_combout\ & (\CONTROL|Mux6~0_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26)))) # 
-- (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(14) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \CONTROL|Mux9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001101110011001111111011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux0~0_combout\,
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \CONTROL|ALT_INV_Mux6~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \writeReg[3]~3_combout\);

-- Location: LABCELL_X10_Y8_N39
\writeReg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[2]~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(13) & ( \CONTROL|Mux6~0_combout\ & ( (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & \CONTROL|Mux0~0_combout\)) # (\CONTROL|Mux9~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(13) & ( \CONTROL|Mux6~0_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\CONTROL|Mux0~0_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))))) # (\CONTROL|Mux9~0_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(13) & ( !\CONTROL|Mux6~0_combout\ & ( (\CONTROL|Mux9~0_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(13) & ( !\CONTROL|Mux6~0_combout\ & ( (\CONTROL|Mux9~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111001101110111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \CONTROL|ALT_INV_Mux0~0_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \CONTROL|ALT_INV_Mux6~0_combout\,
	combout => \writeReg[2]~2_combout\);

-- Location: MLABCELL_X23_Y8_N45
\CONTROL|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux15~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(28)))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(27)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28)) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001100000000000000110011001111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \CONTROL|Mux15~0_combout\);

-- Location: LABCELL_X21_Y7_N6
\CONTROL|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux15~1_combout\ = ( \CONTROL|Mux0~0_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & \CONTROL|Mux15~0_combout\)) # (\CONTROL|Mux20~0_combout\) ) ) # ( !\CONTROL|Mux0~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & \CONTROL|Mux15~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100111111110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux15~0_combout\,
	datad => \CONTROL|ALT_INV_Mux20~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux0~0_combout\,
	combout => \CONTROL|Mux15~1_combout\);

-- Location: LABCELL_X10_Y8_N3
\writeReg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[0]~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(11) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(11) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\CONTROL|Mux6~0_combout\) # (((!\CONTROL|Mux0~0_combout\) # (\CONTROL|Mux9~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))) ) ) ) # ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(11) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( ((\CONTROL|Mux6~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & \CONTROL|Mux0~0_combout\))) # 
-- (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(11) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \CONTROL|Mux9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110100111111111111101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \CONTROL|ALT_INV_Mux9~0_combout\,
	datad => \CONTROL|ALT_INV_Mux0~0_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \writeReg[0]~0_combout\);

-- Location: LABCELL_X10_Y8_N57
\writeReg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[1]~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\CONTROL|Mux0~0_combout\) # (((!\CONTROL|Mux6~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))) # (\CONTROL|Mux9~0_combout\)) ) ) ) # ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( ((\CONTROL|Mux0~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & \CONTROL|Mux6~0_combout\))) # 
-- (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \CONTROL|Mux9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110111001111111111101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux0~0_combout\,
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \CONTROL|ALT_INV_Mux6~0_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \writeReg[1]~1_combout\);

-- Location: LABCELL_X10_Y11_N30
\REGFILE|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~18_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[1]~1_combout\ & ( (!\writeReg[4]~4_combout\ & (\writeReg[3]~3_combout\ & (!\writeReg[2]~2_combout\ & \CONTROL|Mux15~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \CONTROL|ALT_INV_Mux15~1_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \REGFILE|Decoder0~18_combout\);

-- Location: FF_X18_Y8_N53
\REGFILE|registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][0]~q\);

-- Location: LABCELL_X10_Y11_N51
\REGFILE|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~19_combout\ = ( !\writeReg[4]~4_combout\ & ( !\writeReg[2]~2_combout\ & ( (\writeReg[3]~3_combout\ & (\writeReg[1]~1_combout\ & (\CONTROL|Mux15~1_combout\ & \writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux15~1_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~19_combout\);

-- Location: FF_X18_Y8_N32
\REGFILE|registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][0]~q\);

-- Location: LABCELL_X10_Y11_N36
\REGFILE|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~16_combout\ = ( !\writeReg[2]~2_combout\ & ( \writeReg[3]~3_combout\ & ( (!\writeReg[0]~0_combout\ & (\CONTROL|Mux15~1_combout\ & (!\writeReg[4]~4_combout\ & !\writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~16_combout\);

-- Location: FF_X18_Y8_N5
\REGFILE|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][0]~q\);

-- Location: LABCELL_X10_Y11_N33
\REGFILE|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~17_combout\ = ( !\writeReg[1]~1_combout\ & ( \writeReg[0]~0_combout\ & ( (!\writeReg[4]~4_combout\ & (\writeReg[3]~3_combout\ & (\CONTROL|Mux15~1_combout\ & !\writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \CONTROL|ALT_INV_Mux15~1_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~17_combout\);

-- Location: FF_X19_Y6_N19
\REGFILE|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][0]~q\);

-- Location: MLABCELL_X18_Y8_N33
\REGFILE|Mux63~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[11][0]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[10][0]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[9][0]~q\ & ( (\REGFILE|registers[11][0]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[9][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[10][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][0]~q\,
	datab => \REGFILE|ALT_INV_registers[11][0]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[8][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[9][0]~q\,
	combout => \REGFILE|Mux63~11_combout\);

-- Location: MLABCELL_X18_Y7_N33
\REGFILE|Mux63~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~5_combout\ = ( \REGFILE|Mux63~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_Mux63~11_combout\,
	combout => \REGFILE|Mux63~5_combout\);

-- Location: LABCELL_X12_Y4_N33
\REGFILE|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~2_combout\ = ( \writeReg[3]~3_combout\ & ( !\writeReg[0]~0_combout\ & ( (!\writeReg[1]~1_combout\ & (\CONTROL|Mux15~1_combout\ & (\writeReg[4]~4_combout\ & !\writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~2_combout\);

-- Location: FF_X17_Y8_N53
\REGFILE|registers[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][0]~q\);

-- Location: LABCELL_X12_Y4_N27
\REGFILE|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~1_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[4]~4_combout\ & ( (!\writeReg[0]~0_combout\ & (\writeReg[2]~2_combout\ & (\CONTROL|Mux15~1_combout\ & !\writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \CONTROL|ALT_INV_Mux15~1_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~1_combout\);

-- Location: FF_X17_Y8_N44
\REGFILE|registers[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][0]~q\);

-- Location: LABCELL_X12_Y4_N57
\REGFILE|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~0_combout\ = ( \CONTROL|Mux15~1_combout\ & ( \writeReg[4]~4_combout\ & ( (!\writeReg[3]~3_combout\ & (!\writeReg[0]~0_combout\ & (!\writeReg[2]~2_combout\ & !\writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[0]~0_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \CONTROL|ALT_INV_Mux15~1_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~0_combout\);

-- Location: FF_X17_Y8_N26
\REGFILE|registers[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][0]~q\);

-- Location: LABCELL_X12_Y4_N0
\REGFILE|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~3_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[3]~3_combout\ & ( (\writeReg[2]~2_combout\ & (\CONTROL|Mux15~1_combout\ & (!\writeReg[1]~1_combout\ & \writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~3_combout\);

-- Location: FF_X20_Y9_N14
\REGFILE|registers[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][0]~q\);

-- Location: LABCELL_X17_Y8_N45
\REGFILE|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][0]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[20][0]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[16][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|registers[24][0]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[28][0]~q\ & ( (\REGFILE|registers[20][0]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[28][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[16][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|registers[24][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][0]~q\,
	datab => \REGFILE|ALT_INV_registers[20][0]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[16][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[28][0]~q\,
	combout => \REGFILE|Mux63~0_combout\);

-- Location: LABCELL_X10_Y11_N45
\REGFILE|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~9_combout\ = ( \writeReg[2]~2_combout\ & ( !\writeReg[0]~0_combout\ & ( (!\writeReg[3]~3_combout\ & (\writeReg[1]~1_combout\ & (\CONTROL|Mux15~1_combout\ & \writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux15~1_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~9_combout\);

-- Location: FF_X19_Y7_N35
\REGFILE|registers[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][0]~q\);

-- Location: LABCELL_X12_Y4_N6
\REGFILE|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~11_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[3]~3_combout\ & ( (\writeReg[2]~2_combout\ & (\CONTROL|Mux15~1_combout\ & (\writeReg[1]~1_combout\ & \writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~11_combout\);

-- Location: FF_X18_Y7_N44
\REGFILE|registers[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][0]~q\);

-- Location: MLABCELL_X18_Y10_N6
\REGFILE|registers[18][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][0]~feeder_combout\ = ( \WDATA[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[0]~0_combout\,
	combout => \REGFILE|registers[18][0]~feeder_combout\);

-- Location: LABCELL_X12_Y4_N51
\REGFILE|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~8_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[4]~4_combout\ & ( (\writeReg[1]~1_combout\ & (!\writeReg[2]~2_combout\ & (\CONTROL|Mux15~1_combout\ & !\writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \CONTROL|ALT_INV_Mux15~1_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~8_combout\);

-- Location: FF_X18_Y10_N7
\REGFILE|registers[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][0]~q\);

-- Location: LABCELL_X10_Y11_N15
\REGFILE|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~10_combout\ = ( \writeReg[1]~1_combout\ & ( !\writeReg[0]~0_combout\ & ( (\writeReg[4]~4_combout\ & (\CONTROL|Mux15~1_combout\ & (\writeReg[3]~3_combout\ & !\writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~10_combout\);

-- Location: FF_X17_Y10_N8
\REGFILE|registers[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][0]~q\);

-- Location: MLABCELL_X18_Y7_N45
\REGFILE|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~2_combout\ = ( \REGFILE|registers[26][0]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[22][0]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][0]~q\))) ) ) ) # ( !\REGFILE|registers[26][0]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & (\REGFILE|registers[22][0]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][0]~q\))) ) ) ) # ( \REGFILE|registers[26][0]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\REGFILE|registers[18][0]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REGFILE|registers[26][0]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- \REGFILE|registers[18][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][0]~q\,
	datab => \REGFILE|ALT_INV_registers[30][0]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[18][0]~q\,
	datae => \REGFILE|ALT_INV_registers[26][0]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux63~2_combout\);

-- Location: LABCELL_X12_Y4_N3
\REGFILE|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~5_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[0]~0_combout\ & ( (\writeReg[2]~2_combout\ & (\CONTROL|Mux15~1_combout\ & (\writeReg[4]~4_combout\ & !\writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~5_combout\);

-- Location: FF_X18_Y7_N20
\REGFILE|registers[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][0]~q\);

-- Location: LABCELL_X12_Y4_N30
\REGFILE|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~4_combout\ = ( \writeReg[0]~0_combout\ & ( !\writeReg[3]~3_combout\ & ( (!\writeReg[1]~1_combout\ & (\CONTROL|Mux15~1_combout\ & (!\writeReg[2]~2_combout\ & \writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~4_combout\);

-- Location: FF_X18_Y9_N41
\REGFILE|registers[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][0]~q\);

-- Location: LABCELL_X17_Y13_N24
\REGFILE|registers[25][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][0]~feeder_combout\ = ( \WDATA[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[0]~0_combout\,
	combout => \REGFILE|registers[25][0]~feeder_combout\);

-- Location: LABCELL_X10_Y11_N12
\REGFILE|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~6_combout\ = ( \writeReg[0]~0_combout\ & ( !\writeReg[1]~1_combout\ & ( (\writeReg[4]~4_combout\ & (\CONTROL|Mux15~1_combout\ & (!\writeReg[2]~2_combout\ & \writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \REGFILE|Decoder0~6_combout\);

-- Location: FF_X17_Y13_N26
\REGFILE|registers[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][0]~q\);

-- Location: MLABCELL_X18_Y13_N15
\REGFILE|registers[29][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][0]~feeder_combout\ = ( \WDATA[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[0]~0_combout\,
	combout => \REGFILE|registers[29][0]~feeder_combout\);

-- Location: LABCELL_X12_Y4_N18
\REGFILE|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~7_combout\ = ( \CONTROL|Mux15~1_combout\ & ( \writeReg[4]~4_combout\ & ( (\writeReg[3]~3_combout\ & (\writeReg[2]~2_combout\ & (!\writeReg[1]~1_combout\ & \writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \CONTROL|ALT_INV_Mux15~1_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~7_combout\);

-- Location: FF_X18_Y13_N17
\REGFILE|registers[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][0]~q\);

-- Location: MLABCELL_X18_Y7_N21
\REGFILE|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~1_combout\ = ( \REGFILE|registers[25][0]~q\ & ( \REGFILE|registers[29][0]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REGFILE|registers[25][0]~q\ & ( \REGFILE|registers[29][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|registers[17][0]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[21][0]~q\))) ) ) 
-- ) # ( \REGFILE|registers[25][0]~q\ & ( !\REGFILE|registers[29][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\REGFILE|registers[17][0]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[21][0]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( !\REGFILE|registers[25][0]~q\ & ( !\REGFILE|registers[29][0]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[21][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][0]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[17][0]~q\,
	datae => \REGFILE|ALT_INV_registers[25][0]~q\,
	dataf => \REGFILE|ALT_INV_registers[29][0]~q\,
	combout => \REGFILE|Mux63~1_combout\);

-- Location: LABCELL_X17_Y11_N24
\REGFILE|registers[19][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][0]~feeder_combout\ = ( \WDATA[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[0]~0_combout\,
	combout => \REGFILE|registers[19][0]~feeder_combout\);

-- Location: LABCELL_X10_Y11_N42
\REGFILE|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~12_combout\ = ( \writeReg[0]~0_combout\ & ( !\writeReg[2]~2_combout\ & ( (!\writeReg[3]~3_combout\ & (\writeReg[1]~1_combout\ & (\writeReg[4]~4_combout\ & \CONTROL|Mux15~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \CONTROL|ALT_INV_Mux15~1_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~12_combout\);

-- Location: FF_X17_Y11_N26
\REGFILE|registers[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][0]~q\);

-- Location: LABCELL_X12_Y4_N39
\REGFILE|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~14_combout\ = ( \CONTROL|Mux15~1_combout\ & ( \writeReg[4]~4_combout\ & ( (!\writeReg[2]~2_combout\ & (\writeReg[3]~3_combout\ & (\writeReg[0]~0_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \CONTROL|ALT_INV_Mux15~1_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~14_combout\);

-- Location: FF_X17_Y11_N8
\REGFILE|registers[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][0]~q\);

-- Location: LABCELL_X17_Y13_N45
\REGFILE|registers[23][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][0]~feeder_combout\ = ( \WDATA[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[0]~0_combout\,
	combout => \REGFILE|registers[23][0]~feeder_combout\);

-- Location: LABCELL_X12_Y4_N9
\REGFILE|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~13_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[0]~0_combout\ & ( (\writeReg[2]~2_combout\ & (\CONTROL|Mux15~1_combout\ & (\writeReg[4]~4_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~13_combout\);

-- Location: FF_X17_Y13_N47
\REGFILE|registers[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][0]~q\);

-- Location: LABCELL_X12_Y4_N12
\REGFILE|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~15_combout\ = ( \CONTROL|Mux15~1_combout\ & ( \writeReg[4]~4_combout\ & ( (\writeReg[2]~2_combout\ & (\writeReg[3]~3_combout\ & (\writeReg[1]~1_combout\ & \writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \CONTROL|ALT_INV_Mux15~1_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~15_combout\);

-- Location: FF_X17_Y11_N56
\REGFILE|registers[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][0]~q\);

-- Location: LABCELL_X17_Y11_N51
\REGFILE|Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][0]~q\,
	datab => \REGFILE|ALT_INV_registers[27][0]~q\,
	datac => \REGFILE|ALT_INV_registers[23][0]~q\,
	datad => \REGFILE|ALT_INV_registers[31][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux63~3_combout\);

-- Location: MLABCELL_X18_Y7_N6
\REGFILE|Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~4_combout\ = ( \REGFILE|Mux63~1_combout\ & ( \REGFILE|Mux63~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux63~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|Mux63~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|Mux63~1_combout\ & ( \REGFILE|Mux63~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux63~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux63~2_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) ) ) ) # ( \REGFILE|Mux63~1_combout\ & ( !\REGFILE|Mux63~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|Mux63~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux63~2_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) ) ) ) # ( 
-- !\REGFILE|Mux63~1_combout\ & ( !\REGFILE|Mux63~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux63~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux63~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux63~0_combout\,
	datad => \REGFILE|ALT_INV_Mux63~2_combout\,
	datae => \REGFILE|ALT_INV_Mux63~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux63~3_combout\,
	combout => \REGFILE|Mux63~4_combout\);

-- Location: MLABCELL_X18_Y7_N30
\REGFILE|Mux63~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~10_combout\ = ( \REGFILE|Mux63~4_combout\ & ( ((\REGFILE|Mux63~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # (\REGFILE|Mux63~5_combout\) ) ) # ( !\REGFILE|Mux63~4_combout\ & ( (\REGFILE|Mux63~9_combout\) # 
-- (\REGFILE|Mux63~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux63~5_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux63~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux63~4_combout\,
	combout => \REGFILE|Mux63~10_combout\);

-- Location: LABCELL_X21_Y7_N54
\CONTROL|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux3~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011110000001111001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \CONTROL|Mux3~0_combout\);

-- Location: LABCELL_X21_Y7_N3
\CONTROL|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux18~1_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & \CONTROL|Mux3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \CONTROL|ALT_INV_Mux3~0_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \CONTROL|Mux18~1_combout\);

-- Location: LABCELL_X21_Y7_N36
\CONTROL|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux18~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (\CONTROL|Mux18~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) $ 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26)))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (\CONTROL|Mux18~0_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(28)) # (\CONTROL|Mux18~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000000000000000000000000000000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \CONTROL|ALT_INV_Mux18~0_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \CONTROL|Mux18~2_combout\);

-- Location: LABCELL_X21_Y8_N48
\CONTROL|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux17~0_combout\ = ( \CONTROL|Mux18~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(27))) ) ) ) # ( \CONTROL|Mux18~0_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \CONTROL|ALT_INV_Mux18~0_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \CONTROL|Mux17~0_combout\);

-- Location: LABCELL_X16_Y9_N3
\CONTROL|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux2~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \CONTROL|Mux2~0_combout\);

-- Location: LABCELL_X21_Y7_N15
\CONTROL|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux17~1_combout\ = ( \CONTROL|Mux20~0_combout\ & ( \CONTROL|Mux2~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & \CONTROL|Mux17~0_combout\)) ) ) ) # ( 
-- !\CONTROL|Mux20~0_combout\ & ( \CONTROL|Mux2~0_combout\ & ( \CONTROL|Mux17~0_combout\ ) ) ) # ( !\CONTROL|Mux20~0_combout\ & ( !\CONTROL|Mux2~0_combout\ & ( \CONTROL|Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111110000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \CONTROL|ALT_INV_Mux17~0_combout\,
	datae => \CONTROL|ALT_INV_Mux20~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux2~0_combout\,
	combout => \CONTROL|Mux17~1_combout\);

-- Location: LABCELL_X20_Y7_N24
\ALU|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~1_combout\ = ( \CONTROL|Mux19~1_combout\ & ( \CONTROL|Mux20~2_combout\ & ( \CONTROL|Mux18~2_combout\ ) ) ) # ( !\CONTROL|Mux19~1_combout\ & ( \CONTROL|Mux20~2_combout\ & ( \CONTROL|Mux18~2_combout\ ) ) ) # ( \CONTROL|Mux19~1_combout\ & ( 
-- !\CONTROL|Mux20~2_combout\ & ( \CONTROL|Mux18~2_combout\ ) ) ) # ( !\CONTROL|Mux19~1_combout\ & ( !\CONTROL|Mux20~2_combout\ & ( (\CONTROL|Mux18~2_combout\ & !\CONTROL|Mux17~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux18~2_combout\,
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	datae => \CONTROL|ALT_INV_Mux19~1_combout\,
	dataf => \CONTROL|ALT_INV_Mux20~2_combout\,
	combout => \ALU|Mux29~1_combout\);

-- Location: FF_X18_Y8_N50
\REGFILE|registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][2]~q\);

-- Location: FF_X18_Y8_N47
\REGFILE|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][2]~q\);

-- Location: FF_X21_Y7_N22
\REGFILE|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][2]~q\);

-- Location: MLABCELL_X18_Y8_N21
\REGFILE|Mux61~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[11][2]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[10][2]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[9][2]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[11][2]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[9][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[10][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][2]~q\,
	datab => \REGFILE|ALT_INV_registers[8][2]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[11][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[9][2]~q\,
	combout => \REGFILE|Mux61~11_combout\);

-- Location: LABCELL_X20_Y8_N6
\REGFILE|Mux61~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux61~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_Mux61~11_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux61~5_combout\);

-- Location: FF_X20_Y12_N8
\REGFILE|registers[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][2]~q\);

-- Location: LABCELL_X19_Y12_N33
\REGFILE|registers[31][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][2]~feeder_combout\ = ( \WDATA[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[2]~11_combout\,
	combout => \REGFILE|registers[31][2]~feeder_combout\);

-- Location: FF_X19_Y12_N35
\REGFILE|registers[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][2]~q\);

-- Location: LABCELL_X16_Y12_N9
\REGFILE|registers[23][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][2]~feeder_combout\ = \WDATA[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[2]~11_combout\,
	combout => \REGFILE|registers[23][2]~feeder_combout\);

-- Location: FF_X16_Y12_N10
\REGFILE|registers[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][2]~q\);

-- Location: FF_X19_Y11_N32
\REGFILE|registers[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][2]~q\);

-- Location: LABCELL_X19_Y12_N54
\REGFILE|Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[31][2]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[19][2]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[23][2]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[27][2]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[31][2]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[27][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[19][2]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[23][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][2]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_registers[31][2]~q\,
	datad => \REGFILE|ALT_INV_registers[23][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[27][2]~q\,
	combout => \REGFILE|Mux61~3_combout\);

-- Location: FF_X19_Y11_N50
\REGFILE|registers[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][2]~q\);

-- Location: LABCELL_X19_Y9_N33
\REGFILE|registers[22][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][2]~feeder_combout\ = ( \WDATA[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[2]~11_combout\,
	combout => \REGFILE|registers[22][2]~feeder_combout\);

-- Location: FF_X19_Y9_N35
\REGFILE|registers[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][2]~q\);

-- Location: FF_X19_Y11_N26
\REGFILE|registers[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][2]~q\);

-- Location: FF_X23_Y11_N16
\REGFILE|registers[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][2]~q\);

-- Location: LABCELL_X19_Y11_N51
\REGFILE|Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[26][2]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[30][2]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\REGFILE|registers[22][2]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[18][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[26][2]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[30][2]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[18][2]~q\ & ( (\REGFILE|registers[22][2]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][2]~q\,
	datab => \REGFILE|ALT_INV_registers[22][2]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[26][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[18][2]~q\,
	combout => \REGFILE|Mux61~2_combout\);

-- Location: FF_X21_Y12_N2
\REGFILE|registers[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][2]~q\);

-- Location: FF_X21_Y12_N17
\REGFILE|registers[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][2]~q\);

-- Location: FF_X21_Y12_N56
\REGFILE|registers[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][2]~q\);

-- Location: FF_X17_Y12_N52
\REGFILE|registers[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][2]~q\);

-- Location: LABCELL_X21_Y12_N57
\REGFILE|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~0_combout\ = ( \REGFILE|registers[24][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[20][2]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][2]~q\)) ) ) ) # ( !\REGFILE|registers[24][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REGFILE|registers[20][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][2]~q\)) ) ) ) # ( \REGFILE|registers[24][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[16][2]~q\) ) ) ) # ( !\REGFILE|registers[24][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|registers[16][2]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][2]~q\,
	datab => \REGFILE|ALT_INV_registers[16][2]~q\,
	datac => \REGFILE|ALT_INV_registers[20][2]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[24][2]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux61~0_combout\);

-- Location: FF_X21_Y11_N56
\REGFILE|registers[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][2]~q\);

-- Location: FF_X21_Y11_N32
\REGFILE|registers[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][2]~q\);

-- Location: LABCELL_X21_Y11_N39
\REGFILE|registers[25][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][2]~feeder_combout\ = ( \WDATA[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[2]~11_combout\,
	combout => \REGFILE|registers[25][2]~feeder_combout\);

-- Location: FF_X21_Y11_N41
\REGFILE|registers[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][2]~q\);

-- Location: LABCELL_X20_Y11_N21
\REGFILE|registers[17][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][2]~feeder_combout\ = ( \WDATA[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[2]~11_combout\,
	combout => \REGFILE|registers[17][2]~feeder_combout\);

-- Location: FF_X20_Y11_N23
\REGFILE|registers[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][2]~q\);

-- Location: LABCELL_X21_Y11_N33
\REGFILE|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~1_combout\ = ( \REGFILE|registers[17][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[21][2]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[29][2]~q\)) ) ) ) # ( !\REGFILE|registers[17][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REGFILE|registers[21][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[29][2]~q\)) ) ) ) # ( \REGFILE|registers[17][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[25][2]~q\) ) ) ) # ( !\REGFILE|registers[17][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|registers[25][2]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][2]~q\,
	datab => \REGFILE|ALT_INV_registers[21][2]~q\,
	datac => \REGFILE|ALT_INV_registers[25][2]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[17][2]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux61~1_combout\);

-- Location: LABCELL_X20_Y8_N36
\REGFILE|Mux61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~4_combout\ = ( \REGFILE|Mux61~0_combout\ & ( \REGFILE|Mux61~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux61~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux61~3_combout\))) ) ) ) # ( !\REGFILE|Mux61~0_combout\ & ( \REGFILE|Mux61~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux61~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux61~3_combout\)))) ) ) ) # ( \REGFILE|Mux61~0_combout\ & ( !\REGFILE|Mux61~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux61~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux61~3_combout\)))) ) ) ) # ( !\REGFILE|Mux61~0_combout\ & ( !\REGFILE|Mux61~1_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux61~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux61~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_Mux61~3_combout\,
	datad => \REGFILE|ALT_INV_Mux61~2_combout\,
	datae => \REGFILE|ALT_INV_Mux61~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux61~1_combout\,
	combout => \REGFILE|Mux61~4_combout\);

-- Location: LABCELL_X10_Y11_N21
\REGFILE|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~30_combout\ = ( \writeReg[1]~1_combout\ & ( !\writeReg[0]~0_combout\ & ( (!\writeReg[4]~4_combout\ & (\CONTROL|Mux15~1_combout\ & (!\writeReg[3]~3_combout\ & !\writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~30_combout\);

-- Location: FF_X20_Y8_N56
\REGFILE|registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][2]~q\);

-- Location: LABCELL_X10_Y11_N18
\REGFILE|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~29_combout\ = ( \writeReg[0]~0_combout\ & ( !\writeReg[1]~1_combout\ & ( (!\writeReg[4]~4_combout\ & (\CONTROL|Mux15~1_combout\ & (!\writeReg[2]~2_combout\ & !\writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \REGFILE|Decoder0~29_combout\);

-- Location: FF_X20_Y8_N44
\REGFILE|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][2]~q\);

-- Location: LABCELL_X12_Y4_N42
\REGFILE|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~28_combout\ = ( !\writeReg[1]~1_combout\ & ( !\writeReg[4]~4_combout\ & ( (!\writeReg[0]~0_combout\ & (!\writeReg[3]~3_combout\ & (!\writeReg[2]~2_combout\ & \CONTROL|Mux15~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \CONTROL|ALT_INV_Mux15~1_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~28_combout\);

-- Location: FF_X20_Y8_N5
\REGFILE|registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][2]~q\);

-- Location: LABCELL_X10_Y11_N3
\REGFILE|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~31_combout\ = ( !\writeReg[2]~2_combout\ & ( \writeReg[0]~0_combout\ & ( (!\writeReg[4]~4_combout\ & (\CONTROL|Mux15~1_combout\ & (\writeReg[1]~1_combout\ & !\writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~31_combout\);

-- Location: FF_X20_Y7_N35
\REGFILE|registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][2]~q\);

-- Location: LABCELL_X20_Y8_N57
\REGFILE|Mux61~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~8_combout\ = ( \REGFILE|registers[3][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[2][2]~q\) ) ) ) # ( !\REGFILE|registers[3][2]~q\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[2][2]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REGFILE|registers[3][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[0][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[1][2]~q\)) ) ) ) # ( !\REGFILE|registers[3][2]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[0][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[1][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][2]~q\,
	datab => \REGFILE|ALT_INV_registers[1][2]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[0][2]~q\,
	datae => \REGFILE|ALT_INV_registers[3][2]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux61~8_combout\);

-- Location: LABCELL_X19_Y12_N27
\REGFILE|registers[15][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][2]~feeder_combout\ = ( \WDATA[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[2]~11_combout\,
	combout => \REGFILE|registers[15][2]~feeder_combout\);

-- Location: LABCELL_X10_Y11_N6
\REGFILE|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~23_combout\ = ( !\writeReg[4]~4_combout\ & ( \CONTROL|Mux15~1_combout\ & ( (\writeReg[2]~2_combout\ & (\writeReg[3]~3_combout\ & (\writeReg[0]~0_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \CONTROL|ALT_INV_Mux15~1_combout\,
	combout => \REGFILE|Decoder0~23_combout\);

-- Location: FF_X19_Y12_N29
\REGFILE|registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][2]~q\);

-- Location: LABCELL_X19_Y12_N42
\REGFILE|registers[14][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][2]~feeder_combout\ = ( \WDATA[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[2]~11_combout\,
	combout => \REGFILE|registers[14][2]~feeder_combout\);

-- Location: LABCELL_X10_Y11_N24
\REGFILE|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~22_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[1]~1_combout\ & ( (!\writeReg[4]~4_combout\ & (\CONTROL|Mux15~1_combout\ & (\writeReg[3]~3_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \REGFILE|Decoder0~22_combout\);

-- Location: FF_X19_Y12_N44
\REGFILE|registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][2]~q\);

-- Location: LABCELL_X10_Y11_N54
\REGFILE|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~20_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[3]~3_combout\ & ( (\writeReg[2]~2_combout\ & (!\writeReg[1]~1_combout\ & (!\writeReg[4]~4_combout\ & \CONTROL|Mux15~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \CONTROL|ALT_INV_Mux15~1_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~20_combout\);

-- Location: FF_X25_Y10_N14
\REGFILE|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][2]~q\);

-- Location: LABCELL_X10_Y11_N27
\REGFILE|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~21_combout\ = ( !\writeReg[1]~1_combout\ & ( \writeReg[0]~0_combout\ & ( (!\writeReg[4]~4_combout\ & (\CONTROL|Mux15~1_combout\ & (\writeReg[2]~2_combout\ & \writeReg[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[3]~3_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~21_combout\);

-- Location: FF_X25_Y10_N23
\REGFILE|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][2]~q\);

-- Location: LABCELL_X19_Y12_N0
\REGFILE|Mux61~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[15][2]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[12][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[14][2]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[13][2]~q\ & ( (\REGFILE|registers[15][2]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[13][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[12][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[14][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][2]~q\,
	datab => \REGFILE|ALT_INV_registers[14][2]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[12][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[13][2]~q\,
	combout => \REGFILE|Mux61~6_combout\);

-- Location: MLABCELL_X28_Y9_N54
\REGFILE|registers[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][2]~feeder_combout\ = ( \WDATA[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[2]~11_combout\,
	combout => \REGFILE|registers[6][2]~feeder_combout\);

-- Location: LABCELL_X10_Y11_N0
\REGFILE|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~26_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[2]~2_combout\ & ( (!\writeReg[4]~4_combout\ & (\CONTROL|Mux15~1_combout\ & (!\writeReg[3]~3_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[4]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~26_combout\);

-- Location: FF_X28_Y9_N56
\REGFILE|registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][2]~q\);

-- Location: MLABCELL_X28_Y9_N42
\REGFILE|registers[7][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][2]~feeder_combout\ = ( \WDATA[2]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[2]~11_combout\,
	combout => \REGFILE|registers[7][2]~feeder_combout\);

-- Location: LABCELL_X10_Y8_N15
\REGFILE|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~27_combout\ = ( !\writeReg[4]~4_combout\ & ( \CONTROL|Mux15~1_combout\ & ( (!\writeReg[3]~3_combout\ & (\writeReg[1]~1_combout\ & (\writeReg[2]~2_combout\ & \writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \CONTROL|ALT_INV_Mux15~1_combout\,
	combout => \REGFILE|Decoder0~27_combout\);

-- Location: FF_X28_Y9_N44
\REGFILE|registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][2]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][2]~q\);

-- Location: LABCELL_X10_Y11_N57
\REGFILE|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~25_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[0]~0_combout\ & ( (\writeReg[2]~2_combout\ & (!\writeReg[1]~1_combout\ & (\CONTROL|Mux15~1_combout\ & !\writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux15~1_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~25_combout\);

-- Location: FF_X25_Y9_N17
\REGFILE|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][2]~q\);

-- Location: LABCELL_X10_Y11_N39
\REGFILE|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~24_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[2]~2_combout\ & ( (!\writeReg[0]~0_combout\ & (\CONTROL|Mux15~1_combout\ & (!\writeReg[1]~1_combout\ & !\writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \CONTROL|ALT_INV_Mux15~1_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~24_combout\);

-- Location: FF_X25_Y9_N41
\REGFILE|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][2]~q\);

-- Location: MLABCELL_X28_Y9_N39
\REGFILE|Mux61~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~7_combout\ = ( \REGFILE|registers[4][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[6][2]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[7][2]~q\))) ) ) ) # ( !\REGFILE|registers[4][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|registers[6][2]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[7][2]~q\))) ) ) ) # ( \REGFILE|registers[4][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[5][2]~q\) ) ) ) # ( !\REGFILE|registers[4][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[5][2]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][2]~q\,
	datab => \REGFILE|ALT_INV_registers[7][2]~q\,
	datac => \REGFILE|ALT_INV_registers[5][2]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[4][2]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux61~7_combout\);

-- Location: LABCELL_X20_Y8_N48
\REGFILE|Mux61~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~9_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( \REGFILE|Mux61~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # 
-- (\REGFILE|Mux61~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux61~6_combout\)))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( 
-- !\REGFILE|Mux61~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|Mux61~8_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux61~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101000000000000000000101010001011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REGFILE|ALT_INV_Mux61~8_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_Mux61~6_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux61~7_combout\,
	combout => \REGFILE|Mux61~9_combout\);

-- Location: LABCELL_X20_Y8_N9
\REGFILE|Mux61~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux61~10_combout\ = ( \REGFILE|Mux61~9_combout\ ) # ( !\REGFILE|Mux61~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux61~4_combout\)) # (\REGFILE|Mux61~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux61~5_combout\,
	datad => \REGFILE|ALT_INV_Mux61~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux61~9_combout\,
	combout => \REGFILE|Mux61~10_combout\);

-- Location: FF_X16_Y8_N56
\REGFILE|registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][3]~q\);

-- Location: FF_X16_Y9_N28
\REGFILE|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][3]~q\);

-- Location: FF_X16_Y9_N38
\REGFILE|registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][3]~q\);

-- Location: FF_X17_Y6_N11
\REGFILE|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][3]~q\);

-- Location: LABCELL_X16_Y8_N57
\REGFILE|Mux60~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~7_combout\ = ( \REGFILE|registers[6][3]~q\ & ( \REGFILE|registers[5][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[4][3]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[7][3]~q\))) ) ) ) # ( !\REGFILE|registers[6][3]~q\ & ( \REGFILE|registers[5][3]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[4][3]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[7][3]~q\))) ) ) ) # ( \REGFILE|registers[6][3]~q\ & ( !\REGFILE|registers[5][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[4][3]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][3]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) 
-- # ( !\REGFILE|registers[6][3]~q\ & ( !\REGFILE|registers[5][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[4][3]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][3]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][3]~q\,
	datab => \REGFILE|ALT_INV_registers[4][3]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[6][3]~q\,
	dataf => \REGFILE|ALT_INV_registers[5][3]~q\,
	combout => \REGFILE|Mux60~7_combout\);

-- Location: FF_X16_Y8_N26
\REGFILE|registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][3]~q\);

-- Location: FF_X17_Y9_N20
\REGFILE|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][3]~q\);

-- Location: FF_X17_Y9_N8
\REGFILE|registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][3]~q\);

-- Location: FF_X19_Y6_N14
\REGFILE|registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][3]~q\);

-- Location: LABCELL_X16_Y8_N27
\REGFILE|Mux60~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~8_combout\ = ( \REGFILE|registers[3][3]~q\ & ( \REGFILE|registers[0][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[2][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[1][3]~q\)))) ) ) ) # ( !\REGFILE|registers[3][3]~q\ & ( \REGFILE|registers[0][3]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[2][3]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[1][3]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \REGFILE|registers[3][3]~q\ & ( !\REGFILE|registers[0][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][3]~q\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[1][3]~q\)))) ) ) ) # ( 
-- !\REGFILE|registers[3][3]~q\ & ( !\REGFILE|registers[0][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][3]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[1][3]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][3]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[1][3]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[3][3]~q\,
	dataf => \REGFILE|ALT_INV_registers[0][3]~q\,
	combout => \REGFILE|Mux60~8_combout\);

-- Location: FF_X16_Y8_N14
\REGFILE|registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][3]~q\);

-- Location: FF_X16_Y7_N2
\REGFILE|registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][3]~q\);

-- Location: FF_X21_Y7_N14
\REGFILE|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][3]~q\);

-- Location: FF_X19_Y5_N5
\REGFILE|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][3]~q\);

-- Location: LABCELL_X16_Y8_N15
\REGFILE|Mux60~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~6_combout\ = ( \REGFILE|registers[12][3]~q\ & ( \REGFILE|registers[13][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[14][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][3]~q\))) ) ) ) # ( !\REGFILE|registers[12][3]~q\ & ( \REGFILE|registers[13][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[14][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][3]~q\)))) ) ) ) # ( \REGFILE|registers[12][3]~q\ & ( !\REGFILE|registers[13][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[14][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][3]~q\)))) ) ) ) # ( !\REGFILE|registers[12][3]~q\ & ( !\REGFILE|registers[13][3]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[14][3]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[15][3]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[14][3]~q\,
	datae => \REGFILE|ALT_INV_registers[12][3]~q\,
	dataf => \REGFILE|ALT_INV_registers[13][3]~q\,
	combout => \REGFILE|Mux60~6_combout\);

-- Location: LABCELL_X16_Y8_N0
\REGFILE|Mux60~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~9_combout\ = ( \REGFILE|Mux60~8_combout\ & ( \REGFILE|Mux60~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux60~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REGFILE|Mux60~8_combout\ & ( 
-- \REGFILE|Mux60~6_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux60~7_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- \REGFILE|Mux60~8_combout\ & ( !\REGFILE|Mux60~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\REGFILE|Mux60~7_combout\)))) ) ) ) # ( !\REGFILE|Mux60~8_combout\ & ( !\REGFILE|Mux60~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux60~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000100000001010000000010000001100001001000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux60~7_combout\,
	datae => \REGFILE|ALT_INV_Mux60~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux60~6_combout\,
	combout => \REGFILE|Mux60~9_combout\);

-- Location: FF_X17_Y8_N56
\REGFILE|registers[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][3]~q\);

-- Location: FF_X17_Y8_N8
\REGFILE|registers[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][3]~q\);

-- Location: FF_X17_Y8_N14
\REGFILE|registers[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][3]~q\);

-- Location: FF_X19_Y7_N20
\REGFILE|registers[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][3]~q\);

-- Location: LABCELL_X17_Y8_N15
\REGFILE|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[20][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][3]~q\,
	datab => \REGFILE|ALT_INV_registers[16][3]~q\,
	datac => \REGFILE|ALT_INV_registers[20][3]~q\,
	datad => \REGFILE|ALT_INV_registers[28][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux60~0_combout\);

-- Location: FF_X16_Y11_N23
\REGFILE|registers[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][3]~q\);

-- Location: FF_X16_Y11_N59
\REGFILE|registers[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][3]~q\);

-- Location: FF_X16_Y11_N53
\REGFILE|registers[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][3]~q\);

-- Location: FF_X16_Y6_N35
\REGFILE|registers[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][3]~q\);

-- Location: LABCELL_X16_Y11_N18
\REGFILE|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][3]~q\,
	datab => \REGFILE|ALT_INV_registers[25][3]~q\,
	datac => \REGFILE|ALT_INV_registers[29][3]~q\,
	datad => \REGFILE|ALT_INV_registers[17][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux60~1_combout\);

-- Location: MLABCELL_X18_Y10_N18
\REGFILE|registers[18][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][3]~feeder_combout\ = \WDATA[3]~12_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WDATA[3]~12_combout\,
	combout => \REGFILE|registers[18][3]~feeder_combout\);

-- Location: FF_X18_Y10_N20
\REGFILE|registers[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][3]~q\);

-- Location: FF_X18_Y10_N32
\REGFILE|registers[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][3]~q\);

-- Location: FF_X18_Y10_N14
\REGFILE|registers[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][3]~q\);

-- Location: FF_X19_Y7_N41
\REGFILE|registers[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][3]~q\);

-- Location: MLABCELL_X18_Y10_N15
\REGFILE|Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~2_combout\ = ( \REGFILE|registers[22][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[30][3]~q\) ) ) ) # ( !\REGFILE|registers[22][3]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|registers[30][3]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( \REGFILE|registers[22][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[18][3]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[26][3]~q\))) ) ) ) # ( !\REGFILE|registers[22][3]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[18][3]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[26][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][3]~q\,
	datab => \REGFILE|ALT_INV_registers[26][3]~q\,
	datac => \REGFILE|ALT_INV_registers[30][3]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[22][3]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux60~2_combout\);

-- Location: FF_X18_Y11_N2
\REGFILE|registers[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][3]~q\);

-- Location: FF_X18_Y11_N44
\REGFILE|registers[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][3]~q\);

-- Location: LABCELL_X19_Y13_N9
\REGFILE|registers[19][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][3]~feeder_combout\ = ( \WDATA[3]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[3]~12_combout\,
	combout => \REGFILE|registers[19][3]~feeder_combout\);

-- Location: FF_X19_Y13_N10
\REGFILE|registers[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][3]~q\);

-- Location: LABCELL_X17_Y13_N15
\REGFILE|registers[23][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][3]~feeder_combout\ = ( \WDATA[3]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[3]~12_combout\,
	combout => \REGFILE|registers[23][3]~feeder_combout\);

-- Location: FF_X17_Y13_N16
\REGFILE|registers[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][3]~q\);

-- Location: MLABCELL_X18_Y11_N45
\REGFILE|Mux60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~3_combout\ = ( \REGFILE|registers[23][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[31][3]~q\) ) ) ) # ( !\REGFILE|registers[23][3]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|registers[31][3]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( \REGFILE|registers[23][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[19][3]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[27][3]~q\)) ) ) ) # ( !\REGFILE|registers[23][3]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[19][3]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[27][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][3]~q\,
	datab => \REGFILE|ALT_INV_registers[31][3]~q\,
	datac => \REGFILE|ALT_INV_registers[19][3]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[23][3]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux60~3_combout\);

-- Location: LABCELL_X17_Y8_N36
\REGFILE|Mux60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~4_combout\ = ( \REGFILE|Mux60~2_combout\ & ( \REGFILE|Mux60~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux60~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|Mux60~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux60~2_combout\ & ( \REGFILE|Mux60~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux60~0_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|Mux60~1_combout\)))) ) ) ) # ( \REGFILE|Mux60~2_combout\ & 
-- ( !\REGFILE|Mux60~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux60~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\REGFILE|Mux60~1_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\REGFILE|Mux60~2_combout\ & ( !\REGFILE|Mux60~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux60~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux60~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_Mux60~0_combout\,
	datac => \REGFILE|ALT_INV_Mux60~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_Mux60~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux60~3_combout\,
	combout => \REGFILE|Mux60~4_combout\);

-- Location: LABCELL_X16_Y8_N9
\REGFILE|Mux60~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~10_combout\ = ( \REGFILE|Mux60~4_combout\ & ( ((\REGFILE|Mux60~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # (\REGFILE|Mux60~5_combout\) ) ) # ( !\REGFILE|Mux60~4_combout\ & ( (\REGFILE|Mux60~9_combout\) # 
-- (\REGFILE|Mux60~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux60~5_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux60~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux60~4_combout\,
	combout => \REGFILE|Mux60~10_combout\);

-- Location: FF_X18_Y8_N44
\REGFILE|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][4]~q\);

-- Location: FF_X18_Y8_N8
\REGFILE|registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][4]~q\);

-- Location: FF_X18_Y8_N26
\REGFILE|registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][4]~q\);

-- Location: FF_X14_Y7_N49
\REGFILE|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][4]~q\);

-- Location: MLABCELL_X18_Y8_N27
\REGFILE|Mux59~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[10][4]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[11][4]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][4]~q\ & ( (\REGFILE|registers[8][4]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[9][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[10][4]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[11][4]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[9][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) 
-- & \REGFILE|registers[8][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_registers[8][4]~q\,
	datac => \REGFILE|ALT_INV_registers[10][4]~q\,
	datad => \REGFILE|ALT_INV_registers[11][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[9][4]~q\,
	combout => \REGFILE|Mux59~11_combout\);

-- Location: LABCELL_X21_Y8_N39
\REGFILE|Mux59~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~5_combout\ = ( \REGFILE|Mux59~11_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux59~11_combout\,
	combout => \REGFILE|Mux59~5_combout\);

-- Location: FF_X23_Y11_N50
\REGFILE|registers[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][4]~q\);

-- Location: FF_X23_Y11_N20
\REGFILE|registers[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][4]~q\);

-- Location: MLABCELL_X23_Y11_N12
\REGFILE|registers[18][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][4]~feeder_combout\ = \WDATA[4]~13_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[18][4]~feeder_combout\);

-- Location: FF_X23_Y11_N13
\REGFILE|registers[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][4]~q\);

-- Location: LABCELL_X19_Y9_N39
\REGFILE|registers[22][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[22][4]~feeder_combout\);

-- Location: FF_X19_Y9_N40
\REGFILE|registers[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][4]~q\);

-- Location: LABCELL_X20_Y11_N54
\REGFILE|Mux59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[30][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[22][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[26][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][4]~q\,
	datab => \REGFILE|ALT_INV_registers[26][4]~q\,
	datac => \REGFILE|ALT_INV_registers[18][4]~q\,
	datad => \REGFILE|ALT_INV_registers[22][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux59~2_combout\);

-- Location: FF_X21_Y12_N26
\REGFILE|registers[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][4]~q\);

-- Location: FF_X21_Y12_N14
\REGFILE|registers[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][4]~q\);

-- Location: LABCELL_X17_Y12_N45
\REGFILE|registers[24][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[24][4]~feeder_combout\);

-- Location: FF_X17_Y12_N46
\REGFILE|registers[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][4]~q\);

-- Location: FF_X21_Y12_N38
\REGFILE|registers[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][4]~q\);

-- Location: LABCELL_X21_Y12_N27
\REGFILE|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][4]~q\,
	datab => \REGFILE|ALT_INV_registers[16][4]~q\,
	datac => \REGFILE|ALT_INV_registers[24][4]~q\,
	datad => \REGFILE|ALT_INV_registers[28][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux59~0_combout\);

-- Location: FF_X21_Y11_N26
\REGFILE|registers[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][4]~q\);

-- Location: LABCELL_X21_Y11_N6
\REGFILE|registers[25][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[25][4]~feeder_combout\);

-- Location: FF_X21_Y11_N8
\REGFILE|registers[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][4]~q\);

-- Location: FF_X21_Y11_N14
\REGFILE|registers[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][4]~q\);

-- Location: LABCELL_X24_Y11_N27
\REGFILE|registers[17][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[17][4]~feeder_combout\);

-- Location: FF_X24_Y11_N29
\REGFILE|registers[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][4]~q\);

-- Location: LABCELL_X21_Y11_N15
\REGFILE|Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~1_combout\ = ( \REGFILE|registers[17][4]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[21][4]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[29][4]~q\)) ) ) ) # ( !\REGFILE|registers[17][4]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REGFILE|registers[21][4]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[29][4]~q\)) ) ) ) # ( \REGFILE|registers[17][4]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[25][4]~q\) ) ) ) # ( !\REGFILE|registers[17][4]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|registers[25][4]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][4]~q\,
	datab => \REGFILE|ALT_INV_registers[25][4]~q\,
	datac => \REGFILE|ALT_INV_registers[21][4]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[17][4]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux59~1_combout\);

-- Location: LABCELL_X20_Y12_N24
\REGFILE|registers[31][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[31][4]~feeder_combout\);

-- Location: FF_X20_Y12_N26
\REGFILE|registers[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][4]~q\);

-- Location: LABCELL_X20_Y12_N57
\REGFILE|registers[23][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[23][4]~feeder_combout\);

-- Location: FF_X20_Y12_N58
\REGFILE|registers[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][4]~q\);

-- Location: LABCELL_X20_Y12_N36
\REGFILE|registers[19][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[19][4]~feeder_combout\);

-- Location: FF_X20_Y12_N38
\REGFILE|registers[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][4]~q\);

-- Location: LABCELL_X21_Y13_N42
\REGFILE|registers[27][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[27][4]~feeder_combout\);

-- Location: FF_X21_Y13_N44
\REGFILE|registers[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][4]~q\);

-- Location: LABCELL_X20_Y12_N0
\REGFILE|Mux59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][4]~q\,
	datab => \REGFILE|ALT_INV_registers[23][4]~q\,
	datac => \REGFILE|ALT_INV_registers[19][4]~q\,
	datad => \REGFILE|ALT_INV_registers[27][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux59~3_combout\);

-- Location: LABCELL_X21_Y8_N6
\REGFILE|Mux59~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~4_combout\ = ( \REGFILE|Mux59~1_combout\ & ( \REGFILE|Mux59~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux59~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|Mux59~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|Mux59~1_combout\ & ( \REGFILE|Mux59~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux59~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux59~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) ) ) ) # ( \REGFILE|Mux59~1_combout\ & ( !\REGFILE|Mux59~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|Mux59~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux59~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) ) ) ) # ( 
-- !\REGFILE|Mux59~1_combout\ & ( !\REGFILE|Mux59~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux59~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux59~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux59~2_combout\,
	datad => \REGFILE|ALT_INV_Mux59~0_combout\,
	datae => \REGFILE|ALT_INV_Mux59~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux59~3_combout\,
	combout => \REGFILE|Mux59~4_combout\);

-- Location: LABCELL_X21_Y8_N36
\REGFILE|Mux59~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~10_combout\ = ( \REGFILE|Mux59~4_combout\ & ( ((\REGFILE|Mux59~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # (\REGFILE|Mux59~5_combout\) ) ) # ( !\REGFILE|Mux59~4_combout\ & ( (\REGFILE|Mux59~9_combout\) # 
-- (\REGFILE|Mux59~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux59~5_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux59~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux59~4_combout\,
	combout => \REGFILE|Mux59~10_combout\);

-- Location: FF_X20_Y10_N56
\REGFILE|registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][5]~q\);

-- Location: LABCELL_X19_Y12_N18
\REGFILE|registers[14][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][5]~feeder_combout\ = ( \WDATA[5]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[5]~14_combout\,
	combout => \REGFILE|registers[14][5]~feeder_combout\);

-- Location: FF_X19_Y12_N20
\REGFILE|registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][5]~q\);

-- Location: FF_X25_Y10_N58
\REGFILE|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][5]~q\);

-- Location: FF_X24_Y7_N14
\REGFILE|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][5]~q\);

-- Location: LABCELL_X20_Y10_N57
\REGFILE|Mux58~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~6_combout\ = ( \REGFILE|registers[13][5]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[14][5]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][5]~q\)) ) ) ) # ( !\REGFILE|registers[13][5]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[14][5]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][5]~q\)) ) ) ) # ( \REGFILE|registers[13][5]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[12][5]~q\) ) ) ) # ( !\REGFILE|registers[13][5]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[12][5]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][5]~q\,
	datab => \REGFILE|ALT_INV_registers[14][5]~q\,
	datac => \REGFILE|ALT_INV_registers[12][5]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[13][5]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux58~6_combout\);

-- Location: LABCELL_X20_Y13_N54
\REGFILE|registers[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][5]~feeder_combout\ = ( \WDATA[5]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[5]~14_combout\,
	combout => \REGFILE|registers[1][5]~feeder_combout\);

-- Location: FF_X20_Y13_N56
\REGFILE|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][5]~q\);

-- Location: FF_X20_Y10_N44
\REGFILE|registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][5]~q\);

-- Location: LABCELL_X19_Y13_N27
\REGFILE|registers[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][5]~feeder_combout\ = ( \WDATA[5]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[5]~14_combout\,
	combout => \REGFILE|registers[0][5]~feeder_combout\);

-- Location: FF_X19_Y13_N29
\REGFILE|registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][5]~q\);

-- Location: FF_X28_Y9_N26
\REGFILE|registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][5]~q\);

-- Location: LABCELL_X20_Y10_N45
\REGFILE|Mux58~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~8_combout\ = ( \REGFILE|registers[0][5]~q\ & ( \REGFILE|registers[3][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[2][5]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[1][5]~q\))) ) ) ) # ( !\REGFILE|registers[0][5]~q\ & ( \REGFILE|registers[3][5]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[2][5]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[1][5]~q\))) ) ) ) # ( \REGFILE|registers[0][5]~q\ & ( !\REGFILE|registers[3][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[2][5]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[1][5]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) 
-- ) # ( !\REGFILE|registers[0][5]~q\ & ( !\REGFILE|registers[3][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[2][5]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[1][5]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_registers[1][5]~q\,
	datac => \REGFILE|ALT_INV_registers[2][5]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[0][5]~q\,
	dataf => \REGFILE|ALT_INV_registers[3][5]~q\,
	combout => \REGFILE|Mux58~8_combout\);

-- Location: FF_X20_Y10_N50
\REGFILE|registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][5]~q\);

-- Location: FF_X25_Y9_N5
\REGFILE|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][5]~q\);

-- Location: FF_X25_Y9_N59
\REGFILE|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][5]~q\);

-- Location: FF_X28_Y9_N20
\REGFILE|registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][5]~q\);

-- Location: LABCELL_X20_Y10_N51
\REGFILE|Mux58~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~7_combout\ = ( \REGFILE|registers[6][5]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[5][5]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][5]~q\)) ) ) ) # ( !\REGFILE|registers[6][5]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[5][5]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][5]~q\)) ) ) ) # ( \REGFILE|registers[6][5]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (\REGFILE|registers[4][5]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|registers[6][5]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- \REGFILE|registers[4][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][5]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_registers[4][5]~q\,
	datad => \REGFILE|ALT_INV_registers[5][5]~q\,
	datae => \REGFILE|ALT_INV_registers[6][5]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux58~7_combout\);

-- Location: LABCELL_X20_Y10_N36
\REGFILE|Mux58~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~9_combout\ = ( \REGFILE|Mux58~8_combout\ & ( \REGFILE|Mux58~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux58~6_combout\)))) ) ) ) # ( !\REGFILE|Mux58~8_combout\ & ( \REGFILE|Mux58~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|Mux58~6_combout\)))) ) ) ) # ( \REGFILE|Mux58~8_combout\ & ( !\REGFILE|Mux58~7_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux58~6_combout\)))) ) ) ) # ( !\REGFILE|Mux58~8_combout\ & ( !\REGFILE|Mux58~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux58~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010100000001000001000100000001000101010000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_Mux58~6_combout\,
	datae => \REGFILE|ALT_INV_Mux58~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux58~7_combout\,
	combout => \REGFILE|Mux58~9_combout\);

-- Location: FF_X23_Y9_N2
\REGFILE|registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][5]~q\);

-- Location: FF_X23_Y9_N14
\REGFILE|registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][5]~q\);

-- Location: FF_X23_Y9_N8
\REGFILE|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][5]~q\);

-- Location: FF_X21_Y10_N1
\REGFILE|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][5]~q\);

-- Location: MLABCELL_X23_Y9_N15
\REGFILE|Mux58~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[11][5]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][5]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[10][5]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[9][5]~q\ & ( (\REGFILE|registers[11][5]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[9][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][5]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[10][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][5]~q\,
	datab => \REGFILE|ALT_INV_registers[11][5]~q\,
	datac => \REGFILE|ALT_INV_registers[8][5]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[9][5]~q\,
	combout => \REGFILE|Mux58~11_combout\);

-- Location: LABCELL_X21_Y10_N18
\REGFILE|Mux58~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|Mux58~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux58~11_combout\,
	combout => \REGFILE|Mux58~5_combout\);

-- Location: LABCELL_X20_Y10_N0
\REGFILE|Mux58~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~10_combout\ = ( \REGFILE|Mux58~5_combout\ ) # ( !\REGFILE|Mux58~5_combout\ & ( ((\REGFILE|Mux58~4_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # (\REGFILE|Mux58~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux58~4_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux58~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux58~5_combout\,
	combout => \REGFILE|Mux58~10_combout\);

-- Location: FF_X21_Y10_N5
\REGFILE|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][6]~q\);

-- Location: FF_X21_Y10_N17
\REGFILE|registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][6]~q\);

-- Location: LABCELL_X21_Y9_N3
\REGFILE|registers[8][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][6]~feeder_combout\ = ( \WDATA[6]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[6]~15_combout\,
	combout => \REGFILE|registers[8][6]~feeder_combout\);

-- Location: FF_X21_Y9_N4
\REGFILE|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][6]~q\);

-- Location: FF_X21_Y10_N38
\REGFILE|registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][6]~q\);

-- Location: LABCELL_X21_Y10_N39
\REGFILE|Mux57~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~11_combout\ = ( \REGFILE|registers[11][6]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[9][6]~q\) ) ) ) # ( !\REGFILE|registers[11][6]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[9][6]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REGFILE|registers[11][6]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][6]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[10][6]~q\)) ) ) ) # ( !\REGFILE|registers[11][6]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][6]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[10][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][6]~q\,
	datab => \REGFILE|ALT_INV_registers[10][6]~q\,
	datac => \REGFILE|ALT_INV_registers[8][6]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[11][6]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux57~11_combout\);

-- Location: LABCELL_X20_Y10_N3
\REGFILE|Mux57~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~5_combout\ = ( \REGFILE|Mux57~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux57~11_combout\,
	combout => \REGFILE|Mux57~5_combout\);

-- Location: FF_X19_Y7_N17
\REGFILE|registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][6]~q\);

-- Location: FF_X17_Y7_N32
\REGFILE|registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][6]~q\);

-- Location: FF_X17_Y7_N8
\REGFILE|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][6]~q\);

-- Location: FF_X17_Y7_N2
\REGFILE|registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][6]~q\);

-- Location: LABCELL_X17_Y7_N57
\REGFILE|Mux57~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][6]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][6]~q\,
	datab => \REGFILE|ALT_INV_registers[2][6]~q\,
	datac => \REGFILE|ALT_INV_registers[1][6]~q\,
	datad => \REGFILE|ALT_INV_registers[3][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux57~8_combout\);

-- Location: FF_X16_Y7_N50
\REGFILE|registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][6]~q\);

-- Location: FF_X20_Y7_N44
\REGFILE|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][6]~q\);

-- Location: FF_X16_Y7_N11
\REGFILE|registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][6]~q\);

-- Location: LABCELL_X16_Y7_N27
\REGFILE|Mux57~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][6]~q\,
	datab => \REGFILE|ALT_INV_registers[13][6]~q\,
	datac => \REGFILE|ALT_INV_registers[15][6]~q\,
	datad => \REGFILE|ALT_INV_registers[12][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux57~6_combout\);

-- Location: FF_X16_Y9_N50
\REGFILE|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][6]~q\);

-- Location: FF_X16_Y9_N14
\REGFILE|registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][6]~q\);

-- Location: FF_X16_Y9_N20
\REGFILE|registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][6]~q\);

-- Location: MLABCELL_X28_Y12_N51
\REGFILE|registers[5][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][6]~feeder_combout\ = ( \WDATA[6]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[6]~15_combout\,
	combout => \REGFILE|registers[5][6]~feeder_combout\);

-- Location: FF_X28_Y12_N53
\REGFILE|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][6]~q\);

-- Location: LABCELL_X16_Y9_N21
\REGFILE|Mux57~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[7][6]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[6][6]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[5][6]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[7][6]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[5][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[6][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][6]~q\,
	datab => \REGFILE|ALT_INV_registers[6][6]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[7][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[5][6]~q\,
	combout => \REGFILE|Mux57~7_combout\);

-- Location: LABCELL_X17_Y7_N42
\REGFILE|Mux57~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~9_combout\ = ( \REGFILE|Mux57~6_combout\ & ( \REGFILE|Mux57~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((\REGFILE|Mux57~8_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux57~6_combout\ & ( \REGFILE|Mux57~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REGFILE|Mux57~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REGFILE|Mux57~6_combout\ & ( !\REGFILE|Mux57~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux57~8_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( !\REGFILE|Mux57~6_combout\ & ( !\REGFILE|Mux57~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux57~8_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000101000001110000000000000111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_Mux57~8_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_Mux57~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux57~7_combout\,
	combout => \REGFILE|Mux57~9_combout\);

-- Location: FF_X26_Y10_N29
\REGFILE|registers[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][6]~q\);

-- Location: FF_X26_Y10_N20
\REGFILE|registers[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][6]~q\);

-- Location: LABCELL_X16_Y10_N42
\REGFILE|registers[26][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][6]~feeder_combout\ = ( \WDATA[6]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[6]~15_combout\,
	combout => \REGFILE|registers[26][6]~feeder_combout\);

-- Location: FF_X16_Y10_N44
\REGFILE|registers[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][6]~q\);

-- Location: FF_X26_Y10_N41
\REGFILE|registers[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][6]~q\);

-- Location: LABCELL_X26_Y10_N30
\REGFILE|Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[30][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[22][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[26][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[18][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][6]~q\,
	datab => \REGFILE|ALT_INV_registers[30][6]~q\,
	datac => \REGFILE|ALT_INV_registers[26][6]~q\,
	datad => \REGFILE|ALT_INV_registers[22][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux57~2_combout\);

-- Location: FF_X16_Y11_N26
\REGFILE|registers[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][6]~q\);

-- Location: FF_X16_Y11_N44
\REGFILE|registers[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][6]~q\);

-- Location: FF_X16_Y11_N14
\REGFILE|registers[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][6]~q\);

-- Location: FF_X16_Y6_N46
\REGFILE|registers[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][6]~q\);

-- Location: LABCELL_X16_Y11_N45
\REGFILE|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[25][6]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[29][6]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\REGFILE|registers[21][6]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[17][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[25][6]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[29][6]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[17][6]~q\ & ( (\REGFILE|registers[21][6]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][6]~q\,
	datab => \REGFILE|ALT_INV_registers[21][6]~q\,
	datac => \REGFILE|ALT_INV_registers[25][6]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[17][6]~q\,
	combout => \REGFILE|Mux57~1_combout\);

-- Location: FF_X17_Y8_N41
\REGFILE|registers[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][6]~q\);

-- Location: FF_X17_Y8_N32
\REGFILE|registers[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][6]~q\);

-- Location: FF_X17_Y8_N49
\REGFILE|registers[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][6]~q\);

-- Location: MLABCELL_X28_Y10_N48
\REGFILE|registers[28][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][6]~feeder_combout\ = ( \WDATA[6]~15_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[6]~15_combout\,
	combout => \REGFILE|registers[28][6]~feeder_combout\);

-- Location: FF_X28_Y10_N50
\REGFILE|registers[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][6]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][6]~q\);

-- Location: LABCELL_X17_Y8_N33
\REGFILE|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][6]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[24][6]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[16][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[20][6]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[28][6]~q\ & ( (\REGFILE|registers[24][6]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[28][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[16][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[20][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][6]~q\,
	datab => \REGFILE|ALT_INV_registers[20][6]~q\,
	datac => \REGFILE|ALT_INV_registers[24][6]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[28][6]~q\,
	combout => \REGFILE|Mux57~0_combout\);

-- Location: FF_X17_Y11_N20
\REGFILE|registers[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][6]~q\);

-- Location: FF_X17_Y11_N28
\REGFILE|registers[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][6]~q\);

-- Location: FF_X17_Y11_N14
\REGFILE|registers[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][6]~q\);

-- Location: FF_X23_Y6_N35
\REGFILE|registers[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][6]~q\);

-- Location: LABCELL_X17_Y11_N21
\REGFILE|Mux57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~3_combout\ = ( \REGFILE|registers[23][6]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[31][6]~q\) ) ) ) # ( !\REGFILE|registers[23][6]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|registers[31][6]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( \REGFILE|registers[23][6]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[19][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[27][6]~q\))) ) ) ) # ( !\REGFILE|registers[23][6]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[19][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[27][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][6]~q\,
	datab => \REGFILE|ALT_INV_registers[19][6]~q\,
	datac => \REGFILE|ALT_INV_registers[27][6]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[23][6]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux57~3_combout\);

-- Location: LABCELL_X20_Y10_N30
\REGFILE|Mux57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~4_combout\ = ( \REGFILE|Mux57~0_combout\ & ( \REGFILE|Mux57~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|Mux57~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux57~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REGFILE|Mux57~0_combout\ & ( \REGFILE|Mux57~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux57~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux57~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( \REGFILE|Mux57~0_combout\ & ( !\REGFILE|Mux57~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\REGFILE|Mux57~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux57~1_combout\)))) ) ) ) # ( !\REGFILE|Mux57~0_combout\ & ( !\REGFILE|Mux57~3_combout\ & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux57~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux57~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux57~2_combout\,
	datad => \REGFILE|ALT_INV_Mux57~1_combout\,
	datae => \REGFILE|ALT_INV_Mux57~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux57~3_combout\,
	combout => \REGFILE|Mux57~4_combout\);

-- Location: LABCELL_X16_Y10_N6
\REGFILE|Mux57~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux57~10_combout\ = ( \REGFILE|Mux57~9_combout\ & ( \REGFILE|Mux57~4_combout\ ) ) # ( !\REGFILE|Mux57~9_combout\ & ( \REGFILE|Mux57~4_combout\ & ( (\REGFILE|Mux57~5_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( 
-- \REGFILE|Mux57~9_combout\ & ( !\REGFILE|Mux57~4_combout\ ) ) # ( !\REGFILE|Mux57~9_combout\ & ( !\REGFILE|Mux57~4_combout\ & ( \REGFILE|Mux57~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux57~5_combout\,
	datae => \REGFILE|ALT_INV_Mux57~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux57~4_combout\,
	combout => \REGFILE|Mux57~10_combout\);

-- Location: FF_X16_Y9_N2
\REGFILE|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][7]~q\);

-- Location: FF_X16_Y9_N32
\REGFILE|registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][7]~q\);

-- Location: FF_X16_Y9_N8
\REGFILE|registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][7]~q\);

-- Location: FF_X24_Y8_N47
\REGFILE|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][7]~q\);

-- Location: LABCELL_X16_Y9_N9
\REGFILE|Mux56~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[7][7]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][7]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[6][7]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[5][7]~q\ & ( (\REGFILE|registers[7][7]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[5][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][7]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[6][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][7]~q\,
	datab => \REGFILE|ALT_INV_registers[7][7]~q\,
	datac => \REGFILE|ALT_INV_registers[6][7]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[5][7]~q\,
	combout => \REGFILE|Mux56~7_combout\);

-- Location: FF_X21_Y5_N53
\REGFILE|registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][7]~q\);

-- Location: FF_X21_Y5_N19
\REGFILE|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][7]~q\);

-- Location: FF_X24_Y7_N56
\REGFILE|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][7]~q\);

-- Location: FF_X16_Y7_N38
\REGFILE|registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][7]~q\);

-- Location: LABCELL_X21_Y5_N57
\REGFILE|Mux56~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~6_combout\ = ( \REGFILE|registers[13][7]~q\ & ( \REGFILE|registers[14][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[12][7]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[15][7]~q\))) ) ) ) # ( !\REGFILE|registers[13][7]~q\ & ( \REGFILE|registers[14][7]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|registers[12][7]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[15][7]~q\))) ) ) ) # ( \REGFILE|registers[13][7]~q\ & ( !\REGFILE|registers[14][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[12][7]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][7]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) 
-- ) # ( !\REGFILE|registers[13][7]~q\ & ( !\REGFILE|registers[14][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|registers[12][7]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][7]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][7]~q\,
	datab => \REGFILE|ALT_INV_registers[12][7]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[13][7]~q\,
	dataf => \REGFILE|ALT_INV_registers[14][7]~q\,
	combout => \REGFILE|Mux56~6_combout\);

-- Location: FF_X10_Y9_N20
\REGFILE|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][7]~q\);

-- Location: LABCELL_X12_Y9_N33
\REGFILE|registers[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][7]~feeder_combout\ = ( \WDATA[7]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[7]~20_combout\,
	combout => \REGFILE|registers[0][7]~feeder_combout\);

-- Location: FF_X12_Y9_N35
\REGFILE|registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][7]~q\);

-- Location: FF_X10_Y9_N50
\REGFILE|registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][7]~q\);

-- Location: FF_X10_Y9_N26
\REGFILE|registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][7]~q\);

-- Location: LABCELL_X10_Y9_N51
\REGFILE|Mux56~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][7]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][7]~q\,
	datab => \REGFILE|ALT_INV_registers[0][7]~q\,
	datac => \REGFILE|ALT_INV_registers[2][7]~q\,
	datad => \REGFILE|ALT_INV_registers[3][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux56~8_combout\);

-- Location: LABCELL_X16_Y6_N39
\REGFILE|Mux56~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~9_combout\ = ( \REGFILE|Mux56~6_combout\ & ( \REGFILE|Mux56~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux56~7_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( !\REGFILE|Mux56~6_combout\ & ( 
-- \REGFILE|Mux56~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux56~7_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux56~6_combout\ & ( !\REGFILE|Mux56~8_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux56~7_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REGFILE|Mux56~6_combout\ & ( !\REGFILE|Mux56~8_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux56~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000001000100010010000000110000001000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_Mux56~7_combout\,
	datae => \REGFILE|ALT_INV_Mux56~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux56~8_combout\,
	combout => \REGFILE|Mux56~9_combout\);

-- Location: FF_X16_Y6_N56
\REGFILE|registers[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][7]~q\);

-- Location: FF_X16_Y6_N37
\REGFILE|registers[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][7]~q\);

-- Location: FF_X16_Y11_N8
\REGFILE|registers[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][7]~q\);

-- Location: FF_X16_Y11_N32
\REGFILE|registers[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][7]~q\);

-- Location: LABCELL_X16_Y6_N57
\REGFILE|Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~1_combout\ = ( \REGFILE|registers[29][7]~q\ & ( \REGFILE|registers[25][7]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][7]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][7]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REGFILE|registers[29][7]~q\ & ( \REGFILE|registers[25][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][7]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[21][7]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REGFILE|registers[29][7]~q\ & ( !\REGFILE|registers[25][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][7]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[21][7]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REGFILE|registers[29][7]~q\ & ( !\REGFILE|registers[25][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][7]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[21][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][7]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_registers[17][7]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[29][7]~q\,
	dataf => \REGFILE|ALT_INV_registers[25][7]~q\,
	combout => \REGFILE|Mux56~1_combout\);

-- Location: FF_X17_Y8_N20
\REGFILE|registers[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][7]~q\);

-- Location: LABCELL_X17_Y8_N57
\REGFILE|registers[24][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][7]~feeder_combout\ = ( \WDATA[7]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[7]~20_combout\,
	combout => \REGFILE|registers[24][7]~feeder_combout\);

-- Location: FF_X17_Y8_N59
\REGFILE|registers[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][7]~q\);

-- Location: LABCELL_X17_Y8_N0
\REGFILE|registers[16][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][7]~feeder_combout\ = ( \WDATA[7]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[7]~20_combout\,
	combout => \REGFILE|registers[16][7]~feeder_combout\);

-- Location: FF_X17_Y8_N1
\REGFILE|registers[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][7]~q\);

-- Location: MLABCELL_X28_Y10_N18
\REGFILE|registers[28][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][7]~feeder_combout\ = ( \WDATA[7]~20_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[7]~20_combout\,
	combout => \REGFILE|registers[28][7]~feeder_combout\);

-- Location: FF_X28_Y10_N20
\REGFILE|registers[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][7]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][7]~q\);

-- Location: LABCELL_X17_Y8_N9
\REGFILE|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][7]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[24][7]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][7]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[20][7]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[28][7]~q\ & ( (\REGFILE|registers[24][7]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[28][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][7]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[20][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][7]~q\,
	datab => \REGFILE|ALT_INV_registers[24][7]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[16][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[28][7]~q\,
	combout => \REGFILE|Mux56~0_combout\);

-- Location: FF_X17_Y11_N2
\REGFILE|registers[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][7]~q\);

-- Location: FF_X17_Y11_N44
\REGFILE|registers[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][7]~q\);

-- Location: FF_X17_Y11_N32
\REGFILE|registers[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][7]~q\);

-- Location: FF_X14_Y11_N11
\REGFILE|registers[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][7]~q\);

-- Location: LABCELL_X17_Y11_N57
\REGFILE|Mux56~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][7]~q\,
	datab => \REGFILE|ALT_INV_registers[27][7]~q\,
	datac => \REGFILE|ALT_INV_registers[19][7]~q\,
	datad => \REGFILE|ALT_INV_registers[23][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux56~3_combout\);

-- Location: FF_X18_Y10_N56
\REGFILE|registers[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][7]~q\);

-- Location: FF_X18_Y10_N11
\REGFILE|registers[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][7]~q\);

-- Location: FF_X18_Y10_N41
\REGFILE|registers[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][7]~q\);

-- Location: FF_X12_Y10_N56
\REGFILE|registers[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][7]~q\);

-- Location: MLABCELL_X18_Y10_N36
\REGFILE|Mux56~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][7]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][7]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][7]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) 
-- # (\REGFILE|registers[18][7]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[22][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][7]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][7]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[22][7]~q\ & ( (\REGFILE|registers[18][7]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][7]~q\,
	datab => \REGFILE|ALT_INV_registers[18][7]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[30][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[22][7]~q\,
	combout => \REGFILE|Mux56~2_combout\);

-- Location: LABCELL_X16_Y6_N42
\REGFILE|Mux56~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~4_combout\ = ( \REGFILE|Mux56~3_combout\ & ( \REGFILE|Mux56~2_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux56~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|Mux56~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux56~3_combout\ & ( \REGFILE|Mux56~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux56~0_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux56~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( \REGFILE|Mux56~3_combout\ & ( 
-- !\REGFILE|Mux56~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|Mux56~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux56~1_combout\))) ) ) ) # ( !\REGFILE|Mux56~3_combout\ & ( !\REGFILE|Mux56~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux56~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux56~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_Mux56~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_Mux56~0_combout\,
	datae => \REGFILE|ALT_INV_Mux56~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux56~2_combout\,
	combout => \REGFILE|Mux56~4_combout\);

-- Location: LABCELL_X10_Y9_N0
\inputALU[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~7_combout\ = ( \REGFILE|Mux56~9_combout\ & ( \REGFILE|Mux56~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\REGFILE|Mux56~9_combout\ & ( \REGFILE|Mux56~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux56~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \REGFILE|Mux56~9_combout\ & ( 
-- !\REGFILE|Mux56~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\REGFILE|Mux56~9_combout\ & ( !\REGFILE|Mux56~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux56~5_combout\)) # 
-- (\CONTROL|Mux7~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111110011001111111101001100011111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	datac => \REGFILE|ALT_INV_Mux56~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \REGFILE|ALT_INV_Mux56~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux56~4_combout\,
	combout => \inputALU[7]~7_combout\);

-- Location: FF_X21_Y10_N14
\REGFILE|registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][7]~q\);

-- Location: FF_X21_Y10_N44
\REGFILE|registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][7]~q\);

-- Location: FF_X21_Y9_N20
\REGFILE|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][7]~q\);

-- Location: LABCELL_X21_Y10_N15
\REGFILE|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[11][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[9][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[10][7]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][7]~q\,
	datab => \REGFILE|ALT_INV_registers[10][7]~q\,
	datac => \REGFILE|ALT_INV_registers[11][7]~q\,
	datad => \REGFILE|ALT_INV_registers[8][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux24~5_combout\);

-- Location: LABCELL_X10_Y10_N15
\REGFILE|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux2~0_combout\);

-- Location: LABCELL_X16_Y11_N9
\REGFILE|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~1_combout\ = ( \REGFILE|registers[21][7]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[29][7]~q\) ) ) ) # ( !\REGFILE|registers[21][7]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\REGFILE|registers[29][7]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|registers[21][7]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[17][7]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[25][7]~q\))) ) ) ) # ( !\REGFILE|registers[21][7]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[17][7]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[25][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][7]~q\,
	datab => \REGFILE|ALT_INV_registers[25][7]~q\,
	datac => \REGFILE|ALT_INV_registers[29][7]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[21][7]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux24~1_combout\);

-- Location: LABCELL_X17_Y11_N45
\REGFILE|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][7]~q\,
	datab => \REGFILE|ALT_INV_registers[27][7]~q\,
	datac => \REGFILE|ALT_INV_registers[19][7]~q\,
	datad => \REGFILE|ALT_INV_registers[23][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux24~3_combout\);

-- Location: MLABCELL_X18_Y10_N57
\REGFILE|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][7]~q\,
	datab => \REGFILE|ALT_INV_registers[18][7]~q\,
	datac => \REGFILE|ALT_INV_registers[30][7]~q\,
	datad => \REGFILE|ALT_INV_registers[22][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux24~2_combout\);

-- Location: MLABCELL_X28_Y10_N9
\REGFILE|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~0_combout\ = ( \REGFILE|registers[16][7]~q\ & ( \REGFILE|registers[24][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[20][7]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[28][7]~q\))) ) ) ) # ( !\REGFILE|registers[16][7]~q\ & ( \REGFILE|registers[24][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[20][7]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[28][7]~q\)))) ) ) ) # ( \REGFILE|registers[16][7]~q\ & ( !\REGFILE|registers[24][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[20][7]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[28][7]~q\)))) ) ) ) # ( !\REGFILE|registers[16][7]~q\ & ( !\REGFILE|registers[24][7]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[20][7]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[28][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][7]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_registers[20][7]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[16][7]~q\,
	dataf => \REGFILE|ALT_INV_registers[24][7]~q\,
	combout => \REGFILE|Mux24~0_combout\);

-- Location: LABCELL_X16_Y11_N54
\REGFILE|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~4_combout\ = ( \REGFILE|Mux24~2_combout\ & ( \REGFILE|Mux24~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux24~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux24~3_combout\)))) ) ) ) # ( !\REGFILE|Mux24~2_combout\ & ( \REGFILE|Mux24~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux24~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux24~3_combout\))))) ) ) ) # ( \REGFILE|Mux24~2_combout\ & ( !\REGFILE|Mux24~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux24~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux24~3_combout\))))) ) ) ) # ( !\REGFILE|Mux24~2_combout\ & ( !\REGFILE|Mux24~0_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux24~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux24~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_Mux24~1_combout\,
	datac => \REGFILE|ALT_INV_Mux24~3_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux24~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux24~0_combout\,
	combout => \REGFILE|Mux24~4_combout\);

-- Location: LABCELL_X10_Y9_N21
\REGFILE|Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][7]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][7]~q\,
	datab => \REGFILE|ALT_INV_registers[0][7]~q\,
	datac => \REGFILE|ALT_INV_registers[2][7]~q\,
	datad => \REGFILE|ALT_INV_registers[3][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux24~8_combout\);

-- Location: LABCELL_X16_Y9_N57
\REGFILE|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[6][7]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[7][7]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][7]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[4][7]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[5][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[6][7]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[7][7]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[5][7]~q\ & ( (\REGFILE|registers[4][7]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][7]~q\,
	datab => \REGFILE|ALT_INV_registers[7][7]~q\,
	datac => \REGFILE|ALT_INV_registers[6][7]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[5][7]~q\,
	combout => \REGFILE|Mux24~7_combout\);

-- Location: LABCELL_X16_Y7_N9
\REGFILE|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][7]~q\,
	datab => \REGFILE|ALT_INV_registers[13][7]~q\,
	datac => \REGFILE|ALT_INV_registers[15][7]~q\,
	datad => \REGFILE|ALT_INV_registers[12][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux24~6_combout\);

-- Location: LABCELL_X10_Y9_N36
\REGFILE|Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~9_combout\ = ( \REGFILE|Mux24~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux24~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux24~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) # ( !\REGFILE|Mux24~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux24~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux24~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux24~8_combout\,
	datad => \REGFILE|ALT_INV_Mux24~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux24~6_combout\,
	combout => \REGFILE|Mux24~9_combout\);

-- Location: LABCELL_X16_Y11_N33
\REGFILE|Mux24~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~10_combout\ = ( \REGFILE|Mux24~4_combout\ & ( \REGFILE|Mux24~9_combout\ & ( ((!\REGFILE|Mux2~0_combout\) # (\REGFILE|Mux24~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux24~4_combout\ & ( 
-- \REGFILE|Mux24~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux2~0_combout\) # (\REGFILE|Mux24~5_combout\))) ) ) ) # ( \REGFILE|Mux24~4_combout\ & ( !\REGFILE|Mux24~9_combout\ & ( ((\REGFILE|Mux24~5_combout\ & 
-- \REGFILE|Mux2~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux24~4_combout\ & ( !\REGFILE|Mux24~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux24~5_combout\ & 
-- \REGFILE|Mux2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110011111111001100000011001111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux24~5_combout\,
	datad => \REGFILE|ALT_INV_Mux2~0_combout\,
	datae => \REGFILE|ALT_INV_Mux24~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux24~9_combout\,
	combout => \REGFILE|Mux24~10_combout\);

-- Location: LABCELL_X10_Y9_N39
\ALU|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~1_combout\ = ( !\REGFILE|Mux24~10_combout\ & ( !\inputALU[7]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[7]~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux24~10_combout\,
	combout => \ALU|process_0~1_combout\);

-- Location: MLABCELL_X23_Y8_N33
\CONTROL|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux20~3_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \CONTROL|Mux20~3_combout\);

-- Location: LABCELL_X19_Y11_N0
\WDATA[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[8]~4_combout\ = ( \CONTROL|Mux5~0_combout\ & ( \CONTROL|Mux20~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31)) # (\CONTROL|Mux20~3_combout\))) ) ) ) # ( 
-- !\CONTROL|Mux5~0_combout\ & ( \CONTROL|Mux20~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & !\CONTROL|Mux20~3_combout\)) ) ) ) # ( \CONTROL|Mux5~0_combout\ & ( 
-- !\CONTROL|Mux20~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & \CONTROL|Mux20~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101010000000100000001000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datac => \CONTROL|ALT_INV_Mux20~3_combout\,
	datae => \CONTROL|ALT_INV_Mux5~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux20~1_combout\,
	combout => \WDATA[8]~4_combout\);

-- Location: MLABCELL_X13_Y10_N45
\WDATA[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[8]~3_combout\ = ( !\CONTROL|Mux20~2_combout\ & ( \CONTROL|Mux19~1_combout\ ) ) # ( \CONTROL|Mux20~2_combout\ & ( !\CONTROL|Mux19~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CONTROL|ALT_INV_Mux20~2_combout\,
	dataf => \CONTROL|ALT_INV_Mux19~1_combout\,
	combout => \WDATA[8]~3_combout\);

-- Location: LABCELL_X21_Y8_N18
\CONTROL|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux7~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) $ (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(26))))) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100000010100100010000001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	combout => \CONTROL|Mux7~1_combout\);

-- Location: FF_X21_Y10_N26
\REGFILE|registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][3]~q\);

-- Location: FF_X21_Y10_N8
\REGFILE|registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][3]~q\);

-- Location: LABCELL_X21_Y9_N0
\REGFILE|registers[8][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][3]~feeder_combout\ = ( \WDATA[3]~12_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[3]~12_combout\,
	combout => \REGFILE|registers[8][3]~feeder_combout\);

-- Location: FF_X21_Y9_N1
\REGFILE|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][3]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][3]~q\);

-- Location: LABCELL_X21_Y10_N27
\REGFILE|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~4_combout\ = ( \REGFILE|registers[8][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[10][3]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[11][3]~q\))) ) ) ) # ( !\REGFILE|registers[8][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[10][3]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[11][3]~q\))) ) ) ) # ( \REGFILE|registers[8][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[9][3]~q\) ) ) ) # ( !\REGFILE|registers[8][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- \REGFILE|registers[9][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][3]~q\,
	datab => \REGFILE|ALT_INV_registers[11][3]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[9][3]~q\,
	datae => \REGFILE|ALT_INV_registers[8][3]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux28~4_combout\);

-- Location: LABCELL_X16_Y7_N54
\REGFILE|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][3]~q\,
	datab => \REGFILE|ALT_INV_registers[12][3]~q\,
	datac => \REGFILE|ALT_INV_registers[13][3]~q\,
	datad => \REGFILE|ALT_INV_registers[15][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux28~5_combout\);

-- Location: LABCELL_X17_Y9_N21
\REGFILE|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][3]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[1][3]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[0][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][3]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[0][3]~q\ & ( (\REGFILE|registers[1][3]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][3]~q\,
	datab => \REGFILE|ALT_INV_registers[3][3]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[2][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[0][3]~q\,
	combout => \REGFILE|Mux28~7_combout\);

-- Location: LABCELL_X16_Y9_N39
\REGFILE|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~6_combout\ = ( \REGFILE|registers[5][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[6][3]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[7][3]~q\))) ) ) ) # ( !\REGFILE|registers[5][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[6][3]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[7][3]~q\))) ) ) ) # ( \REGFILE|registers[5][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[4][3]~q\) ) ) ) # ( !\REGFILE|registers[5][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[4][3]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][3]~q\,
	datab => \REGFILE|ALT_INV_registers[4][3]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[7][3]~q\,
	datae => \REGFILE|ALT_INV_registers[5][3]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux28~6_combout\);

-- Location: LABCELL_X19_Y7_N3
\REGFILE|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~10_combout\ = ( \REGFILE|Mux28~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux28~7_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) ) ) # ( !\REGFILE|Mux28~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux28~7_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101001011010111110100101101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_Mux28~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~6_combout\,
	combout => \REGFILE|Mux28~10_combout\);

-- Location: LABCELL_X19_Y7_N21
\REGFILE|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~0_combout\ = ( \REGFILE|registers[16][3]~q\ & ( \REGFILE|registers[20][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[24][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][3]~q\))) ) ) ) # ( !\REGFILE|registers[16][3]~q\ & ( \REGFILE|registers[20][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[24][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][3]~q\)))) ) ) ) # ( \REGFILE|registers[16][3]~q\ & ( !\REGFILE|registers[20][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[24][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][3]~q\)))) ) ) ) # ( !\REGFILE|registers[16][3]~q\ & ( !\REGFILE|registers[20][3]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[24][3]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][3]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[24][3]~q\,
	datae => \REGFILE|ALT_INV_registers[16][3]~q\,
	dataf => \REGFILE|ALT_INV_registers[20][3]~q\,
	combout => \REGFILE|Mux28~0_combout\);

-- Location: MLABCELL_X18_Y11_N3
\REGFILE|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][3]~q\,
	datab => \REGFILE|ALT_INV_registers[31][3]~q\,
	datac => \REGFILE|ALT_INV_registers[19][3]~q\,
	datad => \REGFILE|ALT_INV_registers[23][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux28~3_combout\);

-- Location: MLABCELL_X18_Y10_N33
\REGFILE|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~2_combout\ = ( \REGFILE|registers[22][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[26][3]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[30][3]~q\))) ) ) ) # ( !\REGFILE|registers[22][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & (\REGFILE|registers[26][3]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[30][3]~q\))) ) ) ) # ( \REGFILE|registers[22][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[18][3]~q\) ) ) ) # ( !\REGFILE|registers[22][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[18][3]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][3]~q\,
	datab => \REGFILE|ALT_INV_registers[26][3]~q\,
	datac => \REGFILE|ALT_INV_registers[30][3]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[22][3]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux28~2_combout\);

-- Location: LABCELL_X16_Y11_N48
\REGFILE|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][3]~q\,
	datab => \REGFILE|ALT_INV_registers[25][3]~q\,
	datac => \REGFILE|ALT_INV_registers[29][3]~q\,
	datad => \REGFILE|ALT_INV_registers[17][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux28~1_combout\);

-- Location: LABCELL_X19_Y7_N12
\REGFILE|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~9_combout\ = ( \REGFILE|Mux28~2_combout\ & ( \REGFILE|Mux28~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux28~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux28~3_combout\)))) ) ) ) # ( !\REGFILE|Mux28~2_combout\ & ( \REGFILE|Mux28~1_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux28~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|Mux28~3_combout\)))) ) ) ) # ( \REGFILE|Mux28~2_combout\ & ( !\REGFILE|Mux28~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux28~0_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux28~3_combout\)))) ) ) ) # ( !\REGFILE|Mux28~2_combout\ & 
-- ( !\REGFILE|Mux28~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux28~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|Mux28~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_Mux28~3_combout\,
	datae => \REGFILE|ALT_INV_Mux28~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~1_combout\,
	combout => \REGFILE|Mux28~9_combout\);

-- Location: LABCELL_X19_Y7_N42
\REGFILE|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~8_combout\ = ( \REGFILE|Mux28~10_combout\ & ( \REGFILE|Mux28~9_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux28~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( 
-- !\REGFILE|Mux28~10_combout\ & ( \REGFILE|Mux28~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux28~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REGFILE|Mux28~10_combout\ & ( 
-- !\REGFILE|Mux28~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux28~4_combout\))) ) ) ) # ( !\REGFILE|Mux28~10_combout\ & ( !\REGFILE|Mux28~9_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux28~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010100010101000101001010101011101111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux28~4_combout\,
	datad => \REGFILE|ALT_INV_Mux28~5_combout\,
	datae => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~9_combout\,
	combout => \REGFILE|Mux28~8_combout\);

-- Location: FF_X17_Y10_N50
\REGFILE|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][1]~q\);

-- Location: FF_X20_Y11_N32
\REGFILE|registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][1]~q\);

-- Location: FF_X17_Y10_N56
\REGFILE|registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][1]~q\);

-- Location: LABCELL_X19_Y13_N39
\REGFILE|registers[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][1]~feeder_combout\ = ( \WDATA[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[1]~10_combout\,
	combout => \REGFILE|registers[0][1]~feeder_combout\);

-- Location: FF_X19_Y13_N40
\REGFILE|registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][1]~q\);

-- Location: LABCELL_X17_Y10_N51
\REGFILE|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[2][1]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[3][1]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[1][1]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[0][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[2][1]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[3][1]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[0][1]~q\ & ( (\REGFILE|registers[1][1]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][1]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[2][1]~q\,
	datad => \REGFILE|ALT_INV_registers[3][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[0][1]~q\,
	combout => \REGFILE|Mux30~7_combout\);

-- Location: FF_X19_Y10_N14
\REGFILE|registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][1]~q\);

-- Location: FF_X16_Y9_N53
\REGFILE|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][1]~q\);

-- Location: FF_X24_Y8_N59
\REGFILE|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][1]~q\);

-- Location: LABCELL_X19_Y10_N9
\REGFILE|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~6_combout\ = ( \REGFILE|registers[5][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[7][1]~q\) ) ) ) # ( !\REGFILE|registers[5][1]~q\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[7][1]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REGFILE|registers[5][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[6][1]~q\)) ) ) ) # ( !\REGFILE|registers[5][1]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[6][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][1]~q\,
	datab => \REGFILE|ALT_INV_registers[6][1]~q\,
	datac => \REGFILE|ALT_INV_registers[4][1]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[5][1]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux30~6_combout\);

-- Location: LABCELL_X17_Y10_N18
\REGFILE|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~10_combout\ = ( \REGFILE|Mux30~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux30~7_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) ) ) # ( !\REGFILE|Mux30~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux30~7_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000001111110000000000111111110011000011111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux30~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_Mux30~6_combout\,
	combout => \REGFILE|Mux30~10_combout\);

-- Location: FF_X16_Y7_N35
\REGFILE|registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][1]~q\);

-- Location: FF_X19_Y10_N44
\REGFILE|registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][1]~q\);

-- Location: FF_X17_Y9_N58
\REGFILE|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][1]~q\);

-- Location: FF_X24_Y8_N11
\REGFILE|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][1]~q\);

-- Location: LABCELL_X16_Y7_N30
\REGFILE|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[14][1]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[15][1]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][1]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) 
-- # (\REGFILE|registers[12][1]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[14][1]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[15][1]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][1]~q\ & ( (\REGFILE|registers[12][1]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][1]~q\,
	datab => \REGFILE|ALT_INV_registers[15][1]~q\,
	datac => \REGFILE|ALT_INV_registers[12][1]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[13][1]~q\,
	combout => \REGFILE|Mux30~5_combout\);

-- Location: FF_X18_Y8_N2
\REGFILE|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][1]~q\);

-- Location: FF_X18_Y8_N14
\REGFILE|registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][1]~q\);

-- Location: FF_X18_Y8_N38
\REGFILE|registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][1]~q\);

-- Location: FF_X5_Y8_N16
\REGFILE|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][1]~q\);

-- Location: MLABCELL_X18_Y8_N36
\REGFILE|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~4_combout\ = ( \REGFILE|registers[10][1]~q\ & ( \REGFILE|registers[9][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|registers[8][1]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[11][1]~q\)))) ) ) ) # ( !\REGFILE|registers[10][1]~q\ & ( \REGFILE|registers[9][1]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][1]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[11][1]~q\)))) ) ) ) # ( \REGFILE|registers[10][1]~q\ & ( !\REGFILE|registers[9][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|registers[8][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|registers[11][1]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) 
-- # ( !\REGFILE|registers[10][1]~q\ & ( !\REGFILE|registers[9][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][1]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|registers[11][1]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][1]~q\,
	datab => \REGFILE|ALT_INV_registers[11][1]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[10][1]~q\,
	dataf => \REGFILE|ALT_INV_registers[9][1]~q\,
	combout => \REGFILE|Mux30~4_combout\);

-- Location: FF_X18_Y10_N29
\REGFILE|registers[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][1]~q\);

-- Location: FF_X18_Y10_N44
\REGFILE|registers[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][1]~q\);

-- Location: FF_X18_Y10_N23
\REGFILE|registers[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][1]~q\);

-- Location: LABCELL_X19_Y9_N30
\REGFILE|registers[22][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][1]~feeder_combout\ = ( \WDATA[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[1]~10_combout\,
	combout => \REGFILE|registers[22][1]~feeder_combout\);

-- Location: FF_X19_Y9_N31
\REGFILE|registers[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][1]~q\);

-- Location: MLABCELL_X18_Y10_N45
\REGFILE|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[30][1]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[18][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|registers[26][1]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[22][1]~q\ & ( (\REGFILE|registers[30][1]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[22][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[18][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|registers[26][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][1]~q\,
	datab => \REGFILE|ALT_INV_registers[26][1]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[18][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[22][1]~q\,
	combout => \REGFILE|Mux30~2_combout\);

-- Location: FF_X18_Y9_N50
\REGFILE|registers[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][1]~q\);

-- Location: FF_X20_Y6_N46
\REGFILE|registers[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][1]~q\);

-- Location: FF_X18_Y9_N20
\REGFILE|registers[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][1]~q\);

-- Location: FF_X18_Y9_N56
\REGFILE|registers[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][1]~q\);

-- Location: MLABCELL_X18_Y9_N51
\REGFILE|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~1_combout\ = ( \REGFILE|registers[17][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[25][1]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[29][1]~q\)) ) ) ) # ( !\REGFILE|registers[17][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[25][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[29][1]~q\)) ) ) ) # ( \REGFILE|registers[17][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[21][1]~q\) ) ) ) # ( !\REGFILE|registers[17][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- \REGFILE|registers[21][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][1]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_registers[25][1]~q\,
	datad => \REGFILE|ALT_INV_registers[21][1]~q\,
	datae => \REGFILE|ALT_INV_registers[17][1]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux30~1_combout\);

-- Location: FF_X18_Y11_N20
\REGFILE|registers[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][1]~q\);

-- Location: LABCELL_X26_Y12_N18
\REGFILE|registers[19][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][1]~feeder_combout\ = ( \WDATA[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[1]~10_combout\,
	combout => \REGFILE|registers[19][1]~feeder_combout\);

-- Location: FF_X26_Y12_N19
\REGFILE|registers[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][1]~q\);

-- Location: FF_X18_Y11_N50
\REGFILE|registers[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][1]~q\);

-- Location: FF_X18_Y11_N32
\REGFILE|registers[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][1]~q\);

-- Location: MLABCELL_X18_Y11_N30
\REGFILE|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~3_combout\ = ( \REGFILE|registers[27][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[23][1]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][1]~q\))) ) ) ) # ( !\REGFILE|registers[27][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & (\REGFILE|registers[23][1]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][1]~q\))) ) ) ) # ( \REGFILE|registers[27][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[19][1]~q\) ) ) ) # ( !\REGFILE|registers[27][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\REGFILE|registers[19][1]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][1]~q\,
	datab => \REGFILE|ALT_INV_registers[19][1]~q\,
	datac => \REGFILE|ALT_INV_registers[31][1]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[27][1]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux30~3_combout\);

-- Location: MLABCELL_X9_Y10_N54
\REGFILE|registers[20][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][1]~feeder_combout\ = ( \WDATA[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[1]~10_combout\,
	combout => \REGFILE|registers[20][1]~feeder_combout\);

-- Location: FF_X9_Y10_N56
\REGFILE|registers[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][1]~q\);

-- Location: MLABCELL_X9_Y10_N12
\REGFILE|registers[24][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][1]~feeder_combout\ = ( \WDATA[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[1]~10_combout\,
	combout => \REGFILE|registers[24][1]~feeder_combout\);

-- Location: FF_X9_Y10_N13
\REGFILE|registers[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][1]~q\);

-- Location: FF_X12_Y10_N10
\REGFILE|registers[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][1]~q\);

-- Location: MLABCELL_X9_Y10_N36
\REGFILE|registers[28][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][1]~feeder_combout\ = ( \WDATA[1]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[1]~10_combout\,
	combout => \REGFILE|registers[28][1]~feeder_combout\);

-- Location: FF_X9_Y10_N38
\REGFILE|registers[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][1]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][1]~q\);

-- Location: MLABCELL_X9_Y10_N21
\REGFILE|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][1]~q\,
	datab => \REGFILE|ALT_INV_registers[24][1]~q\,
	datac => \REGFILE|ALT_INV_registers[16][1]~q\,
	datad => \REGFILE|ALT_INV_registers[28][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux30~0_combout\);

-- Location: LABCELL_X17_Y10_N12
\REGFILE|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~9_combout\ = ( \REGFILE|Mux30~3_combout\ & ( \REGFILE|Mux30~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux30~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux30~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\REGFILE|Mux30~3_combout\ & ( \REGFILE|Mux30~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux30~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux30~2_combout\))) ) ) ) # ( \REGFILE|Mux30~3_combout\ & ( !\REGFILE|Mux30~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux30~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux30~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( 
-- !\REGFILE|Mux30~3_combout\ & ( !\REGFILE|Mux30~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux30~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux30~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux30~2_combout\,
	datad => \REGFILE|ALT_INV_Mux30~1_combout\,
	datae => \REGFILE|ALT_INV_Mux30~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~0_combout\,
	combout => \REGFILE|Mux30~9_combout\);

-- Location: LABCELL_X17_Y10_N0
\REGFILE|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~8_combout\ = ( \REGFILE|Mux30~4_combout\ & ( \REGFILE|Mux30~9_combout\ & ( (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux30~5_combout\)) # (\REGFILE|Mux30~10_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux30~4_combout\ & ( \REGFILE|Mux30~9_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux30~10_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (!\REGFILE|Mux30~10_combout\ & \REGFILE|Mux30~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REGFILE|Mux30~4_combout\ & ( !\REGFILE|Mux30~9_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux30~5_combout\)) # (\REGFILE|Mux30~10_combout\))) ) ) ) # ( !\REGFILE|Mux30~4_combout\ & ( !\REGFILE|Mux30~9_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux30~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (!\REGFILE|Mux30~10_combout\ & 
-- \REGFILE|Mux30~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101000000010100010101001011101011111010101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux30~10_combout\,
	datad => \REGFILE|ALT_INV_Mux30~5_combout\,
	datae => \REGFILE|ALT_INV_Mux30~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~9_combout\,
	combout => \REGFILE|Mux30~8_combout\);

-- Location: MLABCELL_X13_Y10_N0
\ALU|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~1_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux63~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux63~10_combout\)))) ) + ( \REGFILE|Mux31~8_combout\ ) + ( !VCC ))
-- \ALU|Add0~2\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux63~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(0))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux63~10_combout\)))) ) + ( \REGFILE|Mux31~8_combout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \REGFILE|ALT_INV_Mux63~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~8_combout\,
	cin => GND,
	sumout => \ALU|Add0~1_sumout\,
	cout => \ALU|Add0~2\);

-- Location: MLABCELL_X13_Y10_N3
\ALU|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~5_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux62~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux62~10_combout\)))) ) + ( \REGFILE|Mux30~8_combout\ ) + ( \ALU|Add0~2\ ))
-- \ALU|Add0~6\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux62~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux62~10_combout\)))) ) + ( \REGFILE|Mux30~8_combout\ ) + ( \ALU|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \REGFILE|ALT_INV_Mux62~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~8_combout\,
	cin => \ALU|Add0~2\,
	sumout => \ALU|Add0~5_sumout\,
	cout => \ALU|Add0~6\);

-- Location: MLABCELL_X13_Y10_N6
\ALU|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~9_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux61~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux61~10_combout\)))) ) + ( \REGFILE|Mux29~8_combout\ ) + ( \ALU|Add0~6\ ))
-- \ALU|Add0~10\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux61~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux61~10_combout\)))) ) + ( \REGFILE|Mux29~8_combout\ ) + ( \ALU|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \REGFILE|ALT_INV_Mux61~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~8_combout\,
	cin => \ALU|Add0~6\,
	sumout => \ALU|Add0~9_sumout\,
	cout => \ALU|Add0~10\);

-- Location: MLABCELL_X13_Y10_N9
\ALU|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~13_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux60~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux60~10_combout\)))) ) + ( \REGFILE|Mux28~8_combout\ ) + ( \ALU|Add0~10\ ))
-- \ALU|Add0~14\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux60~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux60~10_combout\)))) ) + ( \REGFILE|Mux28~8_combout\ ) + ( \ALU|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \REGFILE|ALT_INV_Mux60~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~8_combout\,
	cin => \ALU|Add0~10\,
	sumout => \ALU|Add0~13_sumout\,
	cout => \ALU|Add0~14\);

-- Location: MLABCELL_X13_Y10_N12
\ALU|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~17_sumout\ = SUM(( \REGFILE|Mux27~8_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux59~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(4))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux59~10_combout\)))) ) + ( \ALU|Add0~14\ ))
-- \ALU|Add0~18\ = CARRY(( \REGFILE|Mux27~8_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux59~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(4))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux59~10_combout\)))) ) + ( \ALU|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \REGFILE|ALT_INV_Mux27~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux59~10_combout\,
	cin => \ALU|Add0~14\,
	sumout => \ALU|Add0~17_sumout\,
	cout => \ALU|Add0~18\);

-- Location: MLABCELL_X13_Y10_N15
\ALU|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~21_sumout\ = SUM(( \REGFILE|Mux26~8_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux58~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux58~10_combout\)))) ) + ( \ALU|Add0~18\ ))
-- \ALU|Add0~22\ = CARRY(( \REGFILE|Mux26~8_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux58~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux58~10_combout\)))) ) + ( \ALU|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \REGFILE|ALT_INV_Mux26~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux58~10_combout\,
	cin => \ALU|Add0~18\,
	sumout => \ALU|Add0~21_sumout\,
	cout => \ALU|Add0~22\);

-- Location: MLABCELL_X13_Y10_N18
\ALU|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~25_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux57~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux57~10_combout\)))) ) + ( \REGFILE|Mux25~8_combout\ ) + ( \ALU|Add0~22\ ))
-- \ALU|Add0~26\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux57~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux57~10_combout\)))) ) + ( \REGFILE|Mux25~8_combout\ ) + ( \ALU|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \REGFILE|ALT_INV_Mux57~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux25~8_combout\,
	cin => \ALU|Add0~22\,
	sumout => \ALU|Add0~25_sumout\,
	cout => \ALU|Add0~26\);

-- Location: MLABCELL_X13_Y10_N21
\ALU|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~29_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux56~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux56~10_combout\)))) ) + ( \REGFILE|Mux24~10_combout\ ) + ( \ALU|Add0~26\ ))
-- \ALU|Add0~30\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux56~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux56~10_combout\)))) ) + ( \REGFILE|Mux24~10_combout\ ) + ( \ALU|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \REGFILE|ALT_INV_Mux56~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux24~10_combout\,
	cin => \ALU|Add0~26\,
	sumout => \ALU|Add0~29_sumout\,
	cout => \ALU|Add0~30\);

-- Location: LABCELL_X10_Y9_N12
\WDATA[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[7]~17_combout\ = ( \WDATA[8]~3_combout\ & ( \ALU|Add0~29_sumout\ & ( ((!\WDATA[8]~4_combout\) # (\inputALU[7]~7_combout\)) # (\REGFILE|Mux24~10_combout\) ) ) ) # ( !\WDATA[8]~3_combout\ & ( \ALU|Add0~29_sumout\ & ( (\REGFILE|Mux24~10_combout\ & 
-- (!\WDATA[8]~4_combout\ & \inputALU[7]~7_combout\)) ) ) ) # ( \WDATA[8]~3_combout\ & ( !\ALU|Add0~29_sumout\ & ( (\WDATA[8]~4_combout\ & ((\inputALU[7]~7_combout\) # (\REGFILE|Mux24~10_combout\))) ) ) ) # ( !\WDATA[8]~3_combout\ & ( !\ALU|Add0~29_sumout\ & 
-- ( (\REGFILE|Mux24~10_combout\ & (!\WDATA[8]~4_combout\ & \inputALU[7]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000100110001001100000100000001001101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux24~10_combout\,
	datab => \ALT_INV_WDATA[8]~4_combout\,
	datac => \ALT_INV_inputALU[7]~7_combout\,
	datae => \ALT_INV_WDATA[8]~3_combout\,
	dataf => \ALU|ALT_INV_Add0~29_sumout\,
	combout => \WDATA[7]~17_combout\);

-- Location: LABCELL_X12_Y10_N21
\WDATA[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[8]~1_combout\ = ( \CONTROL|Mux17~1_combout\ & ( (!\CONTROL|Mux19~1_combout\ & !\CONTROL|Mux20~2_combout\) ) ) # ( !\CONTROL|Mux17~1_combout\ & ( (\CONTROL|Mux19~1_combout\ & !\CONTROL|Mux20~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_Mux19~1_combout\,
	datad => \CONTROL|ALT_INV_Mux20~2_combout\,
	dataf => \CONTROL|ALT_INV_Mux17~1_combout\,
	combout => \WDATA[8]~1_combout\);

-- Location: FF_X20_Y4_N44
\REGFILE|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][12]~q\);

-- Location: LABCELL_X20_Y4_N30
\REGFILE|registers[10][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][12]~feeder_combout\ = ( \WDATA[12]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[12]~45_combout\,
	combout => \REGFILE|registers[10][12]~feeder_combout\);

-- Location: FF_X20_Y4_N32
\REGFILE|registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][12]~q\);

-- Location: FF_X9_Y7_N14
\REGFILE|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][12]~q\);

-- Location: LABCELL_X20_Y4_N12
\REGFILE|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[10][12]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[11][12]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) 
-- # (\REGFILE|registers[9][12]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[8][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[10][12]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[11][12]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[8][12]~q\ & ( (\REGFILE|registers[9][12]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][12]~q\,
	datab => \REGFILE|ALT_INV_registers[9][12]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[10][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[8][12]~q\,
	combout => \REGFILE|Mux19~5_combout\);

-- Location: FF_X19_Y9_N56
\REGFILE|registers[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][12]~q\);

-- Location: FF_X19_Y9_N37
\REGFILE|registers[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][12]~q\);

-- Location: FF_X19_Y9_N44
\REGFILE|registers[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][12]~q\);

-- Location: FF_X18_Y10_N8
\REGFILE|registers[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][12]~q\);

-- Location: LABCELL_X19_Y9_N45
\REGFILE|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[30][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[18][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][12]~q\,
	datab => \REGFILE|ALT_INV_registers[22][12]~q\,
	datac => \REGFILE|ALT_INV_registers[26][12]~q\,
	datad => \REGFILE|ALT_INV_registers[18][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux19~2_combout\);

-- Location: FF_X17_Y12_N8
\REGFILE|registers[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][12]~q\);

-- Location: FF_X17_Y8_N2
\REGFILE|registers[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][12]~q\);

-- Location: FF_X17_Y12_N47
\REGFILE|registers[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][12]~q\);

-- Location: LABCELL_X17_Y12_N18
\REGFILE|registers[28][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][12]~feeder_combout\ = ( \WDATA[12]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[12]~45_combout\,
	combout => \REGFILE|registers[28][12]~feeder_combout\);

-- Location: FF_X17_Y12_N20
\REGFILE|registers[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][12]~q\);

-- Location: LABCELL_X17_Y12_N15
\REGFILE|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[28][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[20][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[24][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[16][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][12]~q\,
	datab => \REGFILE|ALT_INV_registers[16][12]~q\,
	datac => \REGFILE|ALT_INV_registers[24][12]~q\,
	datad => \REGFILE|ALT_INV_registers[28][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux19~0_combout\);

-- Location: FF_X19_Y4_N20
\REGFILE|registers[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][12]~q\);

-- Location: FF_X19_Y4_N44
\REGFILE|registers[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][12]~q\);

-- Location: LABCELL_X19_Y4_N57
\REGFILE|registers[17][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][12]~feeder_combout\ = ( \WDATA[12]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[12]~45_combout\,
	combout => \REGFILE|registers[17][12]~feeder_combout\);

-- Location: FF_X19_Y4_N59
\REGFILE|registers[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][12]~q\);

-- Location: FF_X10_Y5_N14
\REGFILE|registers[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][12]~q\);

-- Location: LABCELL_X19_Y4_N45
\REGFILE|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[29][12]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[17][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[21][12]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[25][12]~q\ & ( (\REGFILE|registers[29][12]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[25][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[17][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[21][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][12]~q\,
	datab => \REGFILE|ALT_INV_registers[29][12]~q\,
	datac => \REGFILE|ALT_INV_registers[17][12]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[25][12]~q\,
	combout => \REGFILE|Mux19~1_combout\);

-- Location: FF_X16_Y12_N26
\REGFILE|registers[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][12]~q\);

-- Location: FF_X16_Y12_N44
\REGFILE|registers[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][12]~q\);

-- Location: LABCELL_X17_Y11_N33
\REGFILE|registers[19][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][12]~feeder_combout\ = ( \WDATA[12]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[12]~45_combout\,
	combout => \REGFILE|registers[19][12]~feeder_combout\);

-- Location: FF_X17_Y11_N34
\REGFILE|registers[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][12]~q\);

-- Location: FF_X16_Y12_N50
\REGFILE|registers[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][12]~q\);

-- Location: LABCELL_X16_Y12_N3
\REGFILE|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][12]~q\,
	datab => \REGFILE|ALT_INV_registers[23][12]~q\,
	datac => \REGFILE|ALT_INV_registers[19][12]~q\,
	datad => \REGFILE|ALT_INV_registers[31][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux19~3_combout\);

-- Location: MLABCELL_X13_Y6_N54
\REGFILE|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~4_combout\ = ( \REGFILE|Mux19~1_combout\ & ( \REGFILE|Mux19~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux19~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|Mux19~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|Mux19~1_combout\ & ( \REGFILE|Mux19~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux19~0_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux19~2_combout\))) ) ) ) # ( \REGFILE|Mux19~1_combout\ & ( 
-- !\REGFILE|Mux19~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux19~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|Mux19~2_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REGFILE|Mux19~1_combout\ & ( !\REGFILE|Mux19~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux19~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux19~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux19~2_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux19~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux19~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~3_combout\,
	combout => \REGFILE|Mux19~4_combout\);

-- Location: FF_X12_Y7_N11
\REGFILE|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][12]~q\);

-- Location: FF_X12_Y7_N32
\REGFILE|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][12]~q\);

-- Location: FF_X12_Y7_N44
\REGFILE|registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][12]~q\);

-- Location: FF_X17_Y5_N20
\REGFILE|registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][12]~q\);

-- Location: LABCELL_X12_Y7_N27
\REGFILE|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][12]~q\,
	datab => \REGFILE|ALT_INV_registers[13][12]~q\,
	datac => \REGFILE|ALT_INV_registers[14][12]~q\,
	datad => \REGFILE|ALT_INV_registers[15][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux19~6_combout\);

-- Location: LABCELL_X17_Y4_N51
\REGFILE|registers[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][12]~feeder_combout\ = ( \WDATA[12]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[12]~45_combout\,
	combout => \REGFILE|registers[1][12]~feeder_combout\);

-- Location: FF_X17_Y4_N53
\REGFILE|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][12]~q\);

-- Location: LABCELL_X17_Y4_N6
\REGFILE|registers[0][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][12]~feeder_combout\ = ( \WDATA[12]~45_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[12]~45_combout\,
	combout => \REGFILE|registers[0][12]~feeder_combout\);

-- Location: FF_X17_Y4_N8
\REGFILE|registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][12]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][12]~q\);

-- Location: FF_X17_Y5_N26
\REGFILE|registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][12]~q\);

-- Location: FF_X9_Y7_N35
\REGFILE|registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][12]~q\);

-- Location: LABCELL_X17_Y4_N39
\REGFILE|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][12]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[2][12]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[1][12]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[3][12]~q\ & ( (\REGFILE|registers[2][12]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[3][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[1][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][12]~q\,
	datab => \REGFILE|ALT_INV_registers[0][12]~q\,
	datac => \REGFILE|ALT_INV_registers[2][12]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[3][12]~q\,
	combout => \REGFILE|Mux19~8_combout\);

-- Location: FF_X18_Y4_N47
\REGFILE|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][12]~q\);

-- Location: FF_X18_Y4_N8
\REGFILE|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][12]~q\);

-- Location: FF_X18_Y4_N14
\REGFILE|registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][12]~q\);

-- Location: FF_X17_Y5_N14
\REGFILE|registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][12]~q\);

-- Location: MLABCELL_X18_Y4_N15
\REGFILE|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][12]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][12]~q\,
	datab => \REGFILE|ALT_INV_registers[5][12]~q\,
	datac => \REGFILE|ALT_INV_registers[6][12]~q\,
	datad => \REGFILE|ALT_INV_registers[7][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux19~7_combout\);

-- Location: LABCELL_X12_Y7_N15
\REGFILE|Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~9_combout\ = ( \REGFILE|Mux19~8_combout\ & ( \REGFILE|Mux19~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux19~6_combout\) ) ) ) # ( !\REGFILE|Mux19~8_combout\ & ( \REGFILE|Mux19~7_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux19~6_combout\)) ) ) ) # ( \REGFILE|Mux19~8_combout\ & ( 
-- !\REGFILE|Mux19~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux19~6_combout\)) ) ) ) # ( 
-- !\REGFILE|Mux19~8_combout\ & ( !\REGFILE|Mux19~7_combout\ & ( (\REGFILE|Mux19~6_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111100000101010100001111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux19~6_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux19~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~7_combout\,
	combout => \REGFILE|Mux19~9_combout\);

-- Location: MLABCELL_X13_Y6_N42
\REGFILE|Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~10_combout\ = ( \REGFILE|Mux19~4_combout\ & ( \REGFILE|Mux19~9_combout\ & ( ((!\REGFILE|Mux2~0_combout\) # (\REGFILE|Mux19~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux19~4_combout\ & ( 
-- \REGFILE|Mux19~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux2~0_combout\) # (\REGFILE|Mux19~5_combout\))) ) ) ) # ( \REGFILE|Mux19~4_combout\ & ( !\REGFILE|Mux19~9_combout\ & ( ((\REGFILE|Mux19~5_combout\ & 
-- \REGFILE|Mux2~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux19~4_combout\ & ( !\REGFILE|Mux19~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux19~5_combout\ & 
-- \REGFILE|Mux2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010010101010101111110101010000010101111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux19~5_combout\,
	datad => \REGFILE|ALT_INV_Mux2~0_combout\,
	datae => \REGFILE|ALT_INV_Mux19~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~9_combout\,
	combout => \REGFILE|Mux19~10_combout\);

-- Location: M10K_X22_Y7_N0
\DATAMEMM|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 5,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \CONTROL|Mux14~0_combout\,
	portare => VCC,
	clk0 => \fast_clock~inputCLKENA0_outclk\,
	portadatain => \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DATAMEMM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X18_Y6_N2
\REGFILE|registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][9]~q\);

-- Location: FF_X14_Y6_N8
\REGFILE|registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][9]~q\);

-- Location: FF_X23_Y5_N7
\REGFILE|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][9]~q\);

-- Location: LABCELL_X14_Y6_N9
\REGFILE|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~5_combout\ = ( \REGFILE|registers[9][9]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[11][9]~q\) ) ) ) # ( !\REGFILE|registers[9][9]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[11][9]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REGFILE|registers[9][9]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[8][9]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[10][9]~q\)) ) ) ) # ( !\REGFILE|registers[9][9]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[8][9]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[10][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][9]~q\,
	datab => \REGFILE|ALT_INV_registers[10][9]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_registers[8][9]~q\,
	datae => \REGFILE|ALT_INV_registers[9][9]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux22~5_combout\);

-- Location: FF_X23_Y11_N56
\REGFILE|registers[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][9]~q\);

-- Location: FF_X23_Y11_N32
\REGFILE|registers[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][9]~q\);

-- Location: FF_X23_Y11_N14
\REGFILE|registers[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][9]~q\);

-- Location: LABCELL_X19_Y9_N36
\REGFILE|registers[22][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][9]~feeder_combout\ = ( \WDATA[9]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[9]~30_combout\,
	combout => \REGFILE|registers[22][9]~feeder_combout\);

-- Location: FF_X19_Y9_N38
\REGFILE|registers[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][9]~q\);

-- Location: MLABCELL_X23_Y11_N33
\REGFILE|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[30][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[18][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][9]~q\,
	datab => \REGFILE|ALT_INV_registers[26][9]~q\,
	datac => \REGFILE|ALT_INV_registers[18][9]~q\,
	datad => \REGFILE|ALT_INV_registers[22][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux22~2_combout\);

-- Location: FF_X21_Y12_N46
\REGFILE|registers[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][9]~q\);

-- Location: FF_X17_Y12_N32
\REGFILE|registers[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][9]~q\);

-- Location: FF_X17_Y12_N59
\REGFILE|registers[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][9]~q\);

-- Location: FF_X17_Y12_N2
\REGFILE|registers[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][9]~q\);

-- Location: LABCELL_X17_Y12_N3
\REGFILE|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[28][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[20][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[24][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][9]~q\,
	datab => \REGFILE|ALT_INV_registers[20][9]~q\,
	datac => \REGFILE|ALT_INV_registers[24][9]~q\,
	datad => \REGFILE|ALT_INV_registers[28][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux22~0_combout\);

-- Location: FF_X19_Y4_N38
\REGFILE|registers[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][9]~q\);

-- Location: FF_X19_Y4_N14
\REGFILE|registers[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][9]~q\);

-- Location: FF_X19_Y4_N28
\REGFILE|registers[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][9]~q\);

-- Location: MLABCELL_X13_Y4_N15
\REGFILE|registers[25][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][9]~feeder_combout\ = ( \WDATA[9]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[9]~30_combout\,
	combout => \REGFILE|registers[25][9]~feeder_combout\);

-- Location: FF_X13_Y4_N17
\REGFILE|registers[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][9]~q\);

-- Location: LABCELL_X19_Y4_N39
\REGFILE|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][9]~q\,
	datab => \REGFILE|ALT_INV_registers[21][9]~q\,
	datac => \REGFILE|ALT_INV_registers[17][9]~q\,
	datad => \REGFILE|ALT_INV_registers[25][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux22~1_combout\);

-- Location: FF_X16_Y12_N38
\REGFILE|registers[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][9]~q\);

-- Location: FF_X20_Y12_N34
\REGFILE|registers[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][9]~q\);

-- Location: FF_X16_Y12_N8
\REGFILE|registers[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][9]~q\);

-- Location: FF_X16_Y12_N56
\REGFILE|registers[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][9]~q\);

-- Location: LABCELL_X16_Y12_N39
\REGFILE|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][9]~q\,
	datab => \REGFILE|ALT_INV_registers[19][9]~q\,
	datac => \REGFILE|ALT_INV_registers[23][9]~q\,
	datad => \REGFILE|ALT_INV_registers[31][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux22~3_combout\);

-- Location: LABCELL_X10_Y10_N36
\REGFILE|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~4_combout\ = ( \REGFILE|Mux22~1_combout\ & ( \REGFILE|Mux22~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux22~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|Mux22~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|Mux22~1_combout\ & ( \REGFILE|Mux22~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|Mux22~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux22~2_combout\))) ) ) ) # ( 
-- \REGFILE|Mux22~1_combout\ & ( !\REGFILE|Mux22~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux22~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux22~2_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\REGFILE|Mux22~1_combout\ & ( !\REGFILE|Mux22~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux22~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux22~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux22~2_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_Mux22~0_combout\,
	datae => \REGFILE|ALT_INV_Mux22~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~3_combout\,
	combout => \REGFILE|Mux22~4_combout\);

-- Location: MLABCELL_X9_Y6_N54
\REGFILE|registers[13][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][9]~feeder_combout\ = ( \WDATA[9]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[9]~30_combout\,
	combout => \REGFILE|registers[13][9]~feeder_combout\);

-- Location: FF_X9_Y6_N56
\REGFILE|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][9]~q\);

-- Location: MLABCELL_X9_Y6_N21
\REGFILE|registers[14][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][9]~feeder_combout\ = ( \WDATA[9]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[9]~30_combout\,
	combout => \REGFILE|registers[14][9]~feeder_combout\);

-- Location: FF_X9_Y6_N23
\REGFILE|registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][9]~q\);

-- Location: MLABCELL_X9_Y6_N30
\REGFILE|registers[15][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][9]~feeder_combout\ = ( \WDATA[9]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[9]~30_combout\,
	combout => \REGFILE|registers[15][9]~feeder_combout\);

-- Location: FF_X9_Y6_N32
\REGFILE|registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][9]~q\);

-- Location: FF_X23_Y8_N38
\REGFILE|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][9]~q\);

-- Location: MLABCELL_X9_Y6_N45
\REGFILE|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][9]~q\,
	datab => \REGFILE|ALT_INV_registers[14][9]~q\,
	datac => \REGFILE|ALT_INV_registers[15][9]~q\,
	datad => \REGFILE|ALT_INV_registers[12][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux22~6_combout\);

-- Location: FF_X23_Y8_N8
\REGFILE|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][9]~q\);

-- Location: FF_X23_Y8_N44
\REGFILE|registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][9]~q\);

-- Location: FF_X18_Y6_N50
\REGFILE|registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][9]~q\);

-- Location: FF_X19_Y5_N53
\REGFILE|registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][9]~q\);

-- Location: MLABCELL_X23_Y8_N27
\REGFILE|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~8_combout\ = ( \REGFILE|registers[2][9]~q\ & ( \REGFILE|registers[0][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[1][9]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[3][9]~q\)))) ) ) ) # ( !\REGFILE|registers[2][9]~q\ & ( \REGFILE|registers[0][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|registers[1][9]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|registers[3][9]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) 
-- # ( \REGFILE|registers[2][9]~q\ & ( !\REGFILE|registers[0][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[1][9]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[3][9]~q\)))) ) ) ) # ( !\REGFILE|registers[2][9]~q\ & ( !\REGFILE|registers[0][9]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[1][9]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[3][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_registers[1][9]~q\,
	datac => \REGFILE|ALT_INV_registers[3][9]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_registers[2][9]~q\,
	dataf => \REGFILE|ALT_INV_registers[0][9]~q\,
	combout => \REGFILE|Mux22~8_combout\);

-- Location: LABCELL_X17_Y4_N0
\REGFILE|registers[6][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][9]~feeder_combout\ = ( \WDATA[9]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[9]~30_combout\,
	combout => \REGFILE|registers[6][9]~feeder_combout\);

-- Location: FF_X17_Y4_N2
\REGFILE|registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][9]~q\);

-- Location: FF_X18_Y6_N14
\REGFILE|registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][9]~q\);

-- Location: MLABCELL_X18_Y4_N18
\REGFILE|registers[4][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][9]~feeder_combout\ = ( \WDATA[9]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[9]~30_combout\,
	combout => \REGFILE|registers[4][9]~feeder_combout\);

-- Location: FF_X18_Y4_N19
\REGFILE|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][9]~q\);

-- Location: FF_X14_Y6_N5
\REGFILE|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[9]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][9]~q\);

-- Location: LABCELL_X17_Y4_N24
\REGFILE|Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][9]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][9]~q\,
	datab => \REGFILE|ALT_INV_registers[7][9]~q\,
	datac => \REGFILE|ALT_INV_registers[4][9]~q\,
	datad => \REGFILE|ALT_INV_registers[5][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux22~7_combout\);

-- Location: LABCELL_X10_Y10_N48
\REGFILE|Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~9_combout\ = ( \REGFILE|Mux22~8_combout\ & ( \REGFILE|Mux22~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux22~6_combout\) ) ) ) # ( !\REGFILE|Mux22~8_combout\ & ( \REGFILE|Mux22~7_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux22~6_combout\))) ) ) ) # ( \REGFILE|Mux22~8_combout\ & ( 
-- !\REGFILE|Mux22~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux22~6_combout\))) ) ) ) # ( 
-- !\REGFILE|Mux22~8_combout\ & ( !\REGFILE|Mux22~7_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux22~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111110000001100111100110000001111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_Mux22~6_combout\,
	datae => \REGFILE|ALT_INV_Mux22~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~7_combout\,
	combout => \REGFILE|Mux22~9_combout\);

-- Location: LABCELL_X10_Y10_N9
\REGFILE|Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~10_combout\ = ( \REGFILE|Mux22~4_combout\ & ( \REGFILE|Mux22~9_combout\ & ( (!\REGFILE|Mux2~0_combout\) # ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux22~5_combout\)) ) ) ) # ( !\REGFILE|Mux22~4_combout\ & ( 
-- \REGFILE|Mux22~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux2~0_combout\) # (\REGFILE|Mux22~5_combout\))) ) ) ) # ( \REGFILE|Mux22~4_combout\ & ( !\REGFILE|Mux22~9_combout\ & ( ((\REGFILE|Mux2~0_combout\ & 
-- \REGFILE|Mux22~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux22~4_combout\ & ( !\REGFILE|Mux22~9_combout\ & ( (\REGFILE|Mux2~0_combout\ & (\REGFILE|Mux22~5_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000111111111111001111000000001100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux2~0_combout\,
	datac => \REGFILE|ALT_INV_Mux22~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux22~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~9_combout\,
	combout => \REGFILE|Mux22~10_combout\);

-- Location: MLABCELL_X9_Y9_N18
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) ) + ( \Add0~25_sumout\ ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) ) + ( \Add0~25_sumout\ ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~25_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	cin => \Add1~22\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: LABCELL_X7_Y7_N18
\REGFILE|registers[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][8]~feeder_combout\ = ( \WDATA[8]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[8]~25_combout\,
	combout => \REGFILE|registers[9][8]~feeder_combout\);

-- Location: FF_X7_Y7_N20
\REGFILE|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][8]~q\);

-- Location: LABCELL_X7_Y7_N6
\REGFILE|registers[11][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][8]~feeder_combout\ = ( \WDATA[8]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[8]~25_combout\,
	combout => \REGFILE|registers[11][8]~feeder_combout\);

-- Location: FF_X7_Y7_N8
\REGFILE|registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][8]~q\);

-- Location: LABCELL_X7_Y7_N36
\REGFILE|registers[10][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][8]~feeder_combout\ = ( \WDATA[8]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[8]~25_combout\,
	combout => \REGFILE|registers[10][8]~feeder_combout\);

-- Location: FF_X7_Y7_N38
\REGFILE|registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][8]~q\);

-- Location: FF_X9_Y7_N59
\REGFILE|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][8]~q\);

-- Location: LABCELL_X7_Y7_N30
\REGFILE|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[11][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[9][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[10][8]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][8]~q\,
	datab => \REGFILE|ALT_INV_registers[11][8]~q\,
	datac => \REGFILE|ALT_INV_registers[10][8]~q\,
	datad => \REGFILE|ALT_INV_registers[8][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux23~5_combout\);

-- Location: FF_X10_Y10_N56
\REGFILE|registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][8]~q\);

-- Location: FF_X10_Y10_N44
\REGFILE|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][8]~q\);

-- Location: FF_X10_Y8_N13
\REGFILE|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][8]~q\);

-- Location: FF_X10_Y10_N20
\REGFILE|registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][8]~q\);

-- Location: LABCELL_X10_Y10_N21
\REGFILE|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][8]~q\,
	datab => \REGFILE|ALT_INV_registers[13][8]~q\,
	datac => \REGFILE|ALT_INV_registers[12][8]~q\,
	datad => \REGFILE|ALT_INV_registers[14][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux23~6_combout\);

-- Location: FF_X16_Y8_N41
\REGFILE|registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][8]~q\);

-- Location: FF_X10_Y6_N59
\REGFILE|registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][8]~q\);

-- Location: LABCELL_X16_Y9_N48
\REGFILE|registers[4][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][8]~feeder_combout\ = ( \WDATA[8]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[8]~25_combout\,
	combout => \REGFILE|registers[4][8]~feeder_combout\);

-- Location: FF_X16_Y9_N49
\REGFILE|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][8]~q\);

-- Location: FF_X17_Y6_N28
\REGFILE|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][8]~q\);

-- Location: LABCELL_X10_Y6_N12
\REGFILE|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][8]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][8]~q\,
	datab => \REGFILE|ALT_INV_registers[6][8]~q\,
	datac => \REGFILE|ALT_INV_registers[4][8]~q\,
	datad => \REGFILE|ALT_INV_registers[5][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux23~7_combout\);

-- Location: FF_X9_Y7_N38
\REGFILE|registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][8]~q\);

-- Location: FF_X10_Y6_N41
\REGFILE|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][8]~q\);

-- Location: FF_X21_Y6_N23
\REGFILE|registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][8]~q\);

-- Location: FF_X21_Y6_N38
\REGFILE|registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][8]~q\);

-- Location: LABCELL_X10_Y6_N30
\REGFILE|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][8]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][8]~q\,
	datab => \REGFILE|ALT_INV_registers[1][8]~q\,
	datac => \REGFILE|ALT_INV_registers[0][8]~q\,
	datad => \REGFILE|ALT_INV_registers[2][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux23~8_combout\);

-- Location: LABCELL_X10_Y10_N27
\REGFILE|Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~9_combout\ = ( \REGFILE|Mux23~7_combout\ & ( \REGFILE|Mux23~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux23~6_combout\) ) ) ) # ( !\REGFILE|Mux23~7_combout\ & ( \REGFILE|Mux23~8_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux23~6_combout\)) ) ) ) # ( \REGFILE|Mux23~7_combout\ & ( 
-- !\REGFILE|Mux23~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux23~6_combout\)) ) ) ) # ( 
-- !\REGFILE|Mux23~7_combout\ & ( !\REGFILE|Mux23~8_combout\ & ( (\REGFILE|Mux23~6_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110101010111110000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux23~6_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux23~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux23~8_combout\,
	combout => \REGFILE|Mux23~9_combout\);

-- Location: FF_X20_Y9_N32
\REGFILE|registers[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][8]~q\);

-- Location: LABCELL_X17_Y12_N54
\REGFILE|registers[24][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][8]~feeder_combout\ = ( \WDATA[8]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[8]~25_combout\,
	combout => \REGFILE|registers[24][8]~feeder_combout\);

-- Location: FF_X17_Y12_N56
\REGFILE|registers[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][8]~q\);

-- Location: FF_X20_Y9_N26
\REGFILE|registers[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][8]~q\);

-- Location: LABCELL_X20_Y9_N27
\REGFILE|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][8]~q\,
	datab => \REGFILE|ALT_INV_registers[20][8]~q\,
	datac => \REGFILE|ALT_INV_registers[24][8]~q\,
	datad => \REGFILE|ALT_INV_registers[28][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux23~0_combout\);

-- Location: FF_X18_Y11_N35
\REGFILE|registers[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][8]~q\);

-- Location: FF_X18_Y11_N14
\REGFILE|registers[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][8]~q\);

-- Location: LABCELL_X17_Y11_N39
\REGFILE|registers[19][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][8]~feeder_combout\ = ( \WDATA[8]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[8]~25_combout\,
	combout => \REGFILE|registers[19][8]~feeder_combout\);

-- Location: FF_X17_Y11_N40
\REGFILE|registers[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][8]~q\);

-- Location: MLABCELL_X18_Y11_N18
\REGFILE|registers[23][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][8]~feeder_combout\ = ( \WDATA[8]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[8]~25_combout\,
	combout => \REGFILE|registers[23][8]~feeder_combout\);

-- Location: FF_X18_Y11_N19
\REGFILE|registers[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][8]~q\);

-- Location: MLABCELL_X18_Y11_N24
\REGFILE|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][8]~q\,
	datab => \REGFILE|ALT_INV_registers[31][8]~q\,
	datac => \REGFILE|ALT_INV_registers[19][8]~q\,
	datad => \REGFILE|ALT_INV_registers[23][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux23~3_combout\);

-- Location: FF_X18_Y9_N2
\REGFILE|registers[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][8]~q\);

-- Location: FF_X18_Y9_N47
\REGFILE|registers[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][8]~q\);

-- Location: FF_X18_Y9_N14
\REGFILE|registers[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][8]~q\);

-- Location: FF_X9_Y7_N53
\REGFILE|registers[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][8]~q\);

-- Location: MLABCELL_X18_Y9_N15
\REGFILE|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][8]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][8]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][8]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) 
-- # (\REGFILE|registers[17][8]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[25][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][8]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][8]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[25][8]~q\ & ( (\REGFILE|registers[17][8]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][8]~q\,
	datab => \REGFILE|ALT_INV_registers[17][8]~q\,
	datac => \REGFILE|ALT_INV_registers[29][8]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[25][8]~q\,
	combout => \REGFILE|Mux23~1_combout\);

-- Location: FF_X19_Y9_N8
\REGFILE|registers[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][8]~q\);

-- Location: FF_X19_Y9_N32
\REGFILE|registers[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][8]~q\);

-- Location: FF_X19_Y9_N14
\REGFILE|registers[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][8]~q\);

-- Location: MLABCELL_X13_Y4_N36
\REGFILE|registers[18][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][8]~feeder_combout\ = ( \WDATA[8]~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[8]~25_combout\,
	combout => \REGFILE|registers[18][8]~feeder_combout\);

-- Location: FF_X13_Y4_N38
\REGFILE|registers[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][8]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][8]~q\);

-- Location: LABCELL_X19_Y9_N9
\REGFILE|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[18][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[22][8]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[30][8]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[18][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) 
-- # (\REGFILE|registers[26][8]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[18][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[22][8]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[30][8]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[18][8]~q\ & ( (\REGFILE|registers[26][8]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][8]~q\,
	datab => \REGFILE|ALT_INV_registers[22][8]~q\,
	datac => \REGFILE|ALT_INV_registers[30][8]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[18][8]~q\,
	combout => \REGFILE|Mux23~2_combout\);

-- Location: LABCELL_X10_Y10_N30
\REGFILE|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~4_combout\ = ( \REGFILE|Mux23~1_combout\ & ( \REGFILE|Mux23~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux23~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux23~3_combout\)))) ) ) ) # ( !\REGFILE|Mux23~1_combout\ & ( \REGFILE|Mux23~2_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux23~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux23~3_combout\)))) ) ) ) # ( \REGFILE|Mux23~1_combout\ & ( !\REGFILE|Mux23~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux23~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|Mux23~3_combout\)))) ) ) ) # ( 
-- !\REGFILE|Mux23~1_combout\ & ( !\REGFILE|Mux23~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux23~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|Mux23~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_Mux23~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_Mux23~3_combout\,
	datae => \REGFILE|ALT_INV_Mux23~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux23~2_combout\,
	combout => \REGFILE|Mux23~4_combout\);

-- Location: LABCELL_X10_Y10_N12
\REGFILE|Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~10_combout\ = ( \REGFILE|Mux23~4_combout\ & ( ((!\REGFILE|Mux2~0_combout\ & ((\REGFILE|Mux23~9_combout\))) # (\REGFILE|Mux2~0_combout\ & (\REGFILE|Mux23~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux23~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux2~0_combout\ & ((\REGFILE|Mux23~9_combout\))) # (\REGFILE|Mux2~0_combout\ & (\REGFILE|Mux23~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000011111110111110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux23~5_combout\,
	datab => \REGFILE|ALT_INV_Mux2~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux23~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux23~4_combout\,
	combout => \REGFILE|Mux23~10_combout\);

-- Location: LABCELL_X12_Y8_N24
\NEXT_PC[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[8]~8_combout\ = ( \PC|PC[4]~1_combout\ & ( \REGFILE|Mux23~10_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~25_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( 
-- \REGFILE|Mux23~10_combout\ & ( (\Add0~25_sumout\) # (\PC|PC[1]~0_combout\) ) ) ) # ( \PC|PC[4]~1_combout\ & ( !\REGFILE|Mux23~10_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~25_sumout\))) # (\PC|PC[1]~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\REGFILE|Mux23~10_combout\ & ( (!\PC|PC[1]~0_combout\ & \Add0~25_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \ALT_INV_Add0~25_sumout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_Add1~25_sumout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux23~10_combout\,
	combout => \NEXT_PC[8]~8_combout\);

-- Location: FF_X12_Y8_N26
\PC|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(8));

-- Location: MLABCELL_X4_Y8_N18
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \PC|PC\(8) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( \PC|PC\(8) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(8),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: MLABCELL_X9_Y9_N21
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( \Add0~29_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) ) + ( \Add1~26\ ))
-- \Add1~30\ = CARRY(( \Add0~29_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_Add0~29_sumout\,
	cin => \Add1~26\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: LABCELL_X7_Y8_N24
\NEXT_PC[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[9]~9_combout\ = ( \Add0~29_sumout\ & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~29_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( !\Add0~29_sumout\ & ( 
-- \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~29_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( \Add0~29_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # 
-- (\REGFILE|Mux22~10_combout\) ) ) ) # ( !\Add0~29_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (\PC|PC[1]~0_combout\ & \REGFILE|Mux22~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux22~10_combout\,
	datad => \ALT_INV_Add1~29_sumout\,
	datae => \ALT_INV_Add0~29_sumout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[9]~9_combout\);

-- Location: FF_X7_Y8_N26
\PC|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(9));

-- Location: MLABCELL_X4_Y8_N21
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \PC|PC\(9) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( \PC|PC\(9) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(9),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: MLABCELL_X9_Y9_N24
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(8) ) + ( \Add0~33_sumout\ ) + ( \Add1~30\ ))
-- \Add1~34\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(8) ) + ( \Add0~33_sumout\ ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	cin => \Add1~30\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: LABCELL_X20_Y4_N0
\REGFILE|registers[11][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[11][10]~feeder_combout\);

-- Location: FF_X20_Y4_N2
\REGFILE|registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][10]~q\);

-- Location: LABCELL_X20_Y4_N6
\REGFILE|registers[10][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[10][10]~feeder_combout\);

-- Location: FF_X20_Y4_N8
\REGFILE|registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][10]~q\);

-- Location: LABCELL_X16_Y4_N36
\REGFILE|registers[8][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[8][10]~feeder_combout\);

-- Location: FF_X16_Y4_N38
\REGFILE|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][10]~q\);

-- Location: LABCELL_X20_Y4_N48
\REGFILE|registers[9][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[9][10]~feeder_combout\);

-- Location: FF_X20_Y4_N50
\REGFILE|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][10]~q\);

-- Location: LABCELL_X20_Y4_N45
\REGFILE|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[11][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[9][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[10][10]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][10]~q\,
	datab => \REGFILE|ALT_INV_registers[10][10]~q\,
	datac => \REGFILE|ALT_INV_registers[8][10]~q\,
	datad => \REGFILE|ALT_INV_registers[9][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux21~5_combout\);

-- Location: FF_X12_Y7_N14
\REGFILE|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][10]~q\);

-- Location: FF_X10_Y7_N59
\REGFILE|registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][10]~q\);

-- Location: FF_X17_Y6_N50
\REGFILE|registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][10]~q\);

-- Location: LABCELL_X10_Y7_N54
\REGFILE|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~6_combout\ = ( \REGFILE|registers[15][10]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[13][10]~q\) ) ) ) # ( 
-- !\REGFILE|registers[15][10]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[13][10]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REGFILE|registers[15][10]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[12][10]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[14][10]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[15][10]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[12][10]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|registers[14][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][10]~q\,
	datab => \REGFILE|ALT_INV_registers[14][10]~q\,
	datac => \REGFILE|ALT_INV_registers[12][10]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[15][10]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux21~6_combout\);

-- Location: FF_X18_Y4_N38
\REGFILE|registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][10]~q\);

-- Location: FF_X18_Y4_N11
\REGFILE|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][10]~q\);

-- Location: FF_X17_Y6_N44
\REGFILE|registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][10]~q\);

-- Location: FF_X18_Y4_N35
\REGFILE|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][10]~q\);

-- Location: MLABCELL_X18_Y4_N39
\REGFILE|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][10]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][10]~q\,
	datab => \REGFILE|ALT_INV_registers[5][10]~q\,
	datac => \REGFILE|ALT_INV_registers[7][10]~q\,
	datad => \REGFILE|ALT_INV_registers[4][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux21~7_combout\);

-- Location: FF_X14_Y5_N20
\REGFILE|registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][10]~q\);

-- Location: FF_X14_Y5_N26
\REGFILE|registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][10]~q\);

-- Location: FF_X9_Y7_N20
\REGFILE|registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][10]~q\);

-- Location: FF_X14_Y5_N50
\REGFILE|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][10]~q\);

-- Location: LABCELL_X14_Y5_N51
\REGFILE|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][10]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][10]~q\,
	datab => \REGFILE|ALT_INV_registers[2][10]~q\,
	datac => \REGFILE|ALT_INV_registers[3][10]~q\,
	datad => \REGFILE|ALT_INV_registers[1][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux21~8_combout\);

-- Location: LABCELL_X10_Y7_N0
\REGFILE|Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~9_combout\ = ( \REGFILE|Mux21~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((\REGFILE|Mux21~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux21~6_combout\)))) ) ) # ( !\REGFILE|Mux21~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|Mux21~7_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux21~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux21~6_combout\,
	datad => \REGFILE|ALT_INV_Mux21~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux21~8_combout\,
	combout => \REGFILE|Mux21~9_combout\);

-- Location: FF_X16_Y6_N2
\REGFILE|registers[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][10]~q\);

-- Location: FF_X16_Y6_N14
\REGFILE|registers[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][10]~q\);

-- Location: FF_X16_Y6_N8
\REGFILE|registers[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][10]~q\);

-- Location: LABCELL_X12_Y6_N3
\REGFILE|registers[25][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[25][10]~feeder_combout\);

-- Location: FF_X12_Y6_N5
\REGFILE|registers[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][10]~q\);

-- Location: LABCELL_X16_Y6_N21
\REGFILE|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][10]~q\,
	datab => \REGFILE|ALT_INV_registers[17][10]~q\,
	datac => \REGFILE|ALT_INV_registers[29][10]~q\,
	datad => \REGFILE|ALT_INV_registers[25][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux21~1_combout\);

-- Location: FF_X20_Y9_N5
\REGFILE|registers[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][10]~q\);

-- Location: FF_X20_Y9_N41
\REGFILE|registers[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][10]~q\);

-- Location: FF_X20_Y9_N56
\REGFILE|registers[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][10]~q\);

-- Location: LABCELL_X17_Y8_N51
\REGFILE|registers[24][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[24][10]~feeder_combout\);

-- Location: FF_X17_Y8_N52
\REGFILE|registers[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][10]~q\);

-- Location: LABCELL_X20_Y9_N57
\REGFILE|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~0_combout\ = ( \REGFILE|registers[24][10]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[28][10]~q\) ) ) ) # ( 
-- !\REGFILE|registers[24][10]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[28][10]~q\) ) ) ) # ( \REGFILE|registers[24][10]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][10]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[20][10]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[24][10]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][10]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[20][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][10]~q\,
	datab => \REGFILE|ALT_INV_registers[20][10]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[28][10]~q\,
	datae => \REGFILE|ALT_INV_registers[24][10]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux21~0_combout\);

-- Location: FF_X16_Y10_N26
\REGFILE|registers[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][10]~q\);

-- Location: MLABCELL_X18_Y10_N21
\REGFILE|registers[18][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[18][10]~feeder_combout\);

-- Location: FF_X18_Y10_N22
\REGFILE|registers[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][10]~q\);

-- Location: FF_X16_Y10_N56
\REGFILE|registers[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][10]~q\);

-- Location: FF_X16_Y10_N20
\REGFILE|registers[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][10]~q\);

-- Location: LABCELL_X16_Y10_N27
\REGFILE|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][10]~q\,
	datab => \REGFILE|ALT_INV_registers[18][10]~q\,
	datac => \REGFILE|ALT_INV_registers[30][10]~q\,
	datad => \REGFILE|ALT_INV_registers[22][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux21~2_combout\);

-- Location: LABCELL_X14_Y12_N42
\REGFILE|registers[19][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[19][10]~feeder_combout\);

-- Location: FF_X14_Y12_N44
\REGFILE|registers[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][10]~q\);

-- Location: FF_X18_Y11_N59
\REGFILE|registers[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][10]~q\);

-- Location: LABCELL_X14_Y12_N24
\REGFILE|registers[31][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[31][10]~feeder_combout\);

-- Location: FF_X14_Y12_N26
\REGFILE|registers[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][10]~q\);

-- Location: LABCELL_X14_Y12_N39
\REGFILE|registers[23][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][10]~feeder_combout\ = ( \WDATA[10]~35_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[10]~35_combout\,
	combout => \REGFILE|registers[23][10]~feeder_combout\);

-- Location: FF_X14_Y12_N41
\REGFILE|registers[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][10]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][10]~q\);

-- Location: MLABCELL_X18_Y11_N54
\REGFILE|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][10]~q\,
	datab => \REGFILE|ALT_INV_registers[27][10]~q\,
	datac => \REGFILE|ALT_INV_registers[31][10]~q\,
	datad => \REGFILE|ALT_INV_registers[23][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux21~3_combout\);

-- Location: LABCELL_X10_Y7_N48
\REGFILE|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~4_combout\ = ( \REGFILE|Mux21~2_combout\ & ( \REGFILE|Mux21~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux21~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux21~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux21~2_combout\ & ( \REGFILE|Mux21~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux21~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux21~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \REGFILE|Mux21~2_combout\ & ( !\REGFILE|Mux21~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux21~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux21~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # 
-- ( !\REGFILE|Mux21~2_combout\ & ( !\REGFILE|Mux21~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux21~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux21~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux21~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_Mux21~0_combout\,
	datae => \REGFILE|ALT_INV_Mux21~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux21~3_combout\,
	combout => \REGFILE|Mux21~4_combout\);

-- Location: LABCELL_X10_Y7_N18
\REGFILE|Mux21~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~10_combout\ = ( \REGFILE|Mux21~4_combout\ & ( ((!\REGFILE|Mux2~0_combout\ & ((\REGFILE|Mux21~9_combout\))) # (\REGFILE|Mux2~0_combout\ & (\REGFILE|Mux21~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux21~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux2~0_combout\ & ((\REGFILE|Mux21~9_combout\))) # (\REGFILE|Mux2~0_combout\ & (\REGFILE|Mux21~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REGFILE|ALT_INV_Mux21~5_combout\,
	datac => \REGFILE|ALT_INV_Mux2~0_combout\,
	datad => \REGFILE|ALT_INV_Mux21~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux21~4_combout\,
	combout => \REGFILE|Mux21~10_combout\);

-- Location: LABCELL_X12_Y8_N18
\NEXT_PC[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[10]~10_combout\ = ( \PC|PC[4]~1_combout\ & ( \Add0~33_sumout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~33_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( 
-- \Add0~33_sumout\ & ( (!\PC|PC[1]~0_combout\) # (\REGFILE|Mux21~10_combout\) ) ) ) # ( \PC|PC[4]~1_combout\ & ( !\Add0~33_sumout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~33_sumout\)) # (\PC|PC[1]~0_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\Add0~33_sumout\ & ( (\PC|PC[1]~0_combout\ & \REGFILE|Mux21~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~33_sumout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PC|ALT_INV_PC[1]~0_combout\,
	datad => \REGFILE|ALT_INV_Mux21~10_combout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \NEXT_PC[10]~10_combout\);

-- Location: FF_X12_Y8_N20
\PC|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(10));

-- Location: MLABCELL_X4_Y8_N24
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \PC|PC\(10) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~34\ = CARRY(( \PC|PC\(10) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(10),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: LABCELL_X14_Y10_N30
\ALU|Add1~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~130_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \ALU|Add1~130_cout\);

-- Location: LABCELL_X14_Y10_N33
\ALU|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~1_sumout\ = SUM(( \REGFILE|Mux31~8_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux63~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux63~10_combout\)))) ) + ( \ALU|Add1~130_cout\ ))
-- \ALU|Add1~2\ = CARRY(( \REGFILE|Mux31~8_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux63~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux63~10_combout\)))) ) + ( \ALU|Add1~130_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110010011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \REGFILE|ALT_INV_Mux63~10_combout\,
	datad => \REGFILE|ALT_INV_Mux31~8_combout\,
	dataf => \CONTROL|ALT_INV_Mux7~1_combout\,
	cin => \ALU|Add1~130_cout\,
	sumout => \ALU|Add1~1_sumout\,
	cout => \ALU|Add1~2\);

-- Location: LABCELL_X14_Y10_N36
\ALU|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~5_sumout\ = SUM(( \REGFILE|Mux30~8_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux62~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(1)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\REGFILE|Mux62~10_combout\)))) ) + ( \ALU|Add1~2\ ))
-- \ALU|Add1~6\ = CARRY(( \REGFILE|Mux30~8_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux62~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(1)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\REGFILE|Mux62~10_combout\)))) ) + ( \ALU|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010110100111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \REGFILE|ALT_INV_Mux62~10_combout\,
	datad => \REGFILE|ALT_INV_Mux30~8_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	cin => \ALU|Add1~2\,
	sumout => \ALU|Add1~5_sumout\,
	cout => \ALU|Add1~6\);

-- Location: LABCELL_X14_Y10_N39
\ALU|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~9_sumout\ = SUM(( \REGFILE|Mux29~8_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux61~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\REGFILE|Mux61~10_combout\)))) ) + ( \ALU|Add1~6\ ))
-- \ALU|Add1~10\ = CARRY(( \REGFILE|Mux29~8_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux61~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\REGFILE|Mux61~10_combout\)))) ) + ( \ALU|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010110100111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \REGFILE|ALT_INV_Mux61~10_combout\,
	datad => \REGFILE|ALT_INV_Mux29~8_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	cin => \ALU|Add1~6\,
	sumout => \ALU|Add1~9_sumout\,
	cout => \ALU|Add1~10\);

-- Location: LABCELL_X14_Y10_N42
\ALU|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~13_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux60~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux60~10_combout\)))) ) + ( \REGFILE|Mux28~8_combout\ ) + ( \ALU|Add1~10\ ))
-- \ALU|Add1~14\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux60~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux60~10_combout\)))) ) + ( \REGFILE|Mux28~8_combout\ ) + ( \ALU|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111110100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \REGFILE|ALT_INV_Mux60~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~8_combout\,
	cin => \ALU|Add1~10\,
	sumout => \ALU|Add1~13_sumout\,
	cout => \ALU|Add1~14\);

-- Location: LABCELL_X14_Y10_N45
\ALU|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~17_sumout\ = SUM(( \REGFILE|Mux27~8_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux59~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux59~10_combout\)))) ) + ( \ALU|Add1~14\ ))
-- \ALU|Add1~18\ = CARRY(( \REGFILE|Mux27~8_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux59~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux59~10_combout\)))) ) + ( \ALU|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000101101111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \REGFILE|ALT_INV_Mux27~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux59~10_combout\,
	cin => \ALU|Add1~14\,
	sumout => \ALU|Add1~17_sumout\,
	cout => \ALU|Add1~18\);

-- Location: LABCELL_X14_Y10_N48
\ALU|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~21_sumout\ = SUM(( \REGFILE|Mux26~8_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux58~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux58~10_combout\))))) ) + ( \ALU|Add1~18\ ))
-- \ALU|Add1~22\ = CARRY(( \REGFILE|Mux26~8_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux58~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux58~10_combout\))))) ) + ( \ALU|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \REGFILE|ALT_INV_Mux26~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux58~10_combout\,
	cin => \ALU|Add1~18\,
	sumout => \ALU|Add1~21_sumout\,
	cout => \ALU|Add1~22\);

-- Location: LABCELL_X14_Y10_N51
\ALU|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~25_sumout\ = SUM(( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux57~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux57~10_combout\))))) ) + ( \REGFILE|Mux25~8_combout\ ) + ( \ALU|Add1~22\ ))
-- \ALU|Add1~26\ = CARRY(( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux57~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux57~10_combout\))))) ) + ( \REGFILE|Mux25~8_combout\ ) + ( \ALU|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \REGFILE|ALT_INV_Mux57~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux25~8_combout\,
	cin => \ALU|Add1~22\,
	sumout => \ALU|Add1~25_sumout\,
	cout => \ALU|Add1~26\);

-- Location: LABCELL_X14_Y10_N54
\ALU|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~29_sumout\ = SUM(( \REGFILE|Mux24~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux56~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux56~10_combout\)))) ) + ( \ALU|Add1~26\ ))
-- \ALU|Add1~30\ = CARRY(( \REGFILE|Mux24~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux56~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux56~10_combout\)))) ) + ( \ALU|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000101101111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \REGFILE|ALT_INV_Mux24~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux56~10_combout\,
	cin => \ALU|Add1~26\,
	sumout => \ALU|Add1~29_sumout\,
	cout => \ALU|Add1~30\);

-- Location: LABCELL_X14_Y10_N57
\ALU|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~33_sumout\ = SUM(( \REGFILE|Mux23~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux55~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux55~10_combout\)))) ) + ( \ALU|Add1~30\ ))
-- \ALU|Add1~34\ = CARRY(( \REGFILE|Mux23~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux55~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux55~10_combout\)))) ) + ( \ALU|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000101101111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \REGFILE|ALT_INV_Mux23~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux55~10_combout\,
	cin => \ALU|Add1~30\,
	sumout => \ALU|Add1~33_sumout\,
	cout => \ALU|Add1~34\);

-- Location: LABCELL_X14_Y9_N30
\ALU|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~37_sumout\ = SUM(( \REGFILE|Mux22~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux54~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux54~10_combout\))))) ) + ( \ALU|Add1~34\ ))
-- \ALU|Add1~38\ = CARRY(( \REGFILE|Mux22~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux54~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux54~10_combout\))))) ) + ( \ALU|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \REGFILE|ALT_INV_Mux22~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux54~10_combout\,
	cin => \ALU|Add1~34\,
	sumout => \ALU|Add1~37_sumout\,
	cout => \ALU|Add1~38\);

-- Location: LABCELL_X14_Y9_N33
\ALU|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~41_sumout\ = SUM(( \REGFILE|Mux21~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux53~11_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux53~11_combout\))))) ) + ( \ALU|Add1~38\ ))
-- \ALU|Add1~42\ = CARRY(( \REGFILE|Mux21~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux53~11_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux53~11_combout\))))) ) + ( \ALU|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \REGFILE|ALT_INV_Mux21~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux53~11_combout\,
	cin => \ALU|Add1~38\,
	sumout => \ALU|Add1~41_sumout\,
	cout => \ALU|Add1~42\);

-- Location: MLABCELL_X9_Y7_N0
\WDATA[10]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[10]~31_combout\ = ( \ALU|Add1~41_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & (\CONTROL|Mux18~2_combout\ & \WDATA[8]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \CONTROL|ALT_INV_Mux18~2_combout\,
	datad => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~41_sumout\,
	combout => \WDATA[10]~31_combout\);

-- Location: LABCELL_X20_Y4_N21
\REGFILE|Mux53~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~12_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][10]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][10]~q\,
	datab => \REGFILE|ALT_INV_registers[10][10]~q\,
	datac => \REGFILE|ALT_INV_registers[8][10]~q\,
	datad => \REGFILE|ALT_INV_registers[11][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux53~12_combout\);

-- Location: LABCELL_X17_Y6_N21
\REGFILE|Mux53~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~6_combout\ = ( \REGFILE|Mux53~12_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux53~12_combout\,
	combout => \REGFILE|Mux53~6_combout\);

-- Location: MLABCELL_X18_Y9_N57
\REGFILE|Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~1_combout\ = ( \REGFILE|registers[16][10]~q\ & ( \REGFILE|registers[24][10]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[20][10]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[28][10]~q\)))) ) ) ) # ( !\REGFILE|registers[16][10]~q\ & ( \REGFILE|registers[24][10]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|registers[20][10]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[28][10]~q\)))) ) 
-- ) ) # ( \REGFILE|registers[16][10]~q\ & ( !\REGFILE|registers[24][10]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\REGFILE|registers[20][10]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\REGFILE|registers[28][10]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REGFILE|registers[16][10]~q\ & ( !\REGFILE|registers[24][10]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[20][10]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[28][10]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REGFILE|ALT_INV_registers[20][10]~q\,
	datac => \REGFILE|ALT_INV_registers[28][10]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[16][10]~q\,
	dataf => \REGFILE|ALT_INV_registers[24][10]~q\,
	combout => \REGFILE|Mux53~1_combout\);

-- Location: LABCELL_X16_Y6_N3
\REGFILE|Mux53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[29][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[21][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][10]~q\,
	datab => \REGFILE|ALT_INV_registers[29][10]~q\,
	datac => \REGFILE|ALT_INV_registers[17][10]~q\,
	datad => \REGFILE|ALT_INV_registers[25][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux53~2_combout\);

-- Location: LABCELL_X16_Y10_N57
\REGFILE|Mux53~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~3_combout\ = ( \REGFILE|registers[30][10]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[26][10]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\REGFILE|registers[30][10]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[26][10]~q\) ) ) ) # ( \REGFILE|registers[30][10]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[18][10]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[22][10]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[30][10]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[18][10]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[22][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][10]~q\,
	datab => \REGFILE|ALT_INV_registers[18][10]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[26][10]~q\,
	datae => \REGFILE|ALT_INV_registers[30][10]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux53~3_combout\);

-- Location: LABCELL_X14_Y12_N3
\REGFILE|Mux53~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~4_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][10]~q\,
	datab => \REGFILE|ALT_INV_registers[19][10]~q\,
	datac => \REGFILE|ALT_INV_registers[23][10]~q\,
	datad => \REGFILE|ALT_INV_registers[27][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux53~4_combout\);

-- Location: LABCELL_X17_Y6_N6
\REGFILE|Mux53~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~5_combout\ = ( \REGFILE|Mux53~3_combout\ & ( \REGFILE|Mux53~4_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux53~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|Mux53~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux53~3_combout\ & ( \REGFILE|Mux53~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux53~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux53~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( 
-- \REGFILE|Mux53~3_combout\ & ( !\REGFILE|Mux53~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux53~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux53~2_combout\)))) ) ) ) # ( !\REGFILE|Mux53~3_combout\ & ( !\REGFILE|Mux53~4_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux53~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux53~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux53~1_combout\,
	datad => \REGFILE|ALT_INV_Mux53~2_combout\,
	datae => \REGFILE|ALT_INV_Mux53~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux53~4_combout\,
	combout => \REGFILE|Mux53~5_combout\);

-- Location: LABCELL_X17_Y6_N24
\inputALU[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~10_combout\ = ( \REGFILE|Mux53~10_combout\ & ( \REGFILE|Mux53~5_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\REGFILE|Mux53~10_combout\ & ( \REGFILE|Mux53~5_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux53~6_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) ) ) ) # ( \REGFILE|Mux53~10_combout\ & ( 
-- !\REGFILE|Mux53~5_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\REGFILE|Mux53~10_combout\ & ( !\REGFILE|Mux53~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux53~6_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101111111110101010100111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux53~6_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux53~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux53~5_combout\,
	combout => \inputALU[10]~10_combout\);

-- Location: MLABCELL_X9_Y7_N3
\ALU|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~4_combout\ = ( !\REGFILE|Mux21~10_combout\ & ( !\inputALU[10]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[10]~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux21~10_combout\,
	combout => \ALU|process_0~4_combout\);

-- Location: LABCELL_X20_Y6_N30
\rtl~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~102_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \rtl~102_combout\);

-- Location: FF_X14_Y4_N38
\REGFILE|registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][13]~q\);

-- Location: FF_X18_Y5_N32
\REGFILE|registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][13]~q\);

-- Location: FF_X14_Y4_N2
\REGFILE|registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][13]~q\);

-- Location: FF_X14_Y4_N32
\REGFILE|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][13]~q\);

-- Location: MLABCELL_X18_Y5_N21
\REGFILE|Mux50~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~8_combout\ = ( \REGFILE|registers[1][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[3][13]~q\) ) ) ) # ( !\REGFILE|registers[1][13]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[3][13]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REGFILE|registers[1][13]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[0][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[2][13]~q\)) ) ) ) # ( !\REGFILE|registers[1][13]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[0][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[2][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][13]~q\,
	datab => \REGFILE|ALT_INV_registers[2][13]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[0][13]~q\,
	datae => \REGFILE|ALT_INV_registers[1][13]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux50~8_combout\);

-- Location: FF_X18_Y5_N26
\REGFILE|registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][13]~q\);

-- Location: FF_X12_Y7_N40
\REGFILE|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][13]~q\);

-- Location: FF_X12_Y7_N50
\REGFILE|registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][13]~q\);

-- Location: FF_X12_Y7_N56
\REGFILE|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][13]~q\);

-- Location: MLABCELL_X18_Y5_N57
\REGFILE|Mux50~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~6_combout\ = ( \REGFILE|registers[13][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[14][13]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][13]~q\)) ) ) ) # ( !\REGFILE|registers[13][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) 
-- & ((\REGFILE|registers[14][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][13]~q\)) ) ) ) # ( \REGFILE|registers[13][13]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\REGFILE|registers[12][13]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[13][13]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) 
-- & \REGFILE|registers[12][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][13]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[12][13]~q\,
	datad => \REGFILE|ALT_INV_registers[14][13]~q\,
	datae => \REGFILE|ALT_INV_registers[13][13]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux50~6_combout\);

-- Location: LABCELL_X17_Y4_N18
\REGFILE|registers[6][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][13]~feeder_combout\ = ( \WDATA[13]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[13]~50_combout\,
	combout => \REGFILE|registers[6][13]~feeder_combout\);

-- Location: FF_X17_Y4_N20
\REGFILE|registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][13]~q\);

-- Location: FF_X18_Y5_N8
\REGFILE|registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][13]~q\);

-- Location: FF_X16_Y9_N46
\REGFILE|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][13]~q\);

-- Location: FF_X18_Y4_N26
\REGFILE|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][13]~q\);

-- Location: MLABCELL_X18_Y5_N9
\REGFILE|Mux50~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~7_combout\ = ( \REGFILE|registers[5][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[7][13]~q\) ) ) ) # ( !\REGFILE|registers[5][13]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[7][13]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REGFILE|registers[5][13]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[6][13]~q\)) ) ) ) # ( !\REGFILE|registers[5][13]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[6][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][13]~q\,
	datab => \REGFILE|ALT_INV_registers[7][13]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[4][13]~q\,
	datae => \REGFILE|ALT_INV_registers[5][13]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux50~7_combout\);

-- Location: MLABCELL_X18_Y5_N0
\REGFILE|Mux50~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~9_combout\ = ( \REGFILE|Mux50~6_combout\ & ( \REGFILE|Mux50~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((\REGFILE|Mux50~8_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux50~6_combout\ & ( \REGFILE|Mux50~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REGFILE|Mux50~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REGFILE|Mux50~6_combout\ & ( !\REGFILE|Mux50~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux50~8_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( !\REGFILE|Mux50~6_combout\ & ( !\REGFILE|Mux50~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|Mux50~8_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000010001000101010000000000010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_Mux50~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_Mux50~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux50~7_combout\,
	combout => \REGFILE|Mux50~9_combout\);

-- Location: FF_X13_Y6_N20
\REGFILE|registers[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][13]~q\);

-- Location: FF_X13_Y6_N17
\REGFILE|registers[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][13]~q\);

-- Location: FF_X13_Y6_N8
\REGFILE|registers[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][13]~q\);

-- Location: LABCELL_X17_Y8_N48
\REGFILE|registers[24][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][13]~feeder_combout\ = ( \WDATA[13]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[13]~50_combout\,
	combout => \REGFILE|registers[24][13]~feeder_combout\);

-- Location: FF_X17_Y8_N50
\REGFILE|registers[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][13]~q\);

-- Location: MLABCELL_X13_Y6_N21
\REGFILE|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[20][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][13]~q\,
	datab => \REGFILE|ALT_INV_registers[16][13]~q\,
	datac => \REGFILE|ALT_INV_registers[28][13]~q\,
	datad => \REGFILE|ALT_INV_registers[24][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux50~0_combout\);

-- Location: FF_X19_Y4_N50
\REGFILE|registers[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][13]~q\);

-- Location: FF_X19_Y4_N32
\REGFILE|registers[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][13]~q\);

-- Location: FF_X19_Y4_N25
\REGFILE|registers[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][13]~q\);

-- Location: MLABCELL_X13_Y4_N54
\REGFILE|registers[25][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][13]~feeder_combout\ = ( \WDATA[13]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[13]~50_combout\,
	combout => \REGFILE|registers[25][13]~feeder_combout\);

-- Location: FF_X13_Y4_N56
\REGFILE|registers[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][13]~q\);

-- Location: LABCELL_X19_Y4_N51
\REGFILE|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][13]~q\,
	datab => \REGFILE|ALT_INV_registers[29][13]~q\,
	datac => \REGFILE|ALT_INV_registers[17][13]~q\,
	datad => \REGFILE|ALT_INV_registers[25][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux50~1_combout\);

-- Location: FF_X19_Y9_N34
\REGFILE|registers[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][13]~q\);

-- Location: FF_X19_Y9_N11
\REGFILE|registers[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][13]~q\);

-- Location: FF_X19_Y9_N2
\REGFILE|registers[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][13]~q\);

-- Location: FF_X13_Y11_N43
\REGFILE|registers[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][13]~q\);

-- Location: LABCELL_X19_Y9_N3
\REGFILE|Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][13]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][13]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][13]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][13]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[22][13]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[18][13]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & (\REGFILE|registers[26][13]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][13]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[18][13]~q\ & ( 
-- (\REGFILE|registers[22][13]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][13]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_registers[26][13]~q\,
	datad => \REGFILE|ALT_INV_registers[30][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[18][13]~q\,
	combout => \REGFILE|Mux50~2_combout\);

-- Location: FF_X16_Y12_N23
\REGFILE|registers[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][13]~q\);

-- Location: FF_X16_Y12_N14
\REGFILE|registers[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][13]~q\);

-- Location: FF_X16_Y12_N11
\REGFILE|registers[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][13]~q\);

-- Location: MLABCELL_X13_Y12_N39
\REGFILE|registers[19][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][13]~feeder_combout\ = ( \WDATA[13]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[13]~50_combout\,
	combout => \REGFILE|registers[19][13]~feeder_combout\);

-- Location: FF_X13_Y12_N41
\REGFILE|registers[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][13]~q\);

-- Location: LABCELL_X16_Y12_N15
\REGFILE|Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][13]~q\,
	datab => \REGFILE|ALT_INV_registers[31][13]~q\,
	datac => \REGFILE|ALT_INV_registers[23][13]~q\,
	datad => \REGFILE|ALT_INV_registers[19][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux50~3_combout\);

-- Location: MLABCELL_X18_Y5_N12
\REGFILE|Mux50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~4_combout\ = ( \REGFILE|Mux50~2_combout\ & ( \REGFILE|Mux50~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux50~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|Mux50~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux50~2_combout\ & ( \REGFILE|Mux50~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux50~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux50~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( 
-- \REGFILE|Mux50~2_combout\ & ( !\REGFILE|Mux50~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux50~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux50~1_combout\)))) ) ) ) # ( !\REGFILE|Mux50~2_combout\ & ( !\REGFILE|Mux50~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux50~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux50~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux50~0_combout\,
	datad => \REGFILE|ALT_INV_Mux50~1_combout\,
	datae => \REGFILE|ALT_INV_Mux50~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux50~3_combout\,
	combout => \REGFILE|Mux50~4_combout\);

-- Location: MLABCELL_X18_Y5_N42
\REGFILE|Mux50~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~10_combout\ = ( \REGFILE|Mux50~9_combout\ & ( \REGFILE|Mux50~4_combout\ ) ) # ( !\REGFILE|Mux50~9_combout\ & ( \REGFILE|Mux50~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux50~5_combout\) ) ) ) # ( 
-- \REGFILE|Mux50~9_combout\ & ( !\REGFILE|Mux50~4_combout\ ) ) # ( !\REGFILE|Mux50~9_combout\ & ( !\REGFILE|Mux50~4_combout\ & ( \REGFILE|Mux50~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux50~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux50~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux50~4_combout\,
	combout => \REGFILE|Mux50~10_combout\);

-- Location: MLABCELL_X18_Y10_N9
\REGFILE|registers[18][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][11]~feeder_combout\ = ( \WDATA[11]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[11]~40_combout\,
	combout => \REGFILE|registers[18][11]~feeder_combout\);

-- Location: FF_X18_Y10_N10
\REGFILE|registers[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][11]~q\);

-- Location: FF_X19_Y9_N47
\REGFILE|registers[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][11]~q\);

-- Location: FF_X19_Y9_N50
\REGFILE|registers[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][11]~q\);

-- Location: FF_X19_Y9_N41
\REGFILE|registers[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][11]~q\);

-- Location: LABCELL_X19_Y9_N18
\REGFILE|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[30][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][11]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[18][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][11]~q\,
	datab => \REGFILE|ALT_INV_registers[26][11]~q\,
	datac => \REGFILE|ALT_INV_registers[30][11]~q\,
	datad => \REGFILE|ALT_INV_registers[22][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux20~2_combout\);

-- Location: FF_X17_Y11_N41
\REGFILE|registers[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][11]~q\);

-- Location: FF_X18_Y11_N8
\REGFILE|registers[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][11]~q\);

-- Location: FF_X17_Y11_N50
\REGFILE|registers[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][11]~q\);

-- Location: FF_X18_Y11_N23
\REGFILE|registers[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][11]~q\);

-- Location: MLABCELL_X18_Y11_N9
\REGFILE|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][11]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][11]~q\,
	datab => \REGFILE|ALT_INV_registers[27][11]~q\,
	datac => \REGFILE|ALT_INV_registers[31][11]~q\,
	datad => \REGFILE|ALT_INV_registers[23][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux20~3_combout\);

-- Location: FF_X17_Y12_N26
\REGFILE|registers[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][11]~q\);

-- Location: FF_X17_Y12_N14
\REGFILE|registers[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][11]~q\);

-- Location: FF_X17_Y12_N44
\REGFILE|registers[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][11]~q\);

-- Location: FF_X17_Y8_N4
\REGFILE|registers[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][11]~q\);

-- Location: LABCELL_X17_Y12_N36
\REGFILE|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~0_combout\ = ( \REGFILE|registers[24][11]~q\ & ( \REGFILE|registers[16][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[20][11]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[28][11]~q\)))) ) ) ) # ( !\REGFILE|registers[24][11]~q\ & ( \REGFILE|registers[16][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[20][11]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[28][11]~q\))))) ) ) ) # ( \REGFILE|registers[24][11]~q\ & ( !\REGFILE|registers[16][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[20][11]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[28][11]~q\))))) ) ) ) # ( !\REGFILE|registers[24][11]~q\ & ( !\REGFILE|registers[16][11]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[20][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[28][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_registers[20][11]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[28][11]~q\,
	datae => \REGFILE|ALT_INV_registers[24][11]~q\,
	dataf => \REGFILE|ALT_INV_registers[16][11]~q\,
	combout => \REGFILE|Mux20~0_combout\);

-- Location: FF_X19_Y4_N2
\REGFILE|registers[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][11]~q\);

-- Location: FF_X19_Y4_N8
\REGFILE|registers[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][11]~q\);

-- Location: LABCELL_X16_Y4_N42
\REGFILE|registers[25][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][11]~feeder_combout\ = ( \WDATA[11]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[11]~40_combout\,
	combout => \REGFILE|registers[25][11]~feeder_combout\);

-- Location: FF_X16_Y4_N44
\REGFILE|registers[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][11]~q\);

-- Location: FF_X19_Y4_N56
\REGFILE|registers[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][11]~q\);

-- Location: LABCELL_X19_Y4_N3
\REGFILE|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][11]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][11]~q\,
	datab => \REGFILE|ALT_INV_registers[21][11]~q\,
	datac => \REGFILE|ALT_INV_registers[25][11]~q\,
	datad => \REGFILE|ALT_INV_registers[17][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux20~1_combout\);

-- Location: MLABCELL_X18_Y9_N36
\REGFILE|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~4_combout\ = ( \REGFILE|Mux20~0_combout\ & ( \REGFILE|Mux20~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux20~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux20~3_combout\)))) ) ) ) # ( !\REGFILE|Mux20~0_combout\ & ( \REGFILE|Mux20~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux20~2_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|Mux20~3_combout\)))) ) ) ) # ( \REGFILE|Mux20~0_combout\ & 
-- ( !\REGFILE|Mux20~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|Mux20~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\REGFILE|Mux20~3_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REGFILE|Mux20~0_combout\ & ( !\REGFILE|Mux20~1_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux20~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux20~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_Mux20~2_combout\,
	datac => \REGFILE|ALT_INV_Mux20~3_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux20~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~1_combout\,
	combout => \REGFILE|Mux20~4_combout\);

-- Location: LABCELL_X5_Y7_N24
\REGFILE|registers[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][11]~feeder_combout\ = ( \WDATA[11]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[11]~40_combout\,
	combout => \REGFILE|registers[8][11]~feeder_combout\);

-- Location: FF_X5_Y7_N26
\REGFILE|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][11]~q\);

-- Location: LABCELL_X5_Y8_N6
\REGFILE|registers[10][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][11]~feeder_combout\ = ( \WDATA[11]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[11]~40_combout\,
	combout => \REGFILE|registers[10][11]~feeder_combout\);

-- Location: FF_X5_Y8_N8
\REGFILE|registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][11]~q\);

-- Location: LABCELL_X5_Y8_N12
\REGFILE|registers[9][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][11]~feeder_combout\ = ( \WDATA[11]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[11]~40_combout\,
	combout => \REGFILE|registers[9][11]~feeder_combout\);

-- Location: FF_X5_Y8_N14
\REGFILE|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][11]~q\);

-- Location: LABCELL_X5_Y8_N27
\REGFILE|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[11][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[9][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[10][11]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][11]~q\,
	datab => \REGFILE|ALT_INV_registers[10][11]~q\,
	datac => \REGFILE|ALT_INV_registers[9][11]~q\,
	datad => \REGFILE|ALT_INV_registers[11][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux20~5_combout\);

-- Location: FF_X14_Y6_N38
\REGFILE|registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][11]~q\);

-- Location: FF_X14_Y6_N44
\REGFILE|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][11]~q\);

-- Location: FF_X16_Y8_N20
\REGFILE|registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][11]~q\);

-- Location: LABCELL_X16_Y9_N24
\REGFILE|registers[4][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][11]~feeder_combout\ = ( \WDATA[11]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[11]~40_combout\,
	combout => \REGFILE|registers[4][11]~feeder_combout\);

-- Location: FF_X16_Y9_N25
\REGFILE|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][11]~q\);

-- Location: LABCELL_X14_Y6_N39
\REGFILE|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][11]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][11]~q\,
	datab => \REGFILE|ALT_INV_registers[5][11]~q\,
	datac => \REGFILE|ALT_INV_registers[7][11]~q\,
	datad => \REGFILE|ALT_INV_registers[4][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux20~7_combout\);

-- Location: FF_X14_Y11_N20
\REGFILE|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][11]~q\);

-- Location: FF_X16_Y8_N32
\REGFILE|registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][11]~q\);

-- Location: LABCELL_X17_Y4_N15
\REGFILE|registers[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][11]~feeder_combout\ = ( \WDATA[11]~40_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[11]~40_combout\,
	combout => \REGFILE|registers[0][11]~feeder_combout\);

-- Location: FF_X17_Y4_N17
\REGFILE|registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][11]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][11]~q\);

-- Location: FF_X14_Y11_N26
\REGFILE|registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][11]~q\);

-- Location: LABCELL_X14_Y11_N21
\REGFILE|Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][11]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][11]~q\,
	datab => \REGFILE|ALT_INV_registers[2][11]~q\,
	datac => \REGFILE|ALT_INV_registers[0][11]~q\,
	datad => \REGFILE|ALT_INV_registers[3][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux20~8_combout\);

-- Location: FF_X12_Y7_N2
\REGFILE|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][11]~q\);

-- Location: FF_X13_Y7_N47
\REGFILE|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][11]~q\);

-- Location: FF_X16_Y8_N50
\REGFILE|registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][11]~q\);

-- Location: FF_X12_Y7_N20
\REGFILE|registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][11]~q\);

-- Location: LABCELL_X12_Y7_N21
\REGFILE|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][11]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][11]~q\,
	datab => \REGFILE|ALT_INV_registers[13][11]~q\,
	datac => \REGFILE|ALT_INV_registers[15][11]~q\,
	datad => \REGFILE|ALT_INV_registers[14][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux20~6_combout\);

-- Location: MLABCELL_X18_Y9_N24
\REGFILE|Mux20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~9_combout\ = ( \REGFILE|Mux20~8_combout\ & ( \REGFILE|Mux20~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux20~7_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\REGFILE|Mux20~8_combout\ & ( \REGFILE|Mux20~6_combout\ & ( ((\REGFILE|Mux20~7_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|Mux20~8_combout\ & ( 
-- !\REGFILE|Mux20~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux20~7_combout\))) ) ) ) # ( !\REGFILE|Mux20~8_combout\ & ( !\REGFILE|Mux20~6_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux20~7_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010100000101001010101010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux20~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_Mux20~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~6_combout\,
	combout => \REGFILE|Mux20~9_combout\);

-- Location: MLABCELL_X18_Y9_N30
\REGFILE|Mux20~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~10_combout\ = ( \REGFILE|Mux2~0_combout\ & ( \REGFILE|Mux20~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((\REGFILE|Mux20~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REGFILE|Mux20~4_combout\)) ) ) ) # ( !\REGFILE|Mux2~0_combout\ & ( \REGFILE|Mux20~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux20~4_combout\) ) ) ) # ( \REGFILE|Mux2~0_combout\ & ( !\REGFILE|Mux20~9_combout\ & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((\REGFILE|Mux20~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux20~4_combout\)) ) ) ) # ( !\REGFILE|Mux2~0_combout\ & ( !\REGFILE|Mux20~9_combout\ & ( 
-- (\REGFILE|Mux20~4_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110101010111111111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux20~4_combout\,
	datac => \REGFILE|ALT_INV_Mux20~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux2~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~9_combout\,
	combout => \REGFILE|Mux20~10_combout\);

-- Location: MLABCELL_X9_Y9_N27
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) + ( \Add0~37_sumout\ ) + ( \Add1~34\ ))
-- \Add1~38\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) + ( \Add0~37_sumout\ ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~37_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	cin => \Add1~34\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: LABCELL_X10_Y8_N30
\NEXT_PC[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[11]~11_combout\ = ( \Add0~37_sumout\ & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~37_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( !\Add0~37_sumout\ & ( 
-- \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~37_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( \Add0~37_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # 
-- (\REGFILE|Mux20~10_combout\) ) ) ) # ( !\Add0~37_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (\REGFILE|Mux20~10_combout\ & \PC|PC[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \REGFILE|ALT_INV_Mux20~10_combout\,
	datac => \PC|ALT_INV_PC[1]~0_combout\,
	datad => \ALT_INV_Add1~37_sumout\,
	datae => \ALT_INV_Add0~37_sumout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[11]~11_combout\);

-- Location: FF_X10_Y8_N32
\PC|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(11));

-- Location: MLABCELL_X4_Y8_N27
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \PC|PC\(11) ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( \PC|PC\(11) ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(11),
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: MLABCELL_X9_Y9_N30
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) + ( \Add0~41_sumout\ ) + ( \Add1~38\ ))
-- \Add1~42\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) + ( \Add0~41_sumout\ ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~41_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	cin => \Add1~38\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: LABCELL_X7_Y8_N30
\NEXT_PC[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[12]~12_combout\ = ( \PC|PC[1]~0_combout\ & ( \PC|PC[4]~1_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( !\PC|PC[1]~0_combout\ & ( \PC|PC[4]~1_combout\ & ( \Add1~41_sumout\ ) ) ) # ( \PC|PC[1]~0_combout\ & ( 
-- !\PC|PC[4]~1_combout\ & ( \REGFILE|Mux19~10_combout\ ) ) ) # ( !\PC|PC[1]~0_combout\ & ( !\PC|PC[4]~1_combout\ & ( \Add0~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~41_sumout\,
	datab => \ALT_INV_Add0~41_sumout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \REGFILE|ALT_INV_Mux19~10_combout\,
	datae => \PC|ALT_INV_PC[1]~0_combout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[12]~12_combout\);

-- Location: FF_X7_Y8_N32
\PC|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(12));

-- Location: MLABCELL_X4_Y8_N30
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \PC|PC\(12) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( \PC|PC\(12) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(12),
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: MLABCELL_X9_Y9_N33
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( \Add0~45_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(11) ) + ( \Add1~42\ ))
-- \Add1~46\ = CARRY(( \Add0~45_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(11) ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \ALT_INV_Add0~45_sumout\,
	cin => \Add1~42\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: FF_X21_Y4_N56
\REGFILE|registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][13]~q\);

-- Location: LABCELL_X16_Y5_N30
\REGFILE|registers[8][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][13]~feeder_combout\ = ( \WDATA[13]~50_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[13]~50_combout\,
	combout => \REGFILE|registers[8][13]~feeder_combout\);

-- Location: FF_X16_Y5_N32
\REGFILE|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][13]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][13]~q\);

-- Location: FF_X21_Y4_N8
\REGFILE|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][13]~q\);

-- Location: LABCELL_X21_Y4_N45
\REGFILE|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][13]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][13]~q\,
	datab => \REGFILE|ALT_INV_registers[8][13]~q\,
	datac => \REGFILE|ALT_INV_registers[9][13]~q\,
	datad => \REGFILE|ALT_INV_registers[10][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux18~5_combout\);

-- Location: LABCELL_X14_Y4_N33
\REGFILE|Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][13]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][13]~q\,
	datab => \REGFILE|ALT_INV_registers[2][13]~q\,
	datac => \REGFILE|ALT_INV_registers[1][13]~q\,
	datad => \REGFILE|ALT_INV_registers[0][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux18~8_combout\);

-- Location: LABCELL_X12_Y7_N45
\REGFILE|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][13]~q\,
	datab => \REGFILE|ALT_INV_registers[12][13]~q\,
	datac => \REGFILE|ALT_INV_registers[15][13]~q\,
	datad => \REGFILE|ALT_INV_registers[13][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux18~6_combout\);

-- Location: LABCELL_X17_Y4_N33
\REGFILE|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][13]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][13]~q\,
	datab => \REGFILE|ALT_INV_registers[5][13]~q\,
	datac => \REGFILE|ALT_INV_registers[7][13]~q\,
	datad => \REGFILE|ALT_INV_registers[4][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux18~7_combout\);

-- Location: MLABCELL_X13_Y6_N27
\REGFILE|Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~9_combout\ = ( \REGFILE|Mux18~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux18~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux18~6_combout\)))) ) ) # ( !\REGFILE|Mux18~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux18~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux18~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux18~8_combout\,
	datad => \REGFILE|ALT_INV_Mux18~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux18~7_combout\,
	combout => \REGFILE|Mux18~9_combout\);

-- Location: MLABCELL_X13_Y6_N9
\REGFILE|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][13]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[24][13]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][13]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][13]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[20][13]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[28][13]~q\ & ( (\REGFILE|registers[24][13]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[28][13]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][13]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[20][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][13]~q\,
	datab => \REGFILE|ALT_INV_registers[16][13]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[20][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[28][13]~q\,
	combout => \REGFILE|Mux18~0_combout\);

-- Location: LABCELL_X19_Y4_N33
\REGFILE|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][13]~q\,
	datab => \REGFILE|ALT_INV_registers[29][13]~q\,
	datac => \REGFILE|ALT_INV_registers[17][13]~q\,
	datad => \REGFILE|ALT_INV_registers[21][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux18~1_combout\);

-- Location: LABCELL_X16_Y12_N27
\REGFILE|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][13]~q\,
	datab => \REGFILE|ALT_INV_registers[31][13]~q\,
	datac => \REGFILE|ALT_INV_registers[23][13]~q\,
	datad => \REGFILE|ALT_INV_registers[27][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux18~3_combout\);

-- Location: MLABCELL_X13_Y11_N0
\REGFILE|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][13]~q\,
	datab => \REGFILE|ALT_INV_registers[18][13]~q\,
	datac => \REGFILE|ALT_INV_registers[26][13]~q\,
	datad => \REGFILE|ALT_INV_registers[30][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux18~2_combout\);

-- Location: MLABCELL_X13_Y6_N12
\REGFILE|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~4_combout\ = ( \REGFILE|Mux18~3_combout\ & ( \REGFILE|Mux18~2_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux18~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux18~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux18~3_combout\ & ( \REGFILE|Mux18~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|Mux18~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & \REGFILE|Mux18~1_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux18~3_combout\ & ( !\REGFILE|Mux18~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux18~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux18~1_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REGFILE|Mux18~3_combout\ & ( !\REGFILE|Mux18~2_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux18~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux18~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_Mux18~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_Mux18~1_combout\,
	datae => \REGFILE|ALT_INV_Mux18~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux18~2_combout\,
	combout => \REGFILE|Mux18~4_combout\);

-- Location: MLABCELL_X13_Y6_N51
\REGFILE|Mux18~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~10_combout\ = ( \REGFILE|Mux18~4_combout\ & ( ((!\REGFILE|Mux2~0_combout\ & ((\REGFILE|Mux18~9_combout\))) # (\REGFILE|Mux2~0_combout\ & (\REGFILE|Mux18~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux18~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux2~0_combout\ & ((\REGFILE|Mux18~9_combout\))) # (\REGFILE|Mux2~0_combout\ & (\REGFILE|Mux18~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REGFILE|ALT_INV_Mux2~0_combout\,
	datac => \REGFILE|ALT_INV_Mux18~5_combout\,
	datad => \REGFILE|ALT_INV_Mux18~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux18~4_combout\,
	combout => \REGFILE|Mux18~10_combout\);

-- Location: LABCELL_X10_Y8_N18
\NEXT_PC[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[13]~13_combout\ = ( \REGFILE|Mux18~10_combout\ & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~45_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))) ) ) ) # ( !\REGFILE|Mux18~10_combout\ 
-- & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~45_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))) ) ) ) # ( \REGFILE|Mux18~10_combout\ & ( !\PC|PC[4]~1_combout\ & ( (\PC|PC[1]~0_combout\) # 
-- (\Add0~45_sumout\) ) ) ) # ( !\REGFILE|Mux18~10_combout\ & ( !\PC|PC[4]~1_combout\ & ( (\Add0~45_sumout\ & !\PC|PC[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~45_sumout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datac => \PC|ALT_INV_PC[1]~0_combout\,
	datad => \ALT_INV_Add1~45_sumout\,
	datae => \REGFILE|ALT_INV_Mux18~10_combout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[13]~13_combout\);

-- Location: FF_X10_Y8_N20
\PC|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(13));

-- Location: MLABCELL_X4_Y8_N33
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \PC|PC\(13) ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( \PC|PC\(13) ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(13),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: MLABCELL_X9_Y9_N36
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) ) + ( \Add0~49_sumout\ ) + ( \Add1~46\ ))
-- \Add1~50\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) ) + ( \Add0~49_sumout\ ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~49_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	cin => \Add1~46\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: LABCELL_X12_Y7_N33
\REGFILE|registers[13][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][14]~feeder_combout\ = ( \WDATA[14]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[14]~55_combout\,
	combout => \REGFILE|registers[13][14]~feeder_combout\);

-- Location: FF_X12_Y7_N35
\REGFILE|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][14]~q\);

-- Location: FF_X12_Y7_N26
\REGFILE|registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][14]~q\);

-- Location: LABCELL_X16_Y4_N12
\REGFILE|registers[12][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][14]~feeder_combout\ = ( \WDATA[14]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[14]~55_combout\,
	combout => \REGFILE|registers[12][14]~feeder_combout\);

-- Location: FF_X16_Y4_N14
\REGFILE|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][14]~q\);

-- Location: LABCELL_X12_Y7_N6
\REGFILE|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][14]~q\,
	datab => \REGFILE|ALT_INV_registers[15][14]~q\,
	datac => \REGFILE|ALT_INV_registers[14][14]~q\,
	datad => \REGFILE|ALT_INV_registers[12][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux17~6_combout\);

-- Location: FF_X17_Y5_N2
\REGFILE|registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][14]~q\);

-- Location: FF_X14_Y4_N59
\REGFILE|registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][14]~q\);

-- Location: FF_X14_Y4_N44
\REGFILE|registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][14]~q\);

-- Location: FF_X14_Y4_N26
\REGFILE|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][14]~q\);

-- Location: LABCELL_X14_Y4_N27
\REGFILE|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][14]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][14]~q\,
	datab => \REGFILE|ALT_INV_registers[0][14]~q\,
	datac => \REGFILE|ALT_INV_registers[3][14]~q\,
	datad => \REGFILE|ALT_INV_registers[1][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux17~8_combout\);

-- Location: FF_X16_Y5_N11
\REGFILE|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][14]~q\);

-- Location: FF_X17_Y5_N50
\REGFILE|registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][14]~q\);

-- Location: LABCELL_X17_Y4_N45
\REGFILE|registers[6][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][14]~feeder_combout\ = ( \WDATA[14]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[14]~55_combout\,
	combout => \REGFILE|registers[6][14]~feeder_combout\);

-- Location: FF_X17_Y4_N47
\REGFILE|registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][14]~q\);

-- Location: LABCELL_X16_Y9_N27
\REGFILE|registers[4][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][14]~feeder_combout\ = ( \WDATA[14]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[14]~55_combout\,
	combout => \REGFILE|registers[4][14]~feeder_combout\);

-- Location: FF_X16_Y9_N29
\REGFILE|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][14]~q\);

-- Location: LABCELL_X17_Y4_N57
\REGFILE|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~7_combout\ = ( \REGFILE|registers[4][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[5][14]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[7][14]~q\))) ) ) ) # ( !\REGFILE|registers[4][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) 
-- & (\REGFILE|registers[5][14]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[7][14]~q\))) ) ) ) # ( \REGFILE|registers[4][14]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[6][14]~q\) ) ) ) # ( !\REGFILE|registers[4][14]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[6][14]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][14]~q\,
	datab => \REGFILE|ALT_INV_registers[7][14]~q\,
	datac => \REGFILE|ALT_INV_registers[6][14]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[4][14]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux17~7_combout\);

-- Location: MLABCELL_X13_Y6_N24
\REGFILE|Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~9_combout\ = ( \REGFILE|Mux17~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux17~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux17~6_combout\)))) ) ) # ( !\REGFILE|Mux17~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|Mux17~8_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux17~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux17~6_combout\,
	datad => \REGFILE|ALT_INV_Mux17~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux17~7_combout\,
	combout => \REGFILE|Mux17~9_combout\);

-- Location: FF_X23_Y4_N20
\REGFILE|registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][14]~q\);

-- Location: FF_X23_Y4_N38
\REGFILE|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][14]~q\);

-- Location: FF_X23_Y4_N2
\REGFILE|registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][14]~q\);

-- Location: FF_X16_Y5_N50
\REGFILE|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][14]~q\);

-- Location: MLABCELL_X23_Y4_N21
\REGFILE|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~5_combout\ = ( \REGFILE|registers[11][14]~q\ & ( \REGFILE|registers[8][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|registers[10][14]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|registers[9][14]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REGFILE|registers[11][14]~q\ & ( \REGFILE|registers[8][14]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|registers[10][14]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & \REGFILE|registers[9][14]~q\)))) ) ) ) # ( \REGFILE|registers[11][14]~q\ & ( !\REGFILE|registers[8][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[10][14]~q\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|registers[9][14]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) 
-- # ( !\REGFILE|registers[11][14]~q\ & ( !\REGFILE|registers[8][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[10][14]~q\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & \REGFILE|registers[9][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][14]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_registers[9][14]~q\,
	datae => \REGFILE|ALT_INV_registers[11][14]~q\,
	dataf => \REGFILE|ALT_INV_registers[8][14]~q\,
	combout => \REGFILE|Mux17~5_combout\);

-- Location: FF_X13_Y6_N38
\REGFILE|registers[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][14]~q\);

-- Location: FF_X13_Y6_N32
\REGFILE|registers[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][14]~q\);

-- Location: FF_X17_Y8_N58
\REGFILE|registers[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][14]~q\);

-- Location: FF_X13_Y6_N2
\REGFILE|registers[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][14]~q\);

-- Location: MLABCELL_X13_Y6_N3
\REGFILE|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~0_combout\ = ( \REGFILE|registers[28][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[24][14]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\REGFILE|registers[28][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[24][14]~q\) ) ) ) # ( \REGFILE|registers[28][14]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][14]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[20][14]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[28][14]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][14]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[20][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][14]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_registers[20][14]~q\,
	datad => \REGFILE|ALT_INV_registers[24][14]~q\,
	datae => \REGFILE|ALT_INV_registers[28][14]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux17~0_combout\);

-- Location: FF_X16_Y6_N50
\REGFILE|registers[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][14]~q\);

-- Location: FF_X16_Y6_N20
\REGFILE|registers[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][14]~q\);

-- Location: MLABCELL_X13_Y5_N36
\REGFILE|registers[25][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][14]~feeder_combout\ = ( \WDATA[14]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[14]~55_combout\,
	combout => \REGFILE|registers[25][14]~feeder_combout\);

-- Location: FF_X13_Y5_N38
\REGFILE|registers[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][14]~q\);

-- Location: FF_X16_Y6_N29
\REGFILE|registers[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][14]~q\);

-- Location: LABCELL_X16_Y6_N6
\REGFILE|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~1_combout\ = ( \REGFILE|registers[17][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][14]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][14]~q\))) ) ) ) # ( !\REGFILE|registers[17][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][14]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][14]~q\))) ) ) ) # ( \REGFILE|registers[17][14]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[25][14]~q\) ) ) ) # ( !\REGFILE|registers[17][14]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|registers[25][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][14]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_registers[29][14]~q\,
	datad => \REGFILE|ALT_INV_registers[25][14]~q\,
	datae => \REGFILE|ALT_INV_registers[17][14]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux17~1_combout\);

-- Location: FF_X16_Y10_N38
\REGFILE|registers[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][14]~q\);

-- Location: MLABCELL_X13_Y11_N33
\REGFILE|registers[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][14]~feeder_combout\ = ( \WDATA[14]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[14]~55_combout\,
	combout => \REGFILE|registers[18][14]~feeder_combout\);

-- Location: FF_X13_Y11_N35
\REGFILE|registers[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][14]~q\);

-- Location: FF_X16_Y10_N14
\REGFILE|registers[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][14]~q\);

-- Location: FF_X16_Y10_N50
\REGFILE|registers[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][14]~q\);

-- Location: LABCELL_X16_Y10_N39
\REGFILE|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][14]~q\,
	datab => \REGFILE|ALT_INV_registers[18][14]~q\,
	datac => \REGFILE|ALT_INV_registers[22][14]~q\,
	datad => \REGFILE|ALT_INV_registers[30][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux17~2_combout\);

-- Location: FF_X16_Y12_N20
\REGFILE|registers[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][14]~q\);

-- Location: LABCELL_X16_Y12_N6
\REGFILE|registers[23][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][14]~feeder_combout\ = ( \WDATA[14]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[14]~55_combout\,
	combout => \REGFILE|registers[23][14]~feeder_combout\);

-- Location: FF_X16_Y12_N7
\REGFILE|registers[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][14]~q\);

-- Location: LABCELL_X14_Y12_N12
\REGFILE|registers[19][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][14]~feeder_combout\ = ( \WDATA[14]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[14]~55_combout\,
	combout => \REGFILE|registers[19][14]~feeder_combout\);

-- Location: FF_X14_Y12_N14
\REGFILE|registers[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][14]~q\);

-- Location: LABCELL_X14_Y12_N54
\REGFILE|registers[31][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][14]~feeder_combout\ = ( \WDATA[14]~55_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[14]~55_combout\,
	combout => \REGFILE|registers[31][14]~feeder_combout\);

-- Location: FF_X14_Y12_N56
\REGFILE|registers[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][14]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][14]~q\);

-- Location: LABCELL_X16_Y12_N21
\REGFILE|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][14]~q\,
	datab => \REGFILE|ALT_INV_registers[23][14]~q\,
	datac => \REGFILE|ALT_INV_registers[19][14]~q\,
	datad => \REGFILE|ALT_INV_registers[31][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux17~3_combout\);

-- Location: MLABCELL_X13_Y6_N39
\REGFILE|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~4_combout\ = ( \REGFILE|Mux17~2_combout\ & ( \REGFILE|Mux17~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux17~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux17~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux17~2_combout\ & ( \REGFILE|Mux17~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux17~0_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|Mux17~1_combout\)))) ) ) ) # ( \REGFILE|Mux17~2_combout\ & 
-- ( !\REGFILE|Mux17~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|Mux17~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\REGFILE|Mux17~1_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REGFILE|Mux17~2_combout\ & ( !\REGFILE|Mux17~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux17~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux17~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux17~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux17~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux17~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux17~3_combout\,
	combout => \REGFILE|Mux17~4_combout\);

-- Location: MLABCELL_X13_Y6_N48
\REGFILE|Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~10_combout\ = ( \REGFILE|Mux17~4_combout\ & ( ((!\REGFILE|Mux2~0_combout\ & (\REGFILE|Mux17~9_combout\)) # (\REGFILE|Mux2~0_combout\ & ((\REGFILE|Mux17~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux17~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux2~0_combout\ & (\REGFILE|Mux17~9_combout\)) # (\REGFILE|Mux2~0_combout\ & ((\REGFILE|Mux17~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REGFILE|ALT_INV_Mux2~0_combout\,
	datac => \REGFILE|ALT_INV_Mux17~9_combout\,
	datad => \REGFILE|ALT_INV_Mux17~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux17~4_combout\,
	combout => \REGFILE|Mux17~10_combout\);

-- Location: LABCELL_X6_Y8_N36
\NEXT_PC[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[14]~14_combout\ = ( \PC|PC[4]~1_combout\ & ( \Add0~49_sumout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~49_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(12)))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( 
-- \Add0~49_sumout\ & ( (!\PC|PC[1]~0_combout\) # (\REGFILE|Mux17~10_combout\) ) ) ) # ( \PC|PC[4]~1_combout\ & ( !\Add0~49_sumout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~49_sumout\)) # (\PC|PC[1]~0_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(12)))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\Add0~49_sumout\ & ( (\PC|PC[1]~0_combout\ & \REGFILE|Mux17~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \ALT_INV_Add1~49_sumout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \REGFILE|ALT_INV_Mux17~10_combout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \NEXT_PC[14]~14_combout\);

-- Location: FF_X6_Y8_N38
\PC|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(14));

-- Location: MLABCELL_X4_Y8_N36
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( \PC|PC\(14) ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( \PC|PC\(14) ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(14),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: MLABCELL_X9_Y9_N39
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( \Add0~53_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(13) ) + ( \Add1~50\ ))
-- \Add1~54\ = CARRY(( \Add0~53_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(13) ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \ALT_INV_Add0~53_sumout\,
	cin => \Add1~50\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: FF_X23_Y11_N2
\REGFILE|registers[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][15]~q\);

-- Location: MLABCELL_X28_Y11_N39
\REGFILE|registers[22][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][15]~feeder_combout\ = ( \WDATA[15]~60_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[15]~60_combout\,
	combout => \REGFILE|registers[22][15]~feeder_combout\);

-- Location: FF_X28_Y11_N41
\REGFILE|registers[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][15]~q\);

-- Location: FF_X23_Y11_N38
\REGFILE|registers[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][15]~q\);

-- Location: FF_X23_Y11_N47
\REGFILE|registers[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][15]~q\);

-- Location: MLABCELL_X23_Y11_N39
\REGFILE|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~2_combout\ = ( \REGFILE|registers[18][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[22][15]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][15]~q\)) ) ) ) # ( !\REGFILE|registers[18][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & ((\REGFILE|registers[22][15]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][15]~q\)) ) ) ) # ( \REGFILE|registers[18][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[26][15]~q\) ) ) ) # ( !\REGFILE|registers[18][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\REGFILE|registers[26][15]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][15]~q\,
	datab => \REGFILE|ALT_INV_registers[22][15]~q\,
	datac => \REGFILE|ALT_INV_registers[26][15]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[18][15]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux16~2_combout\);

-- Location: LABCELL_X24_Y12_N0
\REGFILE|registers[27][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][15]~feeder_combout\ = ( \WDATA[15]~60_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[15]~60_combout\,
	combout => \REGFILE|registers[27][15]~feeder_combout\);

-- Location: FF_X24_Y12_N2
\REGFILE|registers[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][15]~q\);

-- Location: FF_X20_Y12_N20
\REGFILE|registers[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][15]~q\);

-- Location: FF_X20_Y12_N11
\REGFILE|registers[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][15]~q\);

-- Location: FF_X20_Y12_N5
\REGFILE|registers[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][15]~q\);

-- Location: LABCELL_X24_Y12_N21
\REGFILE|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~3_combout\ = ( \REGFILE|registers[23][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][15]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][15]~q\))) ) ) ) # ( !\REGFILE|registers[23][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][15]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][15]~q\))) ) ) ) # ( \REGFILE|registers[23][15]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[19][15]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|registers[23][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[19][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][15]~q\,
	datab => \REGFILE|ALT_INV_registers[31][15]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[19][15]~q\,
	datae => \REGFILE|ALT_INV_registers[23][15]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux16~3_combout\);

-- Location: FF_X21_Y11_N2
\REGFILE|registers[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][15]~q\);

-- Location: LABCELL_X20_Y11_N42
\REGFILE|registers[17][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][15]~feeder_combout\ = ( \WDATA[15]~60_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[15]~60_combout\,
	combout => \REGFILE|registers[17][15]~feeder_combout\);

-- Location: FF_X20_Y11_N44
\REGFILE|registers[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][15]~q\);

-- Location: FF_X21_Y11_N37
\REGFILE|registers[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][15]~q\);

-- Location: FF_X21_Y11_N50
\REGFILE|registers[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][15]~q\);

-- Location: LABCELL_X21_Y11_N27
\REGFILE|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][15]~q\,
	datab => \REGFILE|ALT_INV_registers[17][15]~q\,
	datac => \REGFILE|ALT_INV_registers[25][15]~q\,
	datad => \REGFILE|ALT_INV_registers[29][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux16~1_combout\);

-- Location: FF_X17_Y12_N41
\REGFILE|registers[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][15]~q\);

-- Location: FF_X21_Y12_N32
\REGFILE|registers[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][15]~q\);

-- Location: FF_X17_Y12_N49
\REGFILE|registers[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][15]~q\);

-- Location: FF_X23_Y12_N8
\REGFILE|registers[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][15]~q\);

-- Location: LABCELL_X21_Y12_N33
\REGFILE|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][15]~q\,
	datab => \REGFILE|ALT_INV_registers[16][15]~q\,
	datac => \REGFILE|ALT_INV_registers[24][15]~q\,
	datad => \REGFILE|ALT_INV_registers[20][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux16~0_combout\);

-- Location: MLABCELL_X23_Y11_N51
\REGFILE|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~4_combout\ = ( \REGFILE|Mux16~1_combout\ & ( \REGFILE|Mux16~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux16~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux16~3_combout\)))) ) ) ) # ( !\REGFILE|Mux16~1_combout\ & ( \REGFILE|Mux16~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|Mux16~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux16~3_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( 
-- \REGFILE|Mux16~1_combout\ & ( !\REGFILE|Mux16~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux16~2_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|Mux16~3_combout\)))) ) ) ) # ( !\REGFILE|Mux16~1_combout\ & ( !\REGFILE|Mux16~0_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux16~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux16~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_Mux16~2_combout\,
	datac => \REGFILE|ALT_INV_Mux16~3_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux16~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~0_combout\,
	combout => \REGFILE|Mux16~4_combout\);

-- Location: FF_X23_Y10_N53
\REGFILE|registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][15]~q\);

-- Location: FF_X23_Y10_N2
\REGFILE|registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][15]~q\);

-- Location: FF_X21_Y7_N41
\REGFILE|registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][15]~q\);

-- Location: FF_X23_Y10_N8
\REGFILE|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][15]~q\);

-- Location: MLABCELL_X23_Y10_N36
\REGFILE|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][15]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][15]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][15]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[0][15]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[1][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][15]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][15]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[1][15]~q\ & ( (\REGFILE|registers[0][15]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][15]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[3][15]~q\,
	datad => \REGFILE|ALT_INV_registers[2][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[1][15]~q\,
	combout => \REGFILE|Mux16~6_combout\);

-- Location: FF_X23_Y9_N43
\REGFILE|registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][15]~q\);

-- Location: FF_X23_Y9_N56
\REGFILE|registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][15]~q\);

-- Location: FF_X21_Y9_N38
\REGFILE|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][15]~q\);

-- Location: MLABCELL_X23_Y9_N24
\REGFILE|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~5_combout\ = ( \REGFILE|registers[8][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[10][15]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[11][15]~q\))) ) ) ) # ( !\REGFILE|registers[8][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & (\REGFILE|registers[10][15]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[11][15]~q\))) ) ) ) # ( \REGFILE|registers[8][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[9][15]~q\) ) ) ) # ( !\REGFILE|registers[8][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- \REGFILE|registers[9][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_registers[10][15]~q\,
	datac => \REGFILE|ALT_INV_registers[11][15]~q\,
	datad => \REGFILE|ALT_INV_registers[9][15]~q\,
	datae => \REGFILE|ALT_INV_registers[8][15]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux16~5_combout\);

-- Location: FF_X26_Y4_N38
\REGFILE|registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][15]~q\);

-- Location: FF_X26_Y4_N17
\REGFILE|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][15]~q\);

-- Location: FF_X26_Y4_N8
\REGFILE|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][15]~q\);

-- Location: FF_X20_Y7_N53
\REGFILE|registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][15]~q\);

-- Location: LABCELL_X26_Y4_N9
\REGFILE|Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][15]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[6][15]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[4][15]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[5][15]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[7][15]~q\ & ( (\REGFILE|registers[6][15]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[7][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[4][15]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[5][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][15]~q\,
	datab => \REGFILE|ALT_INV_registers[4][15]~q\,
	datac => \REGFILE|ALT_INV_registers[5][15]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[7][15]~q\,
	combout => \REGFILE|Mux16~8_combout\);

-- Location: FF_X25_Y8_N26
\REGFILE|registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][15]~q\);

-- Location: FF_X26_Y8_N17
\REGFILE|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][15]~q\);

-- Location: FF_X25_Y8_N56
\REGFILE|registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][15]~q\);

-- Location: LABCELL_X31_Y11_N6
\REGFILE|registers[13][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][15]~feeder_combout\ = ( \WDATA[15]~60_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[15]~60_combout\,
	combout => \REGFILE|registers[13][15]~feeder_combout\);

-- Location: FF_X31_Y11_N8
\REGFILE|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][15]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][15]~q\);

-- Location: LABCELL_X25_Y8_N57
\REGFILE|Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~7_combout\ = ( \REGFILE|registers[14][15]~q\ & ( \REGFILE|registers[13][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[12][15]~q\)))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|registers[15][15]~q\))) ) ) ) # ( !\REGFILE|registers[14][15]~q\ & ( \REGFILE|registers[13][15]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[12][15]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[15][15]~q\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \REGFILE|registers[14][15]~q\ & ( !\REGFILE|registers[13][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|registers[12][15]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|registers[15][15]~q\))) ) ) ) # ( 
-- !\REGFILE|registers[14][15]~q\ & ( !\REGFILE|registers[13][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|registers[12][15]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[15][15]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][15]~q\,
	datab => \REGFILE|ALT_INV_registers[12][15]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_registers[14][15]~q\,
	dataf => \REGFILE|ALT_INV_registers[13][15]~q\,
	combout => \REGFILE|Mux16~7_combout\);

-- Location: MLABCELL_X23_Y10_N12
\REGFILE|Mux16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~9_combout\ = ( \REGFILE|Mux16~8_combout\ & ( \REGFILE|Mux16~7_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux16~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|Mux16~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|Mux16~8_combout\ & ( \REGFILE|Mux16~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux16~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux16~5_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \REGFILE|Mux16~8_combout\ & ( !\REGFILE|Mux16~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|Mux16~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux16~5_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # 
-- ( !\REGFILE|Mux16~8_combout\ & ( !\REGFILE|Mux16~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux16~6_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux16~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux16~6_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux16~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux16~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~7_combout\,
	combout => \REGFILE|Mux16~9_combout\);

-- Location: MLABCELL_X23_Y10_N48
\REGFILE|Mux16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~10_combout\ = ( \REGFILE|Mux16~4_combout\ & ( \REGFILE|Mux16~9_combout\ ) ) # ( !\REGFILE|Mux16~4_combout\ & ( \REGFILE|Mux16~9_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux16~4_combout\ & ( 
-- !\REGFILE|Mux16~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux16~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~9_combout\,
	combout => \REGFILE|Mux16~10_combout\);

-- Location: LABCELL_X7_Y8_N36
\NEXT_PC[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[15]~15_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(13) & ( \PC|PC[4]~1_combout\ & ( (\PC|PC[1]~0_combout\) # (\Add1~53_sumout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(13) & ( \PC|PC[4]~1_combout\ & ( 
-- (\Add1~53_sumout\ & !\PC|PC[1]~0_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(13) & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~53_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux16~10_combout\))) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(13) & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~53_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux16~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~53_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add0~53_sumout\,
	datad => \REGFILE|ALT_INV_Mux16~10_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[15]~15_combout\);

-- Location: FF_X7_Y8_N38
\PC|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(15));

-- Location: MLABCELL_X4_Y8_N39
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \PC|PC\(15) ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( \PC|PC\(15) ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(15),
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X23_Y12_N56
\REGFILE|registers[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][17]~q\);

-- Location: FF_X23_Y12_N14
\REGFILE|registers[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][17]~q\);

-- Location: FF_X23_Y12_N23
\REGFILE|registers[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][17]~q\);

-- Location: FF_X21_Y12_N5
\REGFILE|registers[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][17]~q\);

-- Location: MLABCELL_X23_Y12_N15
\REGFILE|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~0_combout\ = ( \REGFILE|registers[28][17]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[24][17]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\REGFILE|registers[28][17]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[24][17]~q\) ) ) ) # ( \REGFILE|registers[28][17]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[16][17]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[20][17]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[28][17]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[16][17]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[20][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][17]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_registers[16][17]~q\,
	datad => \REGFILE|ALT_INV_registers[24][17]~q\,
	datae => \REGFILE|ALT_INV_registers[28][17]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux14~0_combout\);

-- Location: MLABCELL_X18_Y12_N54
\REGFILE|registers[31][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[31][17]~feeder_combout\);

-- Location: FF_X18_Y12_N56
\REGFILE|registers[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][17]~q\);

-- Location: MLABCELL_X18_Y12_N6
\REGFILE|registers[27][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[27][17]~feeder_combout\);

-- Location: FF_X18_Y12_N8
\REGFILE|registers[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][17]~q\);

-- Location: LABCELL_X17_Y11_N27
\REGFILE|registers[19][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[19][17]~feeder_combout\);

-- Location: FF_X17_Y11_N29
\REGFILE|registers[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][17]~q\);

-- Location: LABCELL_X20_Y12_N42
\REGFILE|registers[23][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[23][17]~feeder_combout\);

-- Location: FF_X20_Y12_N43
\REGFILE|registers[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][17]~q\);

-- Location: MLABCELL_X18_Y12_N45
\REGFILE|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][17]~q\,
	datab => \REGFILE|ALT_INV_registers[27][17]~q\,
	datac => \REGFILE|ALT_INV_registers[19][17]~q\,
	datad => \REGFILE|ALT_INV_registers[23][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux14~3_combout\);

-- Location: FF_X24_Y11_N59
\REGFILE|registers[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][17]~q\);

-- Location: FF_X24_Y11_N38
\REGFILE|registers[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][17]~q\);

-- Location: LABCELL_X24_Y4_N42
\REGFILE|registers[25][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[25][17]~feeder_combout\);

-- Location: FF_X24_Y4_N44
\REGFILE|registers[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][17]~q\);

-- Location: LABCELL_X24_Y11_N18
\REGFILE|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][17]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][17]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][17]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[17][17]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[25][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & (\REGFILE|registers[21][17]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][17]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[25][17]~q\ & ( 
-- (\REGFILE|registers[17][17]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][17]~q\,
	datab => \REGFILE|ALT_INV_registers[21][17]~q\,
	datac => \REGFILE|ALT_INV_registers[29][17]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[25][17]~q\,
	combout => \REGFILE|Mux14~1_combout\);

-- Location: FF_X18_Y10_N2
\REGFILE|registers[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][17]~q\);

-- Location: FF_X18_Y10_N19
\REGFILE|registers[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][17]~q\);

-- Location: LABCELL_X16_Y10_N15
\REGFILE|registers[22][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[22][17]~feeder_combout\);

-- Location: FF_X16_Y10_N16
\REGFILE|registers[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][17]~q\);

-- Location: FF_X18_Y10_N50
\REGFILE|registers[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][17]~q\);

-- Location: MLABCELL_X18_Y10_N51
\REGFILE|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][17]~q\,
	datab => \REGFILE|ALT_INV_registers[18][17]~q\,
	datac => \REGFILE|ALT_INV_registers[22][17]~q\,
	datad => \REGFILE|ALT_INV_registers[26][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux14~2_combout\);

-- Location: MLABCELL_X23_Y12_N51
\REGFILE|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~4_combout\ = ( \REGFILE|Mux14~1_combout\ & ( \REGFILE|Mux14~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux14~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux14~3_combout\)))) ) ) ) # ( !\REGFILE|Mux14~1_combout\ & ( \REGFILE|Mux14~2_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux14~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux14~3_combout\)))) ) ) ) # ( \REGFILE|Mux14~1_combout\ & ( !\REGFILE|Mux14~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux14~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux14~3_combout\)))) ) ) ) # ( 
-- !\REGFILE|Mux14~1_combout\ & ( !\REGFILE|Mux14~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux14~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux14~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux14~0_combout\,
	datad => \REGFILE|ALT_INV_Mux14~3_combout\,
	datae => \REGFILE|ALT_INV_Mux14~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux14~2_combout\,
	combout => \REGFILE|Mux14~4_combout\);

-- Location: LABCELL_X31_Y7_N0
\REGFILE|registers[14][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[14][17]~feeder_combout\);

-- Location: FF_X31_Y7_N2
\REGFILE|registers[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][17]~q\);

-- Location: LABCELL_X31_Y7_N6
\REGFILE|registers[15][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[15][17]~feeder_combout\);

-- Location: FF_X31_Y7_N8
\REGFILE|registers[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][17]~q\);

-- Location: LABCELL_X32_Y4_N42
\REGFILE|registers[12][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[12][17]~feeder_combout\);

-- Location: FF_X32_Y4_N44
\REGFILE|registers[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][17]~q\);

-- Location: FF_X26_Y8_N11
\REGFILE|registers[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][17]~q\);

-- Location: LABCELL_X31_Y7_N27
\REGFILE|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[14][17]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[15][17]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][17]~q\ & ( (\REGFILE|registers[12][17]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[14][17]~q\)) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[15][17]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][17]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[12][17]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][17]~q\,
	datab => \REGFILE|ALT_INV_registers[15][17]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[12][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[13][17]~q\,
	combout => \REGFILE|Mux14~7_combout\);

-- Location: LABCELL_X31_Y7_N18
\REGFILE|registers[6][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[6][17]~feeder_combout\);

-- Location: FF_X31_Y7_N20
\REGFILE|registers[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][17]~q\);

-- Location: LABCELL_X26_Y5_N24
\REGFILE|registers[7][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[7][17]~feeder_combout\);

-- Location: FF_X26_Y5_N26
\REGFILE|registers[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][17]~q\);

-- Location: FF_X26_Y7_N8
\REGFILE|registers[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][17]~q\);

-- Location: FF_X19_Y5_N14
\REGFILE|registers[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][17]~q\);

-- Location: LABCELL_X31_Y7_N45
\REGFILE|Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~8_combout\ = ( \REGFILE|registers[4][17]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[5][17]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[7][17]~q\)) ) ) ) # ( !\REGFILE|registers[4][17]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|registers[5][17]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[7][17]~q\)) ) ) ) # ( \REGFILE|registers[4][17]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[6][17]~q\) ) ) ) # ( !\REGFILE|registers[4][17]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[6][17]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][17]~q\,
	datab => \REGFILE|ALT_INV_registers[7][17]~q\,
	datac => \REGFILE|ALT_INV_registers[5][17]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[4][17]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux14~8_combout\);

-- Location: MLABCELL_X34_Y5_N12
\REGFILE|registers[0][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[0][17]~feeder_combout\);

-- Location: FF_X34_Y5_N14
\REGFILE|registers[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][17]~q\);

-- Location: FF_X31_Y9_N8
\REGFILE|registers[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][17]~q\);

-- Location: LABCELL_X29_Y8_N15
\REGFILE|registers[2][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][17]~feeder_combout\ = ( \WDATA[17]~71_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[17]~71_combout\,
	combout => \REGFILE|registers[2][17]~feeder_combout\);

-- Location: FF_X29_Y8_N17
\REGFILE|registers[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][17]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][17]~q\);

-- Location: FF_X31_Y9_N50
\REGFILE|registers[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][17]~q\);

-- Location: LABCELL_X31_Y9_N9
\REGFILE|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][17]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][17]~q\,
	datab => \REGFILE|ALT_INV_registers[3][17]~q\,
	datac => \REGFILE|ALT_INV_registers[2][17]~q\,
	datad => \REGFILE|ALT_INV_registers[1][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux14~6_combout\);

-- Location: FF_X23_Y4_N47
\REGFILE|registers[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][17]~q\);

-- Location: FF_X23_Y4_N32
\REGFILE|registers[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][17]~q\);

-- Location: FF_X23_Y4_N7
\REGFILE|registers[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][17]~q\);

-- Location: FF_X23_Y9_N10
\REGFILE|registers[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][17]~q\);

-- Location: MLABCELL_X23_Y4_N9
\REGFILE|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[10][17]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[11][17]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][17]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[9][17]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[8][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[10][17]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[11][17]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[8][17]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[9][17]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][17]~q\,
	datab => \REGFILE|ALT_INV_registers[11][17]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[9][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[8][17]~q\,
	combout => \REGFILE|Mux14~5_combout\);

-- Location: LABCELL_X31_Y7_N54
\REGFILE|Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~9_combout\ = ( \REGFILE|Mux14~6_combout\ & ( \REGFILE|Mux14~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux14~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux14~7_combout\))) ) ) ) # ( !\REGFILE|Mux14~6_combout\ & ( \REGFILE|Mux14~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux14~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux14~7_combout\)))) ) ) ) # ( \REGFILE|Mux14~6_combout\ & ( !\REGFILE|Mux14~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux14~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux14~7_combout\)))) ) ) ) # ( !\REGFILE|Mux14~6_combout\ & ( !\REGFILE|Mux14~5_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux14~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux14~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux14~7_combout\,
	datad => \REGFILE|ALT_INV_Mux14~8_combout\,
	datae => \REGFILE|ALT_INV_Mux14~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux14~5_combout\,
	combout => \REGFILE|Mux14~9_combout\);

-- Location: LABCELL_X10_Y9_N57
\REGFILE|Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~10_combout\ = ( \REGFILE|Mux14~4_combout\ & ( \REGFILE|Mux14~9_combout\ ) ) # ( !\REGFILE|Mux14~4_combout\ & ( \REGFILE|Mux14~9_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux14~4_combout\ & ( 
-- !\REGFILE|Mux14~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux14~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux14~9_combout\,
	combout => \REGFILE|Mux14~10_combout\);

-- Location: MLABCELL_X9_Y9_N42
\Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~57_sumout\ = SUM(( \Add0~57_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(14) ) + ( \Add1~54\ ))
-- \Add1~58\ = CARRY(( \Add0~57_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(14) ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \ALT_INV_Add0~57_sumout\,
	cin => \Add1~54\,
	sumout => \Add1~57_sumout\,
	cout => \Add1~58\);

-- Location: MLABCELL_X23_Y13_N33
\REGFILE|registers[22][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[22][16]~feeder_combout\);

-- Location: FF_X23_Y13_N35
\REGFILE|registers[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][16]~q\);

-- Location: MLABCELL_X23_Y11_N15
\REGFILE|registers[18][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[18][16]~feeder_combout\);

-- Location: FF_X23_Y11_N17
\REGFILE|registers[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][16]~q\);

-- Location: FF_X23_Y11_N8
\REGFILE|registers[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][16]~q\);

-- Location: FF_X23_Y11_N29
\REGFILE|registers[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][16]~q\);

-- Location: MLABCELL_X23_Y11_N21
\REGFILE|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~2_combout\ = ( \REGFILE|registers[26][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[22][16]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[30][16]~q\))) ) ) ) # ( !\REGFILE|registers[26][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[22][16]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[30][16]~q\))) ) ) ) # ( \REGFILE|registers[26][16]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[18][16]~q\) ) ) ) # ( !\REGFILE|registers[26][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ( (\REGFILE|registers[18][16]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][16]~q\,
	datab => \REGFILE|ALT_INV_registers[18][16]~q\,
	datac => \REGFILE|ALT_INV_registers[30][16]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[26][16]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux15~2_combout\);

-- Location: FF_X24_Y11_N23
\REGFILE|registers[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][16]~q\);

-- Location: FF_X24_Y11_N14
\REGFILE|registers[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][16]~q\);

-- Location: FF_X24_Y11_N8
\REGFILE|registers[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][16]~q\);

-- Location: FF_X24_Y3_N34
\REGFILE|registers[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][16]~q\);

-- Location: LABCELL_X24_Y11_N9
\REGFILE|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~1_combout\ = ( \REGFILE|registers[25][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[29][16]~q\) ) ) ) # ( 
-- !\REGFILE|registers[25][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[29][16]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \REGFILE|registers[25][16]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[17][16]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[21][16]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[25][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[17][16]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[21][16]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][16]~q\,
	datab => \REGFILE|ALT_INV_registers[21][16]~q\,
	datac => \REGFILE|ALT_INV_registers[29][16]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[25][16]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux15~1_combout\);

-- Location: MLABCELL_X23_Y13_N36
\REGFILE|registers[16][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[16][16]~feeder_combout\);

-- Location: FF_X23_Y13_N38
\REGFILE|registers[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][16]~q\);

-- Location: LABCELL_X21_Y13_N57
\REGFILE|registers[28][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[28][16]~feeder_combout\);

-- Location: FF_X21_Y13_N59
\REGFILE|registers[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][16]~q\);

-- Location: MLABCELL_X23_Y13_N42
\REGFILE|registers[20][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[20][16]~feeder_combout\);

-- Location: FF_X23_Y13_N44
\REGFILE|registers[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][16]~q\);

-- Location: LABCELL_X19_Y13_N42
\REGFILE|registers[24][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[24][16]~feeder_combout\);

-- Location: FF_X19_Y13_N43
\REGFILE|registers[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][16]~q\);

-- Location: MLABCELL_X23_Y13_N15
\REGFILE|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][16]~q\,
	datab => \REGFILE|ALT_INV_registers[28][16]~q\,
	datac => \REGFILE|ALT_INV_registers[20][16]~q\,
	datad => \REGFILE|ALT_INV_registers[24][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux15~0_combout\);

-- Location: FF_X26_Y12_N44
\REGFILE|registers[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][16]~q\);

-- Location: FF_X26_Y12_N50
\REGFILE|registers[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][16]~q\);

-- Location: LABCELL_X24_Y12_N42
\REGFILE|registers[27][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[27][16]~feeder_combout\);

-- Location: FF_X24_Y12_N44
\REGFILE|registers[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][16]~q\);

-- Location: FF_X26_Y12_N2
\REGFILE|registers[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][16]~q\);

-- Location: LABCELL_X24_Y12_N36
\REGFILE|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~3_combout\ = ( \REGFILE|registers[19][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[27][16]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[31][16]~q\)) ) ) ) # ( !\REGFILE|registers[19][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\REGFILE|registers[27][16]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[31][16]~q\)) ) ) ) # ( \REGFILE|registers[19][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[23][16]~q\) ) ) ) # ( !\REGFILE|registers[19][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[23][16]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][16]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_registers[31][16]~q\,
	datad => \REGFILE|ALT_INV_registers[27][16]~q\,
	datae => \REGFILE|ALT_INV_registers[19][16]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux15~3_combout\);

-- Location: MLABCELL_X23_Y11_N42
\REGFILE|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~4_combout\ = ( \REGFILE|Mux15~0_combout\ & ( \REGFILE|Mux15~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux15~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux15~2_combout\))) ) ) ) # ( !\REGFILE|Mux15~0_combout\ & ( \REGFILE|Mux15~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux15~1_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux15~2_combout\))) ) ) ) # ( \REGFILE|Mux15~0_combout\ & ( !\REGFILE|Mux15~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux15~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux15~2_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # 
-- ( !\REGFILE|Mux15~0_combout\ & ( !\REGFILE|Mux15~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux15~1_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux15~2_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux15~2_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux15~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux15~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux15~3_combout\,
	combout => \REGFILE|Mux15~4_combout\);

-- Location: LABCELL_X25_Y12_N6
\REGFILE|registers[11][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[11][16]~feeder_combout\);

-- Location: FF_X25_Y12_N8
\REGFILE|registers[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][16]~q\);

-- Location: LABCELL_X25_Y12_N42
\REGFILE|registers[10][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[10][16]~feeder_combout\);

-- Location: FF_X25_Y12_N44
\REGFILE|registers[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][16]~q\);

-- Location: FF_X24_Y3_N56
\REGFILE|registers[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][16]~q\);

-- Location: LABCELL_X25_Y12_N15
\REGFILE|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~5_combout\ = ( \REGFILE|registers[8][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[10][16]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[11][16]~q\)) ) ) ) # ( !\REGFILE|registers[8][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[10][16]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[11][16]~q\)) ) ) ) # ( \REGFILE|registers[8][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[9][16]~q\) ) ) ) # ( !\REGFILE|registers[8][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- \REGFILE|registers[9][16]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_registers[11][16]~q\,
	datac => \REGFILE|ALT_INV_registers[10][16]~q\,
	datad => \REGFILE|ALT_INV_registers[9][16]~q\,
	datae => \REGFILE|ALT_INV_registers[8][16]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux15~5_combout\);

-- Location: FF_X25_Y10_N20
\REGFILE|registers[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][16]~q\);

-- Location: LABCELL_X25_Y10_N12
\REGFILE|registers[12][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[12][16]~feeder_combout\);

-- Location: FF_X25_Y10_N13
\REGFILE|registers[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][16]~q\);

-- Location: FF_X25_Y8_N5
\REGFILE|registers[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][16]~q\);

-- Location: FF_X25_Y10_N41
\REGFILE|registers[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][16]~q\);

-- Location: LABCELL_X25_Y10_N39
\REGFILE|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~7_combout\ = ( \REGFILE|registers[15][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[14][16]~q\) ) ) ) # ( 
-- !\REGFILE|registers[15][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[14][16]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[15][16]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][16]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[13][16]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[15][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][16]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[13][16]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][16]~q\,
	datab => \REGFILE|ALT_INV_registers[12][16]~q\,
	datac => \REGFILE|ALT_INV_registers[14][16]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_registers[15][16]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux15~7_combout\);

-- Location: FF_X24_Y10_N56
\REGFILE|registers[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][16]~q\);

-- Location: FF_X24_Y10_N14
\REGFILE|registers[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][16]~q\);

-- Location: FF_X20_Y10_N29
\REGFILE|registers[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][16]~q\);

-- Location: FF_X23_Y6_N11
\REGFILE|registers[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][16]~q\);

-- Location: LABCELL_X24_Y10_N57
\REGFILE|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][16]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][16]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][16]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][16]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[1][16]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[0][16]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][16]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][16]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[0][16]~q\ & ( (\REGFILE|registers[1][16]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][16]~q\,
	datab => \REGFILE|ALT_INV_registers[1][16]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[2][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[0][16]~q\,
	combout => \REGFILE|Mux15~6_combout\);

-- Location: LABCELL_X31_Y12_N54
\REGFILE|registers[6][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[6][16]~feeder_combout\);

-- Location: FF_X31_Y12_N56
\REGFILE|registers[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][16]~q\);

-- Location: FF_X25_Y9_N44
\REGFILE|registers[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][16]~q\);

-- Location: LABCELL_X31_Y12_N51
\REGFILE|registers[4][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][16]~feeder_combout\ = ( \WDATA[16]~67_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[16]~67_combout\,
	combout => \REGFILE|registers[4][16]~feeder_combout\);

-- Location: FF_X31_Y12_N53
\REGFILE|registers[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][16]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][16]~q\);

-- Location: FF_X24_Y3_N14
\REGFILE|registers[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][16]~q\);

-- Location: LABCELL_X31_Y12_N6
\REGFILE|Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~8_combout\ = ( \REGFILE|registers[7][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[5][16]~q\) ) ) ) # ( !\REGFILE|registers[7][16]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[5][16]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REGFILE|registers[7][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][16]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[6][16]~q\)) ) ) ) # ( !\REGFILE|registers[7][16]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][16]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[6][16]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][16]~q\,
	datab => \REGFILE|ALT_INV_registers[5][16]~q\,
	datac => \REGFILE|ALT_INV_registers[4][16]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[7][16]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux15~8_combout\);

-- Location: LABCELL_X25_Y12_N24
\REGFILE|Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~9_combout\ = ( \REGFILE|Mux15~6_combout\ & ( \REGFILE|Mux15~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux15~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux15~7_combout\)))) ) ) ) # ( !\REGFILE|Mux15~6_combout\ & ( \REGFILE|Mux15~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux15~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux15~7_combout\))))) ) ) ) # ( \REGFILE|Mux15~6_combout\ & ( !\REGFILE|Mux15~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux15~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux15~7_combout\))))) ) ) ) # ( !\REGFILE|Mux15~6_combout\ & ( !\REGFILE|Mux15~8_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux15~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux15~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REGFILE|ALT_INV_Mux15~5_combout\,
	datac => \REGFILE|ALT_INV_Mux15~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_Mux15~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux15~8_combout\,
	combout => \REGFILE|Mux15~9_combout\);

-- Location: LABCELL_X14_Y9_N6
\REGFILE|Mux15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~10_combout\ = ( \REGFILE|Mux15~4_combout\ & ( \REGFILE|Mux15~9_combout\ ) ) # ( !\REGFILE|Mux15~4_combout\ & ( \REGFILE|Mux15~9_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux15~4_combout\ & ( 
-- !\REGFILE|Mux15~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux15~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux15~9_combout\,
	combout => \REGFILE|Mux15~10_combout\);

-- Location: LABCELL_X6_Y8_N21
\NEXT_PC[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[16]~16_combout\ = ( \PC|PC[4]~1_combout\ & ( \REGFILE|Mux15~10_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~57_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(14)))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( 
-- \REGFILE|Mux15~10_combout\ & ( (\PC|PC[1]~0_combout\) # (\Add0~57_sumout\) ) ) ) # ( \PC|PC[4]~1_combout\ & ( !\REGFILE|Mux15~10_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~57_sumout\)) # (\PC|PC[1]~0_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(14)))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\REGFILE|Mux15~10_combout\ & ( (\Add0~57_sumout\ & !\PC|PC[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~57_sumout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \ALT_INV_Add0~57_sumout\,
	datad => \PC|ALT_INV_PC[1]~0_combout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux15~10_combout\,
	combout => \NEXT_PC[16]~16_combout\);

-- Location: FF_X6_Y8_N23
\PC|PC[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(16));

-- Location: MLABCELL_X4_Y8_N42
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( \PC|PC\(16) ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( \PC|PC\(16) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(16),
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: MLABCELL_X9_Y9_N45
\Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~61_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~61_sumout\ ) + ( \Add1~58\ ))
-- \Add1~62\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~61_sumout\ ) + ( \Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~61_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~58\,
	sumout => \Add1~61_sumout\,
	cout => \Add1~62\);

-- Location: LABCELL_X7_Y8_N6
\NEXT_PC[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[17]~17_combout\ = ( \Add0~61_sumout\ & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~61_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( !\Add0~61_sumout\ & ( 
-- \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~61_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \Add0~61_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # 
-- (\REGFILE|Mux14~10_combout\) ) ) ) # ( !\Add0~61_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (\REGFILE|Mux14~10_combout\ & \PC|PC[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \REGFILE|ALT_INV_Mux14~10_combout\,
	datac => \ALT_INV_Add1~61_sumout\,
	datad => \PC|ALT_INV_PC[1]~0_combout\,
	datae => \ALT_INV_Add0~61_sumout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[17]~17_combout\);

-- Location: FF_X7_Y8_N8
\PC|PC[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(17));

-- Location: MLABCELL_X4_Y8_N45
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( \PC|PC\(17) ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( \PC|PC\(17) ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(17),
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: FF_X28_Y10_N2
\REGFILE|registers[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][21]~q\);

-- Location: FF_X28_Y10_N44
\REGFILE|registers[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][21]~q\);

-- Location: LABCELL_X26_Y7_N30
\REGFILE|registers[24][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[24][21]~feeder_combout\);

-- Location: FF_X26_Y7_N32
\REGFILE|registers[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][21]~q\);

-- Location: MLABCELL_X28_Y10_N51
\REGFILE|registers[28][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[28][21]~feeder_combout\);

-- Location: FF_X28_Y10_N53
\REGFILE|registers[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][21]~q\);

-- Location: MLABCELL_X28_Y10_N3
\REGFILE|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][21]~q\,
	datab => \REGFILE|ALT_INV_registers[16][21]~q\,
	datac => \REGFILE|ALT_INV_registers[24][21]~q\,
	datad => \REGFILE|ALT_INV_registers[28][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux42~0_combout\);

-- Location: LABCELL_X25_Y3_N36
\REGFILE|registers[31][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[31][21]~feeder_combout\);

-- Location: FF_X25_Y3_N38
\REGFILE|registers[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][21]~q\);

-- Location: FF_X25_Y3_N44
\REGFILE|registers[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][21]~q\);

-- Location: FF_X25_Y3_N8
\REGFILE|registers[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][21]~q\);

-- Location: FF_X26_Y5_N31
\REGFILE|registers[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][21]~q\);

-- Location: LABCELL_X25_Y3_N15
\REGFILE|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][21]~q\,
	datab => \REGFILE|ALT_INV_registers[23][21]~q\,
	datac => \REGFILE|ALT_INV_registers[27][21]~q\,
	datad => \REGFILE|ALT_INV_registers[19][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux42~3_combout\);

-- Location: FF_X25_Y11_N26
\REGFILE|registers[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][21]~q\);

-- Location: FF_X25_Y11_N41
\REGFILE|registers[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][21]~q\);

-- Location: FF_X25_Y11_N56
\REGFILE|registers[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][21]~q\);

-- Location: FF_X28_Y7_N17
\REGFILE|registers[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][21]~q\);

-- Location: LABCELL_X26_Y10_N57
\REGFILE|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~2_combout\ = ( \REGFILE|registers[22][21]~q\ & ( \REGFILE|registers[26][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[18][21]~q\)))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\REGFILE|registers[30][21]~q\))) ) ) ) # ( !\REGFILE|registers[22][21]~q\ & ( \REGFILE|registers[26][21]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\REGFILE|registers[18][21]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\REGFILE|registers[30][21]~q\))) ) ) ) # ( \REGFILE|registers[22][21]~q\ & ( !\REGFILE|registers[26][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[18][21]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[30][21]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) 
-- ) ) # ( !\REGFILE|registers[22][21]~q\ & ( !\REGFILE|registers[26][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\REGFILE|registers[18][21]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[30][21]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][21]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_registers[18][21]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[22][21]~q\,
	dataf => \REGFILE|ALT_INV_registers[26][21]~q\,
	combout => \REGFILE|Mux42~2_combout\);

-- Location: MLABCELL_X23_Y3_N27
\REGFILE|registers[25][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[25][21]~feeder_combout\);

-- Location: FF_X23_Y3_N29
\REGFILE|registers[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][21]~q\);

-- Location: LABCELL_X21_Y3_N39
\REGFILE|registers[29][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[29][21]~feeder_combout\);

-- Location: FF_X21_Y3_N41
\REGFILE|registers[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][21]~q\);

-- Location: MLABCELL_X23_Y3_N48
\REGFILE|registers[21][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[21][21]~feeder_combout\);

-- Location: FF_X23_Y3_N50
\REGFILE|registers[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][21]~q\);

-- Location: MLABCELL_X23_Y3_N57
\REGFILE|registers[17][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[17][21]~feeder_combout\);

-- Location: FF_X23_Y3_N59
\REGFILE|registers[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][21]~q\);

-- Location: MLABCELL_X23_Y3_N12
\REGFILE|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][21]~q\,
	datab => \REGFILE|ALT_INV_registers[29][21]~q\,
	datac => \REGFILE|ALT_INV_registers[21][21]~q\,
	datad => \REGFILE|ALT_INV_registers[17][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux42~1_combout\);

-- Location: MLABCELL_X28_Y6_N12
\REGFILE|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~4_combout\ = ( \REGFILE|Mux42~2_combout\ & ( \REGFILE|Mux42~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux42~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|Mux42~3_combout\)))) ) ) ) # ( !\REGFILE|Mux42~2_combout\ & ( \REGFILE|Mux42~1_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux42~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|Mux42~3_combout\)))) ) ) ) # ( \REGFILE|Mux42~2_combout\ & ( !\REGFILE|Mux42~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux42~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux42~3_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( 
-- !\REGFILE|Mux42~2_combout\ & ( !\REGFILE|Mux42~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux42~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux42~3_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux42~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_Mux42~3_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_Mux42~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux42~1_combout\,
	combout => \REGFILE|Mux42~4_combout\);

-- Location: LABCELL_X5_Y8_N48
\REGFILE|registers[9][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[9][21]~feeder_combout\);

-- Location: FF_X5_Y8_N50
\REGFILE|registers[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][21]~q\);

-- Location: LABCELL_X5_Y8_N30
\REGFILE|registers[10][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[10][21]~feeder_combout\);

-- Location: FF_X5_Y8_N32
\REGFILE|registers[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][21]~q\);

-- Location: FF_X9_Y8_N31
\REGFILE|registers[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][21]~q\);

-- Location: LABCELL_X5_Y8_N54
\REGFILE|registers[11][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[11][21]~feeder_combout\);

-- Location: FF_X5_Y8_N56
\REGFILE|registers[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][21]~q\);

-- Location: LABCELL_X5_Y8_N39
\REGFILE|Mux42~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[11][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][21]~q\,
	datab => \REGFILE|ALT_INV_registers[10][21]~q\,
	datac => \REGFILE|ALT_INV_registers[8][21]~q\,
	datad => \REGFILE|ALT_INV_registers[11][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux42~11_combout\);

-- Location: MLABCELL_X28_Y6_N54
\REGFILE|Mux42~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~5_combout\ = ( \REGFILE|Mux42~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_Mux42~11_combout\,
	combout => \REGFILE|Mux42~5_combout\);

-- Location: FF_X25_Y10_N38
\REGFILE|registers[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][21]~q\);

-- Location: FF_X25_Y10_N17
\REGFILE|registers[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][21]~q\);

-- Location: FF_X26_Y8_N53
\REGFILE|registers[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][21]~q\);

-- Location: LABCELL_X25_Y10_N27
\REGFILE|Mux42~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][21]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][21]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][21]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) 
-- # (\REGFILE|registers[12][21]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[14][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][21]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][21]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[14][21]~q\ & ( (\REGFILE|registers[12][21]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][21]~q\,
	datab => \REGFILE|ALT_INV_registers[12][21]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[13][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[14][21]~q\,
	combout => \REGFILE|Mux42~6_combout\);

-- Location: FF_X31_Y9_N26
\REGFILE|registers[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][21]~q\);

-- Location: MLABCELL_X34_Y7_N36
\REGFILE|registers[0][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[0][21]~feeder_combout\);

-- Location: FF_X34_Y7_N38
\REGFILE|registers[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][21]~q\);

-- Location: LABCELL_X29_Y8_N30
\REGFILE|registers[2][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[2][21]~feeder_combout\);

-- Location: FF_X29_Y8_N32
\REGFILE|registers[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][21]~q\);

-- Location: LABCELL_X31_Y9_N18
\REGFILE|registers[3][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[3][21]~feeder_combout\);

-- Location: FF_X31_Y9_N20
\REGFILE|registers[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][21]~q\);

-- Location: LABCELL_X31_Y9_N27
\REGFILE|Mux42~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][21]~q\,
	datab => \REGFILE|ALT_INV_registers[0][21]~q\,
	datac => \REGFILE|ALT_INV_registers[2][21]~q\,
	datad => \REGFILE|ALT_INV_registers[3][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux42~8_combout\);

-- Location: FF_X26_Y4_N50
\REGFILE|registers[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][21]~q\);

-- Location: FF_X26_Y4_N14
\REGFILE|registers[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][21]~q\);

-- Location: LABCELL_X26_Y7_N54
\REGFILE|registers[7][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][21]~feeder_combout\ = ( \WDATA[21]~87_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[21]~87_combout\,
	combout => \REGFILE|registers[7][21]~feeder_combout\);

-- Location: FF_X26_Y7_N56
\REGFILE|registers[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][21]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][21]~q\);

-- Location: FF_X26_Y4_N2
\REGFILE|registers[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][21]~q\);

-- Location: LABCELL_X26_Y4_N51
\REGFILE|Mux42~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][21]~q\,
	datab => \REGFILE|ALT_INV_registers[4][21]~q\,
	datac => \REGFILE|ALT_INV_registers[7][21]~q\,
	datad => \REGFILE|ALT_INV_registers[6][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux42~7_combout\);

-- Location: MLABCELL_X28_Y6_N48
\REGFILE|Mux42~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~9_combout\ = ( \REGFILE|Mux42~8_combout\ & ( \REGFILE|Mux42~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux42~6_combout\)))) ) ) ) # ( !\REGFILE|Mux42~8_combout\ & ( \REGFILE|Mux42~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|Mux42~6_combout\)))) ) ) ) # ( \REGFILE|Mux42~8_combout\ & ( !\REGFILE|Mux42~7_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|Mux42~6_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REGFILE|Mux42~8_combout\ & ( !\REGFILE|Mux42~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux42~6_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010100010000000001000100010000000101010101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_Mux42~6_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_Mux42~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux42~7_combout\,
	combout => \REGFILE|Mux42~9_combout\);

-- Location: MLABCELL_X28_Y6_N57
\REGFILE|Mux42~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux42~10_combout\ = ( \REGFILE|Mux42~9_combout\ ) # ( !\REGFILE|Mux42~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux42~4_combout\)) # (\REGFILE|Mux42~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux42~4_combout\,
	datad => \REGFILE|ALT_INV_Mux42~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux42~9_combout\,
	combout => \REGFILE|Mux42~10_combout\);

-- Location: FF_X31_Y8_N56
\REGFILE|registers[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][22]~q\);

-- Location: FF_X31_Y8_N11
\REGFILE|registers[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][22]~q\);

-- Location: FF_X29_Y7_N35
\REGFILE|registers[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][22]~q\);

-- Location: FF_X31_Y8_N2
\REGFILE|registers[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][22]~q\);

-- Location: LABCELL_X31_Y8_N57
\REGFILE|Mux41~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[11][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][22]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][22]~q\,
	datab => \REGFILE|ALT_INV_registers[10][22]~q\,
	datac => \REGFILE|ALT_INV_registers[8][22]~q\,
	datad => \REGFILE|ALT_INV_registers[11][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux41~11_combout\);

-- Location: MLABCELL_X28_Y8_N21
\REGFILE|Mux41~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~5_combout\ = ( \REGFILE|Mux41~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_Mux41~11_combout\,
	combout => \REGFILE|Mux41~5_combout\);

-- Location: FF_X29_Y6_N56
\REGFILE|registers[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][22]~q\);

-- Location: FF_X29_Y6_N14
\REGFILE|registers[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][22]~q\);

-- Location: FF_X25_Y6_N41
\REGFILE|registers[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][22]~q\);

-- Location: FF_X25_Y6_N11
\REGFILE|registers[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][22]~q\);

-- Location: LABCELL_X29_Y6_N15
\REGFILE|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][22]~q\,
	datab => \REGFILE|ALT_INV_registers[22][22]~q\,
	datac => \REGFILE|ALT_INV_registers[18][22]~q\,
	datad => \REGFILE|ALT_INV_registers[26][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux41~2_combout\);

-- Location: FF_X29_Y6_N2
\REGFILE|registers[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][22]~q\);

-- Location: LABCELL_X29_Y3_N30
\REGFILE|registers[17][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][22]~feeder_combout\ = ( \WDATA[22]~91_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[22]~91_combout\,
	combout => \REGFILE|registers[17][22]~feeder_combout\);

-- Location: FF_X29_Y3_N32
\REGFILE|registers[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][22]~q\);

-- Location: FF_X24_Y4_N5
\REGFILE|registers[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][22]~q\);

-- Location: MLABCELL_X28_Y3_N54
\REGFILE|registers[29][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][22]~feeder_combout\ = ( \WDATA[22]~91_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[22]~91_combout\,
	combout => \REGFILE|registers[29][22]~feeder_combout\);

-- Location: FF_X28_Y3_N56
\REGFILE|registers[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][22]~q\);

-- Location: LABCELL_X29_Y6_N3
\REGFILE|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][22]~q\,
	datab => \REGFILE|ALT_INV_registers[17][22]~q\,
	datac => \REGFILE|ALT_INV_registers[25][22]~q\,
	datad => \REGFILE|ALT_INV_registers[29][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux41~1_combout\);

-- Location: FF_X31_Y6_N50
\REGFILE|registers[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][22]~q\);

-- Location: FF_X31_Y6_N25
\REGFILE|registers[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][22]~q\);

-- Location: FF_X31_Y6_N14
\REGFILE|registers[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][22]~q\);

-- Location: FF_X29_Y9_N5
\REGFILE|registers[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][22]~q\);

-- Location: LABCELL_X31_Y6_N15
\REGFILE|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][22]~q\,
	datab => \REGFILE|ALT_INV_registers[27][22]~q\,
	datac => \REGFILE|ALT_INV_registers[23][22]~q\,
	datad => \REGFILE|ALT_INV_registers[19][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux41~3_combout\);

-- Location: FF_X28_Y4_N2
\REGFILE|registers[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][22]~q\);

-- Location: FF_X28_Y4_N8
\REGFILE|registers[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][22]~q\);

-- Location: FF_X25_Y4_N23
\REGFILE|registers[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][22]~q\);

-- Location: FF_X25_Y5_N26
\REGFILE|registers[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][22]~q\);

-- Location: MLABCELL_X28_Y4_N9
\REGFILE|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][22]~q\,
	datab => \REGFILE|ALT_INV_registers[20][22]~q\,
	datac => \REGFILE|ALT_INV_registers[28][22]~q\,
	datad => \REGFILE|ALT_INV_registers[24][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux41~0_combout\);

-- Location: LABCELL_X29_Y6_N24
\REGFILE|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~4_combout\ = ( \REGFILE|Mux41~3_combout\ & ( \REGFILE|Mux41~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux41~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|Mux41~1_combout\)))) ) ) ) # ( !\REGFILE|Mux41~3_combout\ & ( \REGFILE|Mux41~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux41~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux41~1_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \REGFILE|Mux41~3_combout\ & ( !\REGFILE|Mux41~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux41~2_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|Mux41~1_combout\)))) ) ) ) # ( !\REGFILE|Mux41~3_combout\ & 
-- ( !\REGFILE|Mux41~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux41~2_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\REGFILE|Mux41~1_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_Mux41~2_combout\,
	datac => \REGFILE|ALT_INV_Mux41~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_Mux41~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux41~0_combout\,
	combout => \REGFILE|Mux41~4_combout\);

-- Location: MLABCELL_X28_Y8_N18
\REGFILE|Mux41~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~10_combout\ = ( \REGFILE|Mux41~4_combout\ & ( ((\REGFILE|Mux41~9_combout\) # (\REGFILE|Mux41~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REGFILE|Mux41~4_combout\ & ( (\REGFILE|Mux41~9_combout\) # 
-- (\REGFILE|Mux41~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux41~5_combout\,
	datad => \REGFILE|ALT_INV_Mux41~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux41~4_combout\,
	combout => \REGFILE|Mux41~10_combout\);

-- Location: LABCELL_X25_Y8_N12
\REGFILE|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux53~0_combout\);

-- Location: MLABCELL_X9_Y8_N0
\Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~81_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~81_sumout\ ) + ( \Add1~78\ ))
-- \Add1~82\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~81_sumout\ ) + ( \Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~81_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~78\,
	sumout => \Add1~81_sumout\,
	cout => \Add1~82\);

-- Location: MLABCELL_X9_Y8_N3
\Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~85_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~85_sumout\ ) + ( \Add1~82\ ))
-- \Add1~86\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~85_sumout\ ) + ( \Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~85_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~82\,
	sumout => \Add1~85_sumout\,
	cout => \Add1~86\);

-- Location: FF_X31_Y8_N26
\REGFILE|registers[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][23]~q\);

-- Location: FF_X31_Y8_N32
\REGFILE|registers[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][23]~q\);

-- Location: FF_X28_Y7_N41
\REGFILE|registers[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][23]~q\);

-- Location: MLABCELL_X18_Y8_N45
\REGFILE|registers[8][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[8][23]~feeder_combout\);

-- Location: FF_X18_Y8_N46
\REGFILE|registers[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][23]~q\);

-- Location: LABCELL_X31_Y8_N27
\REGFILE|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[9][23]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][23]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) 
-- # (\REGFILE|registers[10][23]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[8][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[9][23]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][23]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[8][23]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- \REGFILE|registers[10][23]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][23]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_registers[9][23]~q\,
	datad => \REGFILE|ALT_INV_registers[10][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REGFILE|ALT_INV_registers[8][23]~q\,
	combout => \REGFILE|Mux8~5_combout\);

-- Location: FF_X32_Y8_N26
\REGFILE|registers[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][23]~q\);

-- Location: FF_X32_Y8_N44
\REGFILE|registers[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][23]~q\);

-- Location: FF_X32_Y8_N38
\REGFILE|registers[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][23]~q\);

-- Location: MLABCELL_X34_Y5_N9
\REGFILE|registers[0][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[0][23]~feeder_combout\);

-- Location: FF_X34_Y5_N11
\REGFILE|registers[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][23]~q\);

-- Location: LABCELL_X32_Y8_N39
\REGFILE|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~6_combout\ = ( \REGFILE|registers[0][23]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[2][23]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[3][23]~q\))) ) ) ) # ( !\REGFILE|registers[0][23]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & (\REGFILE|registers[2][23]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[3][23]~q\))) ) ) ) # ( \REGFILE|registers[0][23]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[1][23]~q\) ) ) ) # ( !\REGFILE|registers[0][23]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[1][23]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][23]~q\,
	datab => \REGFILE|ALT_INV_registers[1][23]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[3][23]~q\,
	datae => \REGFILE|ALT_INV_registers[0][23]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux8~6_combout\);

-- Location: FF_X29_Y5_N26
\REGFILE|registers[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][23]~q\);

-- Location: FF_X29_Y5_N32
\REGFILE|registers[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][23]~q\);

-- Location: FF_X23_Y5_N41
\REGFILE|registers[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][23]~q\);

-- Location: LABCELL_X26_Y5_N36
\REGFILE|registers[12][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[12][23]~feeder_combout\);

-- Location: FF_X26_Y5_N38
\REGFILE|registers[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][23]~q\);

-- Location: LABCELL_X29_Y5_N27
\REGFILE|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~7_combout\ = ( \REGFILE|registers[12][23]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[13][23]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[15][23]~q\)) ) ) ) # ( !\REGFILE|registers[12][23]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\REGFILE|registers[13][23]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[15][23]~q\)) ) ) ) # ( \REGFILE|registers[12][23]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[14][23]~q\) ) ) ) # ( !\REGFILE|registers[12][23]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[14][23]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][23]~q\,
	datab => \REGFILE|ALT_INV_registers[13][23]~q\,
	datac => \REGFILE|ALT_INV_registers[14][23]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[12][23]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux8~7_combout\);

-- Location: LABCELL_X26_Y3_N54
\REGFILE|registers[6][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[6][23]~feeder_combout\);

-- Location: FF_X26_Y3_N56
\REGFILE|registers[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][23]~q\);

-- Location: LABCELL_X26_Y3_N30
\REGFILE|registers[4][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[4][23]~feeder_combout\);

-- Location: FF_X26_Y3_N32
\REGFILE|registers[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][23]~q\);

-- Location: LABCELL_X29_Y5_N12
\REGFILE|registers[7][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[7][23]~feeder_combout\);

-- Location: FF_X29_Y5_N14
\REGFILE|registers[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][23]~q\);

-- Location: LABCELL_X26_Y3_N24
\REGFILE|registers[5][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[5][23]~feeder_combout\);

-- Location: FF_X26_Y3_N26
\REGFILE|registers[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][23]~q\);

-- Location: LABCELL_X26_Y3_N9
\REGFILE|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][23]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][23]~q\,
	datab => \REGFILE|ALT_INV_registers[4][23]~q\,
	datac => \REGFILE|ALT_INV_registers[7][23]~q\,
	datad => \REGFILE|ALT_INV_registers[5][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux8~8_combout\);

-- Location: LABCELL_X32_Y8_N27
\REGFILE|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~9_combout\ = ( \REGFILE|Mux8~7_combout\ & ( \REGFILE|Mux8~8_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux8~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|Mux8~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|Mux8~7_combout\ & ( \REGFILE|Mux8~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux8~6_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux8~5_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( 
-- \REGFILE|Mux8~7_combout\ & ( !\REGFILE|Mux8~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux8~6_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|Mux8~5_combout\))) ) ) ) # ( !\REGFILE|Mux8~7_combout\ & ( !\REGFILE|Mux8~8_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux8~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux8~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux8~5_combout\,
	datab => \REGFILE|ALT_INV_Mux8~6_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_Mux8~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~8_combout\,
	combout => \REGFILE|Mux8~9_combout\);

-- Location: FF_X23_Y3_N37
\REGFILE|registers[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][23]~q\);

-- Location: FF_X23_Y3_N32
\REGFILE|registers[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][23]~q\);

-- Location: FF_X23_Y3_N8
\REGFILE|registers[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][23]~q\);

-- Location: MLABCELL_X23_Y3_N21
\REGFILE|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][23]~q\,
	datab => \REGFILE|ALT_INV_registers[17][23]~q\,
	datac => \REGFILE|ALT_INV_registers[21][23]~q\,
	datad => \REGFILE|ALT_INV_registers[29][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux8~1_combout\);

-- Location: FF_X23_Y12_N38
\REGFILE|registers[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][23]~q\);

-- Location: MLABCELL_X23_Y12_N18
\REGFILE|registers[24][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[24][23]~feeder_combout\);

-- Location: FF_X23_Y12_N19
\REGFILE|registers[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][23]~q\);

-- Location: FF_X23_Y12_N2
\REGFILE|registers[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][23]~q\);

-- Location: FF_X28_Y10_N38
\REGFILE|registers[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][23]~q\);

-- Location: MLABCELL_X23_Y12_N39
\REGFILE|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~0_combout\ = ( \REGFILE|registers[28][23]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\REGFILE|registers[20][23]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|registers[28][23]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|registers[20][23]~q\) ) ) ) # ( \REGFILE|registers[28][23]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[16][23]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[24][23]~q\))) ) ) ) # ( !\REGFILE|registers[28][23]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[16][23]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[24][23]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][23]~q\,
	datab => \REGFILE|ALT_INV_registers[24][23]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[20][23]~q\,
	datae => \REGFILE|ALT_INV_registers[28][23]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux8~0_combout\);

-- Location: FF_X29_Y6_N20
\REGFILE|registers[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][23]~q\);

-- Location: LABCELL_X29_Y12_N18
\REGFILE|registers[26][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[26][23]~feeder_combout\);

-- Location: FF_X29_Y12_N20
\REGFILE|registers[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][23]~q\);

-- Location: FF_X29_Y6_N44
\REGFILE|registers[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][23]~q\);

-- Location: MLABCELL_X34_Y6_N30
\REGFILE|registers[18][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[18][23]~feeder_combout\);

-- Location: FF_X34_Y6_N32
\REGFILE|registers[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][23]~q\);

-- Location: LABCELL_X29_Y6_N45
\REGFILE|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][23]~q\,
	datab => \REGFILE|ALT_INV_registers[26][23]~q\,
	datac => \REGFILE|ALT_INV_registers[30][23]~q\,
	datad => \REGFILE|ALT_INV_registers[18][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux8~2_combout\);

-- Location: FF_X25_Y3_N2
\REGFILE|registers[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][23]~q\);

-- Location: FF_X25_Y3_N49
\REGFILE|registers[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][23]~q\);

-- Location: FF_X25_Y3_N23
\REGFILE|registers[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[23]~95_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][23]~q\);

-- Location: LABCELL_X29_Y9_N9
\REGFILE|registers[19][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[19][23]~feeder_combout\);

-- Location: FF_X29_Y9_N11
\REGFILE|registers[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][23]~q\);

-- Location: LABCELL_X25_Y3_N9
\REGFILE|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][23]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][23]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][23]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[23][23]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[19][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & (\REGFILE|registers[27][23]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][23]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[19][23]~q\ & ( 
-- (\REGFILE|registers[23][23]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][23]~q\,
	datab => \REGFILE|ALT_INV_registers[27][23]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[31][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[19][23]~q\,
	combout => \REGFILE|Mux8~3_combout\);

-- Location: LABCELL_X32_Y8_N48
\REGFILE|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~4_combout\ = ( \REGFILE|Mux8~2_combout\ & ( \REGFILE|Mux8~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux8~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux8~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux8~2_combout\ & ( \REGFILE|Mux8~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux8~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux8~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( \REGFILE|Mux8~2_combout\ & ( !\REGFILE|Mux8~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux8~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux8~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( 
-- !\REGFILE|Mux8~2_combout\ & ( !\REGFILE|Mux8~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux8~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux8~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux8~1_combout\,
	datad => \REGFILE|ALT_INV_Mux8~0_combout\,
	datae => \REGFILE|ALT_INV_Mux8~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~3_combout\,
	combout => \REGFILE|Mux8~4_combout\);

-- Location: LABCELL_X32_Y8_N0
\REGFILE|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~10_combout\ = ( \REGFILE|Mux8~9_combout\ & ( \REGFILE|Mux8~4_combout\ ) ) # ( !\REGFILE|Mux8~9_combout\ & ( \REGFILE|Mux8~4_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux8~9_combout\ & ( 
-- !\REGFILE|Mux8~4_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux8~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~4_combout\,
	combout => \REGFILE|Mux8~10_combout\);

-- Location: LABCELL_X6_Y8_N30
\NEXT_PC[23]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[23]~26_combout\ = ( \PC|PC[4]~1_combout\ & ( \REGFILE|Mux8~10_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~85_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( 
-- \REGFILE|Mux8~10_combout\ & ( (\Add0~85_sumout\) # (\PC|PC[1]~0_combout\) ) ) ) # ( \PC|PC[4]~1_combout\ & ( !\REGFILE|Mux8~10_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~85_sumout\))) # (\PC|PC[1]~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\REGFILE|Mux8~10_combout\ & ( (!\PC|PC[1]~0_combout\ & \Add0~85_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \ALT_INV_Add0~85_sumout\,
	datad => \ALT_INV_Add1~85_sumout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~10_combout\,
	combout => \NEXT_PC[23]~26_combout\);

-- Location: FF_X6_Y8_N32
\PC|PC[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[23]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(23));

-- Location: FF_X28_Y6_N38
\REGFILE|registers[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][18]~q\);

-- Location: LABCELL_X31_Y4_N6
\REGFILE|registers[15][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[15][18]~feeder_combout\);

-- Location: FF_X31_Y4_N8
\REGFILE|registers[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][18]~q\);

-- Location: MLABCELL_X34_Y6_N51
\REGFILE|registers[12][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[12][18]~feeder_combout\);

-- Location: FF_X34_Y6_N53
\REGFILE|registers[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][18]~q\);

-- Location: FF_X28_Y6_N29
\REGFILE|registers[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][18]~q\);

-- Location: LABCELL_X31_Y4_N51
\REGFILE|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][18]~q\,
	datab => \REGFILE|ALT_INV_registers[15][18]~q\,
	datac => \REGFILE|ALT_INV_registers[12][18]~q\,
	datad => \REGFILE|ALT_INV_registers[14][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux13~7_combout\);

-- Location: LABCELL_X31_Y4_N18
\REGFILE|registers[3][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[3][18]~feeder_combout\);

-- Location: FF_X31_Y4_N20
\REGFILE|registers[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][18]~q\);

-- Location: MLABCELL_X34_Y4_N33
\REGFILE|registers[2][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[2][18]~feeder_combout\);

-- Location: FF_X34_Y4_N35
\REGFILE|registers[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][18]~q\);

-- Location: LABCELL_X31_Y4_N42
\REGFILE|registers[1][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[1][18]~feeder_combout\);

-- Location: FF_X31_Y4_N44
\REGFILE|registers[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][18]~q\);

-- Location: MLABCELL_X34_Y4_N3
\REGFILE|registers[0][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[0][18]~feeder_combout\);

-- Location: FF_X34_Y4_N5
\REGFILE|registers[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][18]~q\);

-- Location: LABCELL_X31_Y4_N57
\REGFILE|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[3][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[1][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[2][18]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[0][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][18]~q\,
	datab => \REGFILE|ALT_INV_registers[2][18]~q\,
	datac => \REGFILE|ALT_INV_registers[1][18]~q\,
	datad => \REGFILE|ALT_INV_registers[0][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux13~6_combout\);

-- Location: FF_X24_Y4_N50
\REGFILE|registers[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][18]~q\);

-- Location: FF_X25_Y4_N8
\REGFILE|registers[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][18]~q\);

-- Location: LABCELL_X24_Y4_N57
\REGFILE|registers[4][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[4][18]~feeder_combout\);

-- Location: FF_X24_Y4_N59
\REGFILE|registers[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][18]~q\);

-- Location: FF_X28_Y6_N44
\REGFILE|registers[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][18]~q\);

-- Location: LABCELL_X25_Y4_N9
\REGFILE|Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[7][18]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|registers[6][18]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[5][18]~q\ & ( (\REGFILE|registers[7][18]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[5][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|registers[6][18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][18]~q\,
	datab => \REGFILE|ALT_INV_registers[6][18]~q\,
	datac => \REGFILE|ALT_INV_registers[4][18]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REGFILE|ALT_INV_registers[5][18]~q\,
	combout => \REGFILE|Mux13~8_combout\);

-- Location: FF_X21_Y4_N5
\REGFILE|registers[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][18]~q\);

-- Location: FF_X21_Y4_N44
\REGFILE|registers[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][18]~q\);

-- Location: MLABCELL_X18_Y8_N0
\REGFILE|registers[8][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[8][18]~feeder_combout\);

-- Location: FF_X18_Y8_N1
\REGFILE|registers[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][18]~q\);

-- Location: LABCELL_X21_Y4_N9
\REGFILE|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][18]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][18]~q\,
	datab => \REGFILE|ALT_INV_registers[11][18]~q\,
	datac => \REGFILE|ALT_INV_registers[8][18]~q\,
	datad => \REGFILE|ALT_INV_registers[9][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux13~5_combout\);

-- Location: LABCELL_X31_Y4_N12
\REGFILE|Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~9_combout\ = ( \REGFILE|Mux13~8_combout\ & ( \REGFILE|Mux13~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux13~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((\REGFILE|Mux13~7_combout\)))) ) ) ) # ( !\REGFILE|Mux13~8_combout\ & ( \REGFILE|Mux13~5_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux13~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux13~7_combout\))) ) ) ) # ( \REGFILE|Mux13~8_combout\ & ( !\REGFILE|Mux13~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux13~6_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((\REGFILE|Mux13~7_combout\)))) ) ) ) # 
-- ( !\REGFILE|Mux13~8_combout\ & ( !\REGFILE|Mux13~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux13~6_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux13~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux13~7_combout\,
	datad => \REGFILE|ALT_INV_Mux13~6_combout\,
	datae => \REGFILE|ALT_INV_Mux13~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~5_combout\,
	combout => \REGFILE|Mux13~9_combout\);

-- Location: FF_X25_Y4_N2
\REGFILE|registers[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][18]~q\);

-- Location: FF_X28_Y4_N14
\REGFILE|registers[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][18]~q\);

-- Location: FF_X28_Y4_N32
\REGFILE|registers[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][18]~q\);

-- Location: FF_X24_Y5_N32
\REGFILE|registers[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][18]~q\);

-- Location: MLABCELL_X28_Y4_N15
\REGFILE|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][18]~q\,
	datab => \REGFILE|ALT_INV_registers[16][18]~q\,
	datac => \REGFILE|ALT_INV_registers[20][18]~q\,
	datad => \REGFILE|ALT_INV_registers[24][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux13~0_combout\);

-- Location: LABCELL_X26_Y10_N48
\REGFILE|registers[30][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[30][18]~feeder_combout\);

-- Location: FF_X26_Y10_N50
\REGFILE|registers[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][18]~q\);

-- Location: LABCELL_X26_Y10_N42
\REGFILE|registers[22][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[22][18]~feeder_combout\);

-- Location: FF_X26_Y10_N44
\REGFILE|registers[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][18]~q\);

-- Location: LABCELL_X26_Y10_N3
\REGFILE|registers[18][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[18][18]~feeder_combout\);

-- Location: FF_X26_Y10_N5
\REGFILE|registers[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][18]~q\);

-- Location: LABCELL_X29_Y12_N33
\REGFILE|registers[26][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[26][18]~feeder_combout\);

-- Location: FF_X29_Y12_N35
\REGFILE|registers[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][18]~q\);

-- Location: LABCELL_X26_Y10_N15
\REGFILE|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[22][18]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][18]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][18]~q\ & ( (\REGFILE|registers[18][18]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[26][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|registers[22][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][18]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[26][18]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|registers[18][18]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][18]~q\,
	datab => \REGFILE|ALT_INV_registers[22][18]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[18][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[26][18]~q\,
	combout => \REGFILE|Mux13~2_combout\);

-- Location: FF_X31_Y6_N38
\REGFILE|registers[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][18]~q\);

-- Location: LABCELL_X32_Y10_N27
\REGFILE|registers[27][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[27][18]~feeder_combout\);

-- Location: FF_X32_Y10_N29
\REGFILE|registers[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][18]~q\);

-- Location: FF_X25_Y5_N53
\REGFILE|registers[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][18]~q\);

-- Location: FF_X31_Y6_N8
\REGFILE|registers[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][18]~q\);

-- Location: LABCELL_X31_Y6_N9
\REGFILE|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][18]~q\,
	datab => \REGFILE|ALT_INV_registers[27][18]~q\,
	datac => \REGFILE|ALT_INV_registers[19][18]~q\,
	datad => \REGFILE|ALT_INV_registers[31][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux13~3_combout\);

-- Location: LABCELL_X16_Y4_N54
\REGFILE|registers[25][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][18]~feeder_combout\ = ( \WDATA[18]~75_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[18]~75_combout\,
	combout => \REGFILE|registers[25][18]~feeder_combout\);

-- Location: FF_X16_Y4_N56
\REGFILE|registers[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][18]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][18]~q\);

-- Location: FF_X16_Y6_N11
\REGFILE|registers[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][18]~q\);

-- Location: FF_X16_Y6_N26
\REGFILE|registers[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][18]~q\);

-- Location: FF_X28_Y4_N26
\REGFILE|registers[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][18]~q\);

-- Location: LABCELL_X16_Y6_N30
\REGFILE|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[25][18]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[29][18]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][18]~q\ & ( (\REGFILE|registers[17][18]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[21][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[25][18]~q\)) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[29][18]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[21][18]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[17][18]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][18]~q\,
	datab => \REGFILE|ALT_INV_registers[29][18]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[17][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[21][18]~q\,
	combout => \REGFILE|Mux13~1_combout\);

-- Location: LABCELL_X26_Y9_N54
\REGFILE|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~4_combout\ = ( \REGFILE|Mux13~3_combout\ & ( \REGFILE|Mux13~1_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux13~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|Mux13~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|Mux13~3_combout\ & ( \REGFILE|Mux13~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux13~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux13~2_combout\)))) ) ) ) # ( \REGFILE|Mux13~3_combout\ & ( 
-- !\REGFILE|Mux13~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux13~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\REGFILE|Mux13~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\REGFILE|Mux13~3_combout\ & ( !\REGFILE|Mux13~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux13~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux13~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux13~0_combout\,
	datad => \REGFILE|ALT_INV_Mux13~2_combout\,
	datae => \REGFILE|ALT_INV_Mux13~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~1_combout\,
	combout => \REGFILE|Mux13~4_combout\);

-- Location: MLABCELL_X13_Y5_N33
\REGFILE|Mux13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~10_combout\ = ( \REGFILE|Mux13~9_combout\ & ( \REGFILE|Mux13~4_combout\ ) ) # ( !\REGFILE|Mux13~9_combout\ & ( \REGFILE|Mux13~4_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux13~9_combout\ & ( 
-- !\REGFILE|Mux13~4_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux13~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~4_combout\,
	combout => \REGFILE|Mux13~10_combout\);

-- Location: MLABCELL_X4_Y8_N48
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( \PC|PC\(18) ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( \PC|PC\(18) ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(18),
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: MLABCELL_X9_Y9_N48
\Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~65_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~65_sumout\ ) + ( \Add1~62\ ))
-- \Add1~66\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~65_sumout\ ) + ( \Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~65_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~62\,
	sumout => \Add1~65_sumout\,
	cout => \Add1~66\);

-- Location: LABCELL_X7_Y8_N12
\NEXT_PC[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[18]~18_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PC|PC[4]~1_combout\ & ( (\Add1~65_sumout\) # (\PC|PC[1]~0_combout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PC|PC[4]~1_combout\ & ( 
-- (!\PC|PC[1]~0_combout\ & \Add1~65_sumout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~65_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux13~10_combout\)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~65_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux13~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux13~10_combout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add1~65_sumout\,
	datad => \ALT_INV_Add0~65_sumout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[18]~18_combout\);

-- Location: FF_X7_Y8_N14
\PC|PC[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(18));

-- Location: MLABCELL_X4_Y8_N51
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( \PC|PC\(19) ) + ( GND ) + ( \Add0~66\ ))
-- \Add0~70\ = CARRY(( \PC|PC\(19) ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(19),
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: FF_X17_Y7_N26
\REGFILE|registers[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][19]~q\);

-- Location: FF_X17_Y7_N17
\REGFILE|registers[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][19]~q\);

-- Location: MLABCELL_X28_Y7_N27
\REGFILE|registers[0][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][19]~feeder_combout\ = ( \WDATA[19]~79_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[19]~79_combout\,
	combout => \REGFILE|registers[0][19]~feeder_combout\);

-- Location: FF_X28_Y7_N29
\REGFILE|registers[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][19]~q\);

-- Location: FF_X17_Y7_N56
\REGFILE|registers[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][19]~q\);

-- Location: LABCELL_X17_Y7_N33
\REGFILE|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~6_combout\ = ( \REGFILE|registers[2][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[3][19]~q\) ) ) ) # ( !\REGFILE|registers[2][19]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[3][19]~q\) ) ) ) # ( \REGFILE|registers[2][19]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[1][19]~q\)) ) ) ) # ( !\REGFILE|registers[2][19]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[1][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][19]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[3][19]~q\,
	datad => \REGFILE|ALT_INV_registers[0][19]~q\,
	datae => \REGFILE|ALT_INV_registers[2][19]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux12~6_combout\);

-- Location: FF_X20_Y5_N11
\REGFILE|registers[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][19]~q\);

-- Location: FF_X21_Y5_N44
\REGFILE|registers[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][19]~q\);

-- Location: FF_X21_Y5_N14
\REGFILE|registers[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][19]~q\);

-- Location: FF_X21_Y5_N56
\REGFILE|registers[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][19]~q\);

-- Location: LABCELL_X21_Y5_N48
\REGFILE|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~7_combout\ = ( \REGFILE|registers[15][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[14][19]~q\) ) ) ) # ( 
-- !\REGFILE|registers[15][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[14][19]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[15][19]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[13][19]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[15][19]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[13][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][19]~q\,
	datab => \REGFILE|ALT_INV_registers[13][19]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[12][19]~q\,
	datae => \REGFILE|ALT_INV_registers[15][19]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux12~7_combout\);

-- Location: FF_X21_Y9_N47
\REGFILE|registers[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][19]~q\);

-- Location: FF_X21_Y4_N35
\REGFILE|registers[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][19]~q\);

-- Location: FF_X21_Y9_N50
\REGFILE|registers[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][19]~q\);

-- Location: LABCELL_X21_Y9_N51
\REGFILE|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][19]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][19]~q\,
	datab => \REGFILE|ALT_INV_registers[9][19]~q\,
	datac => \REGFILE|ALT_INV_registers[10][19]~q\,
	datad => \REGFILE|ALT_INV_registers[11][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux12~5_combout\);

-- Location: FF_X29_Y4_N2
\REGFILE|registers[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][19]~q\);

-- Location: FF_X29_Y4_N41
\REGFILE|registers[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][19]~q\);

-- Location: FF_X29_Y4_N8
\REGFILE|registers[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][19]~q\);

-- Location: FF_X26_Y4_N34
\REGFILE|registers[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][19]~q\);

-- Location: LABCELL_X29_Y4_N3
\REGFILE|Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][19]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][19]~q\,
	datab => \REGFILE|ALT_INV_registers[5][19]~q\,
	datac => \REGFILE|ALT_INV_registers[7][19]~q\,
	datad => \REGFILE|ALT_INV_registers[4][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux12~8_combout\);

-- Location: LABCELL_X17_Y7_N36
\REGFILE|Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|Mux12~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux12~7_combout\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|Mux12~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux12~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|Mux12~5_combout\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|Mux12~8_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux12~7_combout\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|Mux12~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux12~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|Mux12~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux12~6_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux12~7_combout\,
	datad => \REGFILE|ALT_INV_Mux12~5_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_Mux12~8_combout\,
	combout => \REGFILE|Mux12~9_combout\);

-- Location: LABCELL_X20_Y11_N18
\REGFILE|registers[17][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][19]~feeder_combout\ = ( \WDATA[19]~79_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[19]~79_combout\,
	combout => \REGFILE|registers[17][19]~feeder_combout\);

-- Location: FF_X20_Y11_N20
\REGFILE|registers[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][19]~q\);

-- Location: LABCELL_X26_Y9_N48
\REGFILE|registers[25][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][19]~feeder_combout\ = ( \WDATA[19]~79_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[19]~79_combout\,
	combout => \REGFILE|registers[25][19]~feeder_combout\);

-- Location: FF_X26_Y9_N50
\REGFILE|registers[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][19]~q\);

-- Location: FF_X28_Y3_N53
\REGFILE|registers[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][19]~q\);

-- Location: FF_X28_Y4_N20
\REGFILE|registers[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][19]~q\);

-- Location: LABCELL_X20_Y11_N9
\REGFILE|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~1_combout\ = ( \REGFILE|registers[29][19]~q\ & ( \REGFILE|registers[21][19]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[17][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|registers[25][19]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|registers[29][19]~q\ & ( \REGFILE|registers[21][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|registers[17][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|registers[25][19]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) ) 
-- ) ) # ( \REGFILE|registers[29][19]~q\ & ( !\REGFILE|registers[21][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[17][19]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[25][19]~q\)))) ) ) ) # ( !\REGFILE|registers[29][19]~q\ & ( !\REGFILE|registers[21][19]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[17][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[25][19]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][19]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_registers[25][19]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[29][19]~q\,
	dataf => \REGFILE|ALT_INV_registers[21][19]~q\,
	combout => \REGFILE|Mux12~1_combout\);

-- Location: LABCELL_X26_Y10_N36
\REGFILE|registers[22][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][19]~feeder_combout\ = ( \WDATA[19]~79_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[19]~79_combout\,
	combout => \REGFILE|registers[22][19]~feeder_combout\);

-- Location: FF_X26_Y10_N38
\REGFILE|registers[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][19]~q\);

-- Location: FF_X26_Y10_N14
\REGFILE|registers[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][19]~q\);

-- Location: FF_X26_Y10_N8
\REGFILE|registers[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][19]~q\);

-- Location: LABCELL_X29_Y12_N39
\REGFILE|registers[26][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][19]~feeder_combout\ = ( \WDATA[19]~79_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[19]~79_combout\,
	combout => \REGFILE|registers[26][19]~feeder_combout\);

-- Location: FF_X29_Y12_N41
\REGFILE|registers[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][19]~q\);

-- Location: LABCELL_X26_Y10_N21
\REGFILE|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[30][19]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[18][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[22][19]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[26][19]~q\ & ( (\REGFILE|registers[30][19]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[26][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[18][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[22][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][19]~q\,
	datab => \REGFILE|ALT_INV_registers[18][19]~q\,
	datac => \REGFILE|ALT_INV_registers[30][19]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[26][19]~q\,
	combout => \REGFILE|Mux12~2_combout\);

-- Location: LABCELL_X17_Y11_N36
\REGFILE|registers[19][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][19]~feeder_combout\ = ( \WDATA[19]~79_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[19]~79_combout\,
	combout => \REGFILE|registers[19][19]~feeder_combout\);

-- Location: FF_X17_Y11_N37
\REGFILE|registers[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][19]~q\);

-- Location: FF_X18_Y11_N38
\REGFILE|registers[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][19]~q\);

-- Location: LABCELL_X31_Y6_N33
\REGFILE|registers[23][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][19]~feeder_combout\ = ( \WDATA[19]~79_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[19]~79_combout\,
	combout => \REGFILE|registers[23][19]~feeder_combout\);

-- Location: FF_X31_Y6_N35
\REGFILE|registers[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][19]~q\);

-- Location: LABCELL_X31_Y6_N27
\REGFILE|registers[27][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][19]~feeder_combout\ = ( \WDATA[19]~79_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[19]~79_combout\,
	combout => \REGFILE|registers[27][19]~feeder_combout\);

-- Location: FF_X31_Y6_N29
\REGFILE|registers[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][19]~q\);

-- Location: MLABCELL_X18_Y11_N39
\REGFILE|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~3_combout\ = ( \REGFILE|registers[23][19]~q\ & ( \REGFILE|registers[27][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|registers[19][19]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[31][19]~q\)))) ) ) ) # ( !\REGFILE|registers[23][19]~q\ & ( \REGFILE|registers[27][19]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[19][19]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[31][19]~q\)))) ) ) ) # ( \REGFILE|registers[23][19]~q\ & ( !\REGFILE|registers[27][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|registers[19][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[31][19]~q\)))) ) 
-- ) ) # ( !\REGFILE|registers[23][19]~q\ & ( !\REGFILE|registers[27][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[19][19]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[31][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][19]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[31][19]~q\,
	datae => \REGFILE|ALT_INV_registers[23][19]~q\,
	dataf => \REGFILE|ALT_INV_registers[27][19]~q\,
	combout => \REGFILE|Mux12~3_combout\);

-- Location: FF_X28_Y4_N38
\REGFILE|registers[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][19]~q\);

-- Location: FF_X28_Y4_N44
\REGFILE|registers[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][19]~q\);

-- Location: LABCELL_X26_Y7_N0
\REGFILE|registers[24][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][19]~feeder_combout\ = ( \WDATA[19]~79_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[19]~79_combout\,
	combout => \REGFILE|registers[24][19]~feeder_combout\);

-- Location: FF_X26_Y7_N1
\REGFILE|registers[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][19]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][19]~q\);

-- Location: FF_X28_Y3_N23
\REGFILE|registers[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][19]~q\);

-- Location: MLABCELL_X28_Y4_N45
\REGFILE|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][19]~q\,
	datab => \REGFILE|ALT_INV_registers[16][19]~q\,
	datac => \REGFILE|ALT_INV_registers[24][19]~q\,
	datad => \REGFILE|ALT_INV_registers[28][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux12~0_combout\);

-- Location: LABCELL_X25_Y11_N57
\REGFILE|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~4_combout\ = ( \REGFILE|Mux12~3_combout\ & ( \REGFILE|Mux12~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux12~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux12~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\REGFILE|Mux12~3_combout\ & ( \REGFILE|Mux12~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux12~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux12~2_combout\)))) ) ) ) # ( \REGFILE|Mux12~3_combout\ & ( !\REGFILE|Mux12~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux12~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux12~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( 
-- !\REGFILE|Mux12~3_combout\ & ( !\REGFILE|Mux12~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux12~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux12~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux12~1_combout\,
	datad => \REGFILE|ALT_INV_Mux12~2_combout\,
	datae => \REGFILE|ALT_INV_Mux12~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux12~0_combout\,
	combout => \REGFILE|Mux12~4_combout\);

-- Location: LABCELL_X16_Y7_N18
\REGFILE|Mux12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~10_combout\ = ( \REGFILE|Mux12~9_combout\ & ( \REGFILE|Mux12~4_combout\ ) ) # ( !\REGFILE|Mux12~9_combout\ & ( \REGFILE|Mux12~4_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux12~9_combout\ & ( 
-- !\REGFILE|Mux12~4_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux12~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux12~4_combout\,
	combout => \REGFILE|Mux12~10_combout\);

-- Location: MLABCELL_X9_Y9_N51
\Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~69_sumout\ = SUM(( \Add0~69_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~66\ ))
-- \Add1~70\ = CARRY(( \Add0~69_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~69_sumout\,
	cin => \Add1~66\,
	sumout => \Add1~69_sumout\,
	cout => \Add1~70\);

-- Location: LABCELL_X6_Y8_N15
\NEXT_PC[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[19]~19_combout\ = ( \PC|PC[4]~1_combout\ & ( \Add1~69_sumout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( \Add1~69_sumout\ & ( (!\PC|PC[1]~0_combout\ & 
-- (\Add0~69_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux12~10_combout\))) ) ) ) # ( \PC|PC[4]~1_combout\ & ( !\Add1~69_sumout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \PC|PC[1]~0_combout\) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( 
-- !\Add1~69_sumout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~69_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux12~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~69_sumout\,
	datab => \REGFILE|ALT_INV_Mux12~10_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \PC|ALT_INV_PC[1]~0_combout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \ALT_INV_Add1~69_sumout\,
	combout => \NEXT_PC[19]~19_combout\);

-- Location: FF_X6_Y8_N17
\PC|PC[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(19));

-- Location: MLABCELL_X4_Y8_N54
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( \PC|PC\(20) ) + ( GND ) + ( \Add0~70\ ))
-- \Add0~74\ = CARRY(( \PC|PC\(20) ) + ( GND ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(20),
	cin => \Add0~70\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

-- Location: MLABCELL_X9_Y9_N54
\Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~73_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~73_sumout\ ) + ( \Add1~70\ ))
-- \Add1~74\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~73_sumout\ ) + ( \Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~73_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~70\,
	sumout => \Add1~73_sumout\,
	cout => \Add1~74\);

-- Location: FF_X24_Y4_N8
\REGFILE|registers[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][20]~q\);

-- Location: FF_X31_Y5_N32
\REGFILE|registers[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][20]~q\);

-- Location: FF_X28_Y5_N2
\REGFILE|registers[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][20]~q\);

-- Location: FF_X28_Y5_N41
\REGFILE|registers[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][20]~q\);

-- Location: LABCELL_X31_Y5_N33
\REGFILE|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][20]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][20]~q\,
	datab => \REGFILE|ALT_INV_registers[17][20]~q\,
	datac => \REGFILE|ALT_INV_registers[21][20]~q\,
	datad => \REGFILE|ALT_INV_registers[29][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux11~1_combout\);

-- Location: FF_X31_Y5_N50
\REGFILE|registers[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][20]~q\);

-- Location: MLABCELL_X13_Y5_N54
\REGFILE|registers[20][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][20]~feeder_combout\ = ( \WDATA[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[20]~83_combout\,
	combout => \REGFILE|registers[20][20]~feeder_combout\);

-- Location: FF_X13_Y5_N56
\REGFILE|registers[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][20]~q\);

-- Location: FF_X12_Y4_N38
\REGFILE|registers[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][20]~q\);

-- Location: MLABCELL_X13_Y5_N24
\REGFILE|registers[24][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][20]~feeder_combout\ = ( \WDATA[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[20]~83_combout\,
	combout => \REGFILE|registers[24][20]~feeder_combout\);

-- Location: FF_X13_Y5_N26
\REGFILE|registers[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][20]~q\);

-- Location: LABCELL_X31_Y5_N42
\REGFILE|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~0_combout\ = ( \REGFILE|registers[24][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[20][20]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[28][20]~q\))) ) ) ) # ( !\REGFILE|registers[24][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[20][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[28][20]~q\))) ) ) ) # ( \REGFILE|registers[24][20]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[16][20]~q\) ) ) ) # ( !\REGFILE|registers[24][20]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ( (\REGFILE|registers[16][20]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][20]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_registers[20][20]~q\,
	datad => \REGFILE|ALT_INV_registers[28][20]~q\,
	datae => \REGFILE|ALT_INV_registers[24][20]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux11~0_combout\);

-- Location: LABCELL_X32_Y4_N24
\REGFILE|registers[31][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][20]~feeder_combout\ = ( \WDATA[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[20]~83_combout\,
	combout => \REGFILE|registers[31][20]~feeder_combout\);

-- Location: FF_X32_Y4_N26
\REGFILE|registers[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][20]~q\);

-- Location: FF_X31_Y6_N5
\REGFILE|registers[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][20]~q\);

-- Location: FF_X31_Y6_N44
\REGFILE|registers[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][20]~q\);

-- Location: LABCELL_X26_Y5_N3
\REGFILE|registers[19][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][20]~feeder_combout\ = ( \WDATA[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[20]~83_combout\,
	combout => \REGFILE|registers[19][20]~feeder_combout\);

-- Location: FF_X26_Y5_N5
\REGFILE|registers[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][20]~q\);

-- Location: LABCELL_X32_Y4_N51
\REGFILE|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][20]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][20]~q\,
	datab => \REGFILE|ALT_INV_registers[27][20]~q\,
	datac => \REGFILE|ALT_INV_registers[23][20]~q\,
	datad => \REGFILE|ALT_INV_registers[19][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux11~3_combout\);

-- Location: LABCELL_X29_Y10_N57
\REGFILE|registers[18][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][20]~feeder_combout\ = ( \WDATA[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[20]~83_combout\,
	combout => \REGFILE|registers[18][20]~feeder_combout\);

-- Location: FF_X29_Y10_N59
\REGFILE|registers[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][20]~q\);

-- Location: LABCELL_X31_Y10_N42
\REGFILE|registers[26][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][20]~feeder_combout\ = ( \WDATA[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[20]~83_combout\,
	combout => \REGFILE|registers[26][20]~feeder_combout\);

-- Location: FF_X31_Y10_N44
\REGFILE|registers[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][20]~q\);

-- Location: LABCELL_X29_Y10_N18
\REGFILE|registers[22][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][20]~feeder_combout\ = ( \WDATA[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[20]~83_combout\,
	combout => \REGFILE|registers[22][20]~feeder_combout\);

-- Location: FF_X29_Y10_N20
\REGFILE|registers[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][20]~q\);

-- Location: LABCELL_X31_Y10_N6
\REGFILE|registers[30][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][20]~feeder_combout\ = ( \WDATA[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[20]~83_combout\,
	combout => \REGFILE|registers[30][20]~feeder_combout\);

-- Location: FF_X31_Y10_N8
\REGFILE|registers[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][20]~q\);

-- Location: LABCELL_X31_Y10_N54
\REGFILE|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[30][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][20]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[18][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][20]~q\,
	datab => \REGFILE|ALT_INV_registers[26][20]~q\,
	datac => \REGFILE|ALT_INV_registers[22][20]~q\,
	datad => \REGFILE|ALT_INV_registers[30][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux11~2_combout\);

-- Location: LABCELL_X31_Y5_N6
\REGFILE|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~4_combout\ = ( \REGFILE|Mux11~3_combout\ & ( \REGFILE|Mux11~2_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux11~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux11~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux11~3_combout\ & ( \REGFILE|Mux11~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux11~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux11~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( \REGFILE|Mux11~3_combout\ & ( !\REGFILE|Mux11~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux11~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux11~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( 
-- !\REGFILE|Mux11~3_combout\ & ( !\REGFILE|Mux11~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux11~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux11~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux11~1_combout\,
	datad => \REGFILE|ALT_INV_Mux11~0_combout\,
	datae => \REGFILE|ALT_INV_Mux11~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux11~2_combout\,
	combout => \REGFILE|Mux11~4_combout\);

-- Location: FF_X29_Y4_N17
\REGFILE|registers[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][20]~q\);

-- Location: FF_X29_Y4_N56
\REGFILE|registers[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][20]~q\);

-- Location: FF_X26_Y4_N47
\REGFILE|registers[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][20]~q\);

-- Location: FF_X29_Y4_N20
\REGFILE|registers[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][20]~q\);

-- Location: MLABCELL_X28_Y4_N54
\REGFILE|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][20]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][20]~q\,
	datab => \REGFILE|ALT_INV_registers[5][20]~q\,
	datac => \REGFILE|ALT_INV_registers[4][20]~q\,
	datad => \REGFILE|ALT_INV_registers[7][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux11~8_combout\);

-- Location: FF_X31_Y8_N50
\REGFILE|registers[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][20]~q\);

-- Location: FF_X31_Y8_N59
\REGFILE|registers[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][20]~q\);

-- Location: FF_X29_Y7_N16
\REGFILE|registers[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][20]~q\);

-- Location: FF_X18_Y8_N41
\REGFILE|registers[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][20]~q\);

-- Location: LABCELL_X31_Y8_N51
\REGFILE|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~5_combout\ = ( \REGFILE|registers[10][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[9][20]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][20]~q\)) ) ) ) # ( !\REGFILE|registers[10][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\REGFILE|registers[9][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][20]~q\)) ) ) ) # ( \REGFILE|registers[10][20]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (\REGFILE|registers[8][20]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|registers[10][20]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) 
-- & \REGFILE|registers[8][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][20]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_registers[9][20]~q\,
	datad => \REGFILE|ALT_INV_registers[8][20]~q\,
	datae => \REGFILE|ALT_INV_registers[10][20]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux11~5_combout\);

-- Location: FF_X21_Y5_N38
\REGFILE|registers[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][20]~q\);

-- Location: FF_X21_Y5_N8
\REGFILE|registers[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][20]~q\);

-- Location: FF_X21_Y5_N5
\REGFILE|registers[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][20]~q\);

-- Location: FF_X28_Y6_N5
\REGFILE|registers[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][20]~q\);

-- Location: LABCELL_X21_Y5_N9
\REGFILE|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[15][20]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[13][20]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[14][20]~q\ & ( (\REGFILE|registers[15][20]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[14][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[13][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][20]~q\,
	datab => \REGFILE|ALT_INV_registers[15][20]~q\,
	datac => \REGFILE|ALT_INV_registers[12][20]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[14][20]~q\,
	combout => \REGFILE|Mux11~7_combout\);

-- Location: FF_X28_Y5_N44
\REGFILE|registers[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][20]~q\);

-- Location: FF_X25_Y4_N41
\REGFILE|registers[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][20]~q\);

-- Location: MLABCELL_X28_Y3_N24
\REGFILE|registers[3][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][20]~feeder_combout\ = ( \WDATA[20]~83_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[20]~83_combout\,
	combout => \REGFILE|registers[3][20]~feeder_combout\);

-- Location: FF_X28_Y3_N26
\REGFILE|registers[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][20]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][20]~q\);

-- Location: MLABCELL_X28_Y3_N39
\REGFILE|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[3][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[1][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[2][20]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][20]~q\,
	datab => \REGFILE|ALT_INV_registers[1][20]~q\,
	datac => \REGFILE|ALT_INV_registers[2][20]~q\,
	datad => \REGFILE|ALT_INV_registers[3][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux11~6_combout\);

-- Location: LABCELL_X31_Y5_N24
\REGFILE|Mux11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~9_combout\ = ( \REGFILE|Mux11~7_combout\ & ( \REGFILE|Mux11~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((\REGFILE|Mux11~5_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux11~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( !\REGFILE|Mux11~7_combout\ & ( \REGFILE|Mux11~6_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((\REGFILE|Mux11~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux11~8_combout\))) ) ) ) # ( \REGFILE|Mux11~7_combout\ & ( !\REGFILE|Mux11~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux11~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux11~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( 
-- !\REGFILE|Mux11~7_combout\ & ( !\REGFILE|Mux11~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux11~5_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux11~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux11~8_combout\,
	datad => \REGFILE|ALT_INV_Mux11~5_combout\,
	datae => \REGFILE|ALT_INV_Mux11~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux11~6_combout\,
	combout => \REGFILE|Mux11~9_combout\);

-- Location: LABCELL_X19_Y5_N45
\REGFILE|Mux11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~10_combout\ = ( \REGFILE|Mux11~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux11~4_combout\) ) ) # ( !\REGFILE|Mux11~9_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- \REGFILE|Mux11~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux11~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux11~9_combout\,
	combout => \REGFILE|Mux11~10_combout\);

-- Location: LABCELL_X7_Y8_N54
\NEXT_PC[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[20]~20_combout\ = ( \REGFILE|Mux11~10_combout\ & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~73_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( !\REGFILE|Mux11~10_combout\ 
-- & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~73_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( \REGFILE|Mux11~10_combout\ & ( !\PC|PC[4]~1_combout\ & ( (\Add0~73_sumout\) # 
-- (\PC|PC[1]~0_combout\) ) ) ) # ( !\REGFILE|Mux11~10_combout\ & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & \Add0~73_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add1~73_sumout\,
	datad => \ALT_INV_Add0~73_sumout\,
	datae => \REGFILE|ALT_INV_Mux11~10_combout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[20]~20_combout\);

-- Location: FF_X7_Y8_N56
\PC|PC[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(20));

-- Location: MLABCELL_X4_Y8_N57
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \PC|PC\(21) ) + ( GND ) + ( \Add0~74\ ))
-- \Add0~78\ = CARRY(( \PC|PC\(21) ) + ( GND ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(21),
	cin => \Add0~74\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: MLABCELL_X4_Y7_N0
\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( !\PC|PC\(22) ) + ( GND ) + ( \Add0~78\ ))
-- \Add0~82\ = CARRY(( !\PC|PC\(22) ) + ( GND ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(22),
	cin => \Add0~78\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

-- Location: MLABCELL_X4_Y7_N3
\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( \PC|PC\(23) ) + ( GND ) + ( \Add0~82\ ))
-- \Add0~86\ = CARRY(( \PC|PC\(23) ) + ( GND ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(23),
	cin => \Add0~82\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

-- Location: MLABCELL_X9_Y8_N6
\Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~89_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~89_sumout\ ) + ( \Add1~86\ ))
-- \Add1~90\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~89_sumout\ ) + ( \Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~86\,
	sumout => \Add1~89_sumout\,
	cout => \Add1~90\);

-- Location: MLABCELL_X28_Y11_N30
\REGFILE|registers[22][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][24]~feeder_combout\ = ( \WDATA[24]~99_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[24]~99_combout\,
	combout => \REGFILE|registers[22][24]~feeder_combout\);

-- Location: FF_X28_Y11_N32
\REGFILE|registers[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][24]~q\);

-- Location: LABCELL_X25_Y11_N39
\REGFILE|registers[18][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][24]~feeder_combout\ = ( \WDATA[24]~99_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[24]~99_combout\,
	combout => \REGFILE|registers[18][24]~feeder_combout\);

-- Location: FF_X25_Y11_N40
\REGFILE|registers[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][24]~q\);

-- Location: FF_X23_Y11_N26
\REGFILE|registers[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][24]~q\);

-- Location: MLABCELL_X28_Y11_N0
\REGFILE|registers[30][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][24]~feeder_combout\ = ( \WDATA[24]~99_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[24]~99_combout\,
	combout => \REGFILE|registers[30][24]~feeder_combout\);

-- Location: FF_X28_Y11_N2
\REGFILE|registers[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][24]~q\);

-- Location: LABCELL_X24_Y11_N39
\REGFILE|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][24]~q\,
	datab => \REGFILE|ALT_INV_registers[18][24]~q\,
	datac => \REGFILE|ALT_INV_registers[26][24]~q\,
	datad => \REGFILE|ALT_INV_registers[30][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux7~2_combout\);

-- Location: FF_X26_Y11_N56
\REGFILE|registers[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][24]~q\);

-- Location: FF_X26_Y11_N14
\REGFILE|registers[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][24]~q\);

-- Location: FF_X24_Y5_N46
\REGFILE|registers[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][24]~q\);

-- Location: FF_X21_Y11_N20
\REGFILE|registers[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][24]~q\);

-- Location: LABCELL_X26_Y11_N51
\REGFILE|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][24]~q\,
	datab => \REGFILE|ALT_INV_registers[17][24]~q\,
	datac => \REGFILE|ALT_INV_registers[25][24]~q\,
	datad => \REGFILE|ALT_INV_registers[29][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux7~1_combout\);

-- Location: FF_X28_Y10_N26
\REGFILE|registers[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][24]~q\);

-- Location: FF_X28_Y10_N14
\REGFILE|registers[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][24]~q\);

-- Location: FF_X26_Y7_N29
\REGFILE|registers[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][24]~q\);

-- Location: FF_X28_Y10_N23
\REGFILE|registers[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][24]~q\);

-- Location: MLABCELL_X28_Y10_N27
\REGFILE|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~0_combout\ = ( \REGFILE|registers[28][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[20][24]~q\) ) ) ) # ( !\REGFILE|registers[28][24]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\REGFILE|registers[20][24]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|registers[28][24]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[16][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[24][24]~q\))) ) ) ) # ( !\REGFILE|registers[28][24]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[16][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[24][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][24]~q\,
	datab => \REGFILE|ALT_INV_registers[20][24]~q\,
	datac => \REGFILE|ALT_INV_registers[24][24]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[28][24]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux7~0_combout\);

-- Location: LABCELL_X29_Y9_N24
\REGFILE|registers[19][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][24]~feeder_combout\ = ( \WDATA[24]~99_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[24]~99_combout\,
	combout => \REGFILE|registers[19][24]~feeder_combout\);

-- Location: FF_X29_Y9_N26
\REGFILE|registers[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][24]~q\);

-- Location: LABCELL_X32_Y9_N27
\REGFILE|registers[27][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][24]~feeder_combout\ = ( \WDATA[24]~99_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[24]~99_combout\,
	combout => \REGFILE|registers[27][24]~feeder_combout\);

-- Location: FF_X32_Y9_N29
\REGFILE|registers[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][24]~q\);

-- Location: FF_X26_Y11_N20
\REGFILE|registers[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][24]~q\);

-- Location: MLABCELL_X28_Y11_N21
\REGFILE|registers[31][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][24]~feeder_combout\ = ( \WDATA[24]~99_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[24]~99_combout\,
	combout => \REGFILE|registers[31][24]~feeder_combout\);

-- Location: FF_X28_Y11_N23
\REGFILE|registers[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][24]~q\);

-- Location: MLABCELL_X28_Y11_N15
\REGFILE|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][24]~q\,
	datab => \REGFILE|ALT_INV_registers[27][24]~q\,
	datac => \REGFILE|ALT_INV_registers[23][24]~q\,
	datad => \REGFILE|ALT_INV_registers[31][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux7~3_combout\);

-- Location: LABCELL_X25_Y9_N0
\REGFILE|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~4_combout\ = ( \REGFILE|Mux7~0_combout\ & ( \REGFILE|Mux7~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux7~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux7~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\REGFILE|Mux7~0_combout\ & ( \REGFILE|Mux7~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux7~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux7~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( \REGFILE|Mux7~0_combout\ & ( !\REGFILE|Mux7~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- ((\REGFILE|Mux7~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux7~2_combout\))) ) ) ) # ( !\REGFILE|Mux7~0_combout\ & ( !\REGFILE|Mux7~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux7~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux7~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux7~2_combout\,
	datad => \REGFILE|ALT_INV_Mux7~1_combout\,
	datae => \REGFILE|ALT_INV_Mux7~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux7~3_combout\,
	combout => \REGFILE|Mux7~4_combout\);

-- Location: FF_X25_Y7_N41
\REGFILE|registers[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][24]~q\);

-- Location: FF_X28_Y9_N14
\REGFILE|registers[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][24]~q\);

-- Location: FF_X25_Y7_N53
\REGFILE|registers[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][24]~q\);

-- Location: FF_X25_Y7_N56
\REGFILE|registers[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][24]~q\);

-- Location: LABCELL_X26_Y7_N18
\REGFILE|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[3][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[1][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[2][24]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[0][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][24]~q\,
	datab => \REGFILE|ALT_INV_registers[3][24]~q\,
	datac => \REGFILE|ALT_INV_registers[2][24]~q\,
	datad => \REGFILE|ALT_INV_registers[1][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux7~6_combout\);

-- Location: FF_X25_Y9_N11
\REGFILE|registers[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][24]~q\);

-- Location: FF_X25_Y9_N50
\REGFILE|registers[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][24]~q\);

-- Location: FF_X29_Y9_N32
\REGFILE|registers[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][24]~q\);

-- Location: FF_X25_Y9_N29
\REGFILE|registers[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][24]~q\);

-- Location: LABCELL_X25_Y9_N36
\REGFILE|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~8_combout\ = ( \REGFILE|registers[6][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[5][24]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[7][24]~q\))) ) ) ) # ( !\REGFILE|registers[6][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) 
-- & (\REGFILE|registers[5][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[7][24]~q\))) ) ) ) # ( \REGFILE|registers[6][24]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (\REGFILE|registers[4][24]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|registers[6][24]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- \REGFILE|registers[4][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_registers[5][24]~q\,
	datac => \REGFILE|ALT_INV_registers[4][24]~q\,
	datad => \REGFILE|ALT_INV_registers[7][24]~q\,
	datae => \REGFILE|ALT_INV_registers[6][24]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux7~8_combout\);

-- Location: LABCELL_X29_Y12_N3
\REGFILE|registers[15][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][24]~feeder_combout\ = ( \WDATA[24]~99_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[24]~99_combout\,
	combout => \REGFILE|registers[15][24]~feeder_combout\);

-- Location: FF_X29_Y12_N5
\REGFILE|registers[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][24]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][24]~q\);

-- Location: FF_X26_Y8_N32
\REGFILE|registers[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][24]~q\);

-- Location: FF_X26_Y8_N20
\REGFILE|registers[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][24]~q\);

-- Location: FF_X26_Y8_N29
\REGFILE|registers[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][24]~q\);

-- Location: LABCELL_X29_Y12_N54
\REGFILE|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~7_combout\ = ( \REGFILE|registers[13][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[15][24]~q\) ) ) ) # ( 
-- !\REGFILE|registers[13][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[15][24]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REGFILE|registers[13][24]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[12][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[14][24]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[13][24]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[12][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|registers[14][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][24]~q\,
	datab => \REGFILE|ALT_INV_registers[12][24]~q\,
	datac => \REGFILE|ALT_INV_registers[14][24]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[13][24]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux7~7_combout\);

-- Location: FF_X31_Y8_N14
\REGFILE|registers[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][24]~q\);

-- Location: FF_X23_Y9_N47
\REGFILE|registers[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][24]~q\);

-- Location: FF_X23_Y9_N28
\REGFILE|registers[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][24]~q\);

-- Location: LABCELL_X31_Y8_N45
\REGFILE|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~5_combout\ = ( \REGFILE|registers[10][24]~q\ & ( \REGFILE|registers[8][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[9][24]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][24]~q\))) ) ) ) # ( !\REGFILE|registers[10][24]~q\ & ( \REGFILE|registers[8][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[9][24]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][24]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) 
-- ) ) # ( \REGFILE|registers[10][24]~q\ & ( !\REGFILE|registers[8][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|registers[9][24]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|registers[11][24]~q\))) ) ) ) # ( !\REGFILE|registers[10][24]~q\ & ( !\REGFILE|registers[8][24]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[9][24]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][24]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][24]~q\,
	datab => \REGFILE|ALT_INV_registers[9][24]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_registers[10][24]~q\,
	dataf => \REGFILE|ALT_INV_registers[8][24]~q\,
	combout => \REGFILE|Mux7~5_combout\);

-- Location: LABCELL_X25_Y9_N51
\REGFILE|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~9_combout\ = ( \REGFILE|Mux7~7_combout\ & ( \REGFILE|Mux7~5_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux7~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|Mux7~8_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|Mux7~7_combout\ & ( \REGFILE|Mux7~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux7~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux7~8_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( \REGFILE|Mux7~7_combout\ & ( !\REGFILE|Mux7~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux7~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux7~8_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( 
-- !\REGFILE|Mux7~7_combout\ & ( !\REGFILE|Mux7~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux7~6_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux7~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux7~6_combout\,
	datad => \REGFILE|ALT_INV_Mux7~8_combout\,
	datae => \REGFILE|ALT_INV_Mux7~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux7~5_combout\,
	combout => \REGFILE|Mux7~9_combout\);

-- Location: LABCELL_X25_Y9_N12
\REGFILE|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~10_combout\ = ( \REGFILE|Mux7~4_combout\ & ( \REGFILE|Mux7~9_combout\ ) ) # ( !\REGFILE|Mux7~4_combout\ & ( \REGFILE|Mux7~9_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux7~4_combout\ & ( 
-- !\REGFILE|Mux7~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux7~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux7~9_combout\,
	combout => \REGFILE|Mux7~10_combout\);

-- Location: LABCELL_X6_Y8_N3
\NEXT_PC[24]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[24]~27_combout\ = ( \PC|PC[4]~1_combout\ & ( \PC|PC[1]~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( \PC|PC[1]~0_combout\ & ( \REGFILE|Mux7~10_combout\ ) ) ) # ( \PC|PC[4]~1_combout\ & 
-- ( !\PC|PC[1]~0_combout\ & ( \Add1~89_sumout\ ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\PC|PC[1]~0_combout\ & ( \Add0~89_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~89_sumout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux7~10_combout\,
	datad => \ALT_INV_Add0~89_sumout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \PC|ALT_INV_PC[1]~0_combout\,
	combout => \NEXT_PC[24]~27_combout\);

-- Location: FF_X6_Y8_N5
\PC|PC[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[24]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(24));

-- Location: MLABCELL_X4_Y7_N6
\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( \PC|PC\(24) ) + ( GND ) + ( \Add0~86\ ))
-- \Add0~90\ = CARRY(( \PC|PC\(24) ) + ( GND ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(24),
	cin => \Add0~86\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

-- Location: MLABCELL_X9_Y8_N9
\Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~93_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~93_sumout\ ) + ( \Add1~90\ ))
-- \Add1~94\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~93_sumout\ ) + ( \Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~93_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~90\,
	sumout => \Add1~93_sumout\,
	cout => \Add1~94\);

-- Location: LABCELL_X26_Y12_N33
\REGFILE|registers[23][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[23][25]~feeder_combout\);

-- Location: FF_X26_Y12_N35
\REGFILE|registers[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][25]~q\);

-- Location: LABCELL_X26_Y12_N12
\REGFILE|registers[19][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[19][25]~feeder_combout\);

-- Location: FF_X26_Y12_N14
\REGFILE|registers[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][25]~q\);

-- Location: LABCELL_X26_Y12_N6
\REGFILE|registers[31][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[31][25]~feeder_combout\);

-- Location: FF_X26_Y12_N8
\REGFILE|registers[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][25]~q\);

-- Location: LABCELL_X25_Y13_N3
\REGFILE|registers[27][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[27][25]~feeder_combout\);

-- Location: FF_X25_Y13_N5
\REGFILE|registers[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][25]~q\);

-- Location: LABCELL_X26_Y12_N57
\REGFILE|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[23][25]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][25]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][25]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[19][25]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[27][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & (\REGFILE|registers[23][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][25]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[27][25]~q\ & ( 
-- (\REGFILE|registers[19][25]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][25]~q\,
	datab => \REGFILE|ALT_INV_registers[19][25]~q\,
	datac => \REGFILE|ALT_INV_registers[31][25]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[27][25]~q\,
	combout => \REGFILE|Mux6~3_combout\);

-- Location: FF_X24_Y11_N44
\REGFILE|registers[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][25]~q\);

-- Location: FF_X24_Y11_N32
\REGFILE|registers[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][25]~q\);

-- Location: FF_X24_Y11_N2
\REGFILE|registers[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][25]~q\);

-- Location: LABCELL_X24_Y4_N36
\REGFILE|registers[25][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[25][25]~feeder_combout\);

-- Location: FF_X24_Y4_N38
\REGFILE|registers[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][25]~q\);

-- Location: LABCELL_X24_Y11_N45
\REGFILE|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~1_combout\ = ( \REGFILE|registers[25][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[21][25]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[29][25]~q\)) ) ) ) # ( !\REGFILE|registers[25][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & ((\REGFILE|registers[21][25]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[29][25]~q\)) ) ) ) # ( \REGFILE|registers[25][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (\REGFILE|registers[17][25]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|registers[25][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & \REGFILE|registers[17][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REGFILE|ALT_INV_registers[17][25]~q\,
	datac => \REGFILE|ALT_INV_registers[29][25]~q\,
	datad => \REGFILE|ALT_INV_registers[21][25]~q\,
	datae => \REGFILE|ALT_INV_registers[25][25]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux6~1_combout\);

-- Location: FF_X25_Y11_N20
\REGFILE|registers[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][25]~q\);

-- Location: FF_X25_Y11_N14
\REGFILE|registers[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][25]~q\);

-- Location: FF_X25_Y11_N8
\REGFILE|registers[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][25]~q\);

-- Location: FF_X19_Y9_N23
\REGFILE|registers[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][25]~q\);

-- Location: LABCELL_X25_Y11_N15
\REGFILE|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][25]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][25]~q\,
	datab => \REGFILE|ALT_INV_registers[30][25]~q\,
	datac => \REGFILE|ALT_INV_registers[18][25]~q\,
	datad => \REGFILE|ALT_INV_registers[26][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux6~2_combout\);

-- Location: FF_X20_Y9_N44
\REGFILE|registers[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][25]~q\);

-- Location: FF_X20_Y9_N20
\REGFILE|registers[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][25]~q\);

-- Location: FF_X20_Y9_N11
\REGFILE|registers[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][25]~q\);

-- Location: FF_X26_Y7_N35
\REGFILE|registers[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][25]~q\);

-- Location: LABCELL_X20_Y9_N0
\REGFILE|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~0_combout\ = ( \REGFILE|registers[24][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[28][25]~q\) ) ) ) # ( 
-- !\REGFILE|registers[24][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[28][25]~q\) ) ) ) # ( \REGFILE|registers[24][25]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[20][25]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[24][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[20][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_registers[16][25]~q\,
	datac => \REGFILE|ALT_INV_registers[20][25]~q\,
	datad => \REGFILE|ALT_INV_registers[28][25]~q\,
	datae => \REGFILE|ALT_INV_registers[24][25]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux6~0_combout\);

-- Location: MLABCELL_X23_Y10_N54
\REGFILE|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~4_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|Mux6~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux6~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux6~3_combout\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|Mux6~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|Mux6~1_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|Mux6~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux6~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux6~3_combout\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|Mux6~0_combout\ & ( (\REGFILE|Mux6~1_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux6~3_combout\,
	datab => \REGFILE|ALT_INV_Mux6~1_combout\,
	datac => \REGFILE|ALT_INV_Mux6~2_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_Mux6~0_combout\,
	combout => \REGFILE|Mux6~4_combout\);

-- Location: LABCELL_X25_Y10_N48
\REGFILE|registers[12][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[12][25]~feeder_combout\);

-- Location: FF_X25_Y10_N50
\REGFILE|registers[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][25]~q\);

-- Location: LABCELL_X25_Y12_N3
\REGFILE|registers[14][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[14][25]~feeder_combout\);

-- Location: FF_X25_Y12_N5
\REGFILE|registers[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][25]~q\);

-- Location: FF_X25_Y10_N44
\REGFILE|registers[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][25]~q\);

-- Location: FF_X25_Y10_N2
\REGFILE|registers[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][25]~q\);

-- Location: LABCELL_X25_Y10_N45
\REGFILE|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][25]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][25]~q\,
	datab => \REGFILE|ALT_INV_registers[14][25]~q\,
	datac => \REGFILE|ALT_INV_registers[15][25]~q\,
	datad => \REGFILE|ALT_INV_registers[13][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux6~7_combout\);

-- Location: FF_X20_Y10_N41
\REGFILE|registers[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][25]~q\);

-- Location: FF_X23_Y10_N26
\REGFILE|registers[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][25]~q\);

-- Location: FF_X23_Y10_N44
\REGFILE|registers[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][25]~q\);

-- Location: MLABCELL_X23_Y10_N3
\REGFILE|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][25]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][25]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[1][25]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[0][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][25]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][25]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[0][25]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- \REGFILE|registers[1][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][25]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[2][25]~q\,
	datad => \REGFILE|ALT_INV_registers[1][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[0][25]~q\,
	combout => \REGFILE|Mux6~6_combout\);

-- Location: LABCELL_X21_Y4_N27
\REGFILE|registers[10][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[10][25]~feeder_combout\);

-- Location: FF_X21_Y4_N29
\REGFILE|registers[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][25]~q\);

-- Location: LABCELL_X21_Y4_N12
\REGFILE|registers[11][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[11][25]~feeder_combout\);

-- Location: FF_X21_Y4_N14
\REGFILE|registers[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][25]~q\);

-- Location: LABCELL_X21_Y4_N18
\REGFILE|registers[9][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[9][25]~feeder_combout\);

-- Location: FF_X21_Y4_N20
\REGFILE|registers[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][25]~q\);

-- Location: LABCELL_X32_Y6_N24
\REGFILE|registers[8][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[8][25]~feeder_combout\);

-- Location: FF_X32_Y6_N26
\REGFILE|registers[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][25]~q\);

-- Location: LABCELL_X21_Y4_N39
\REGFILE|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[9][25]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][25]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) 
-- # (\REGFILE|registers[10][25]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[8][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[9][25]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][25]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[8][25]~q\ & ( (\REGFILE|registers[10][25]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][25]~q\,
	datab => \REGFILE|ALT_INV_registers[11][25]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_registers[9][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REGFILE|ALT_INV_registers[8][25]~q\,
	combout => \REGFILE|Mux6~5_combout\);

-- Location: LABCELL_X26_Y4_N18
\REGFILE|registers[6][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][25]~feeder_combout\ = ( \WDATA[25]~103_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[25]~103_combout\,
	combout => \REGFILE|registers[6][25]~feeder_combout\);

-- Location: FF_X26_Y4_N20
\REGFILE|registers[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][25]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][25]~q\);

-- Location: FF_X26_Y4_N56
\REGFILE|registers[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][25]~q\);

-- Location: FF_X26_Y4_N44
\REGFILE|registers[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][25]~q\);

-- Location: FF_X26_Y7_N17
\REGFILE|registers[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][25]~q\);

-- Location: LABCELL_X26_Y4_N45
\REGFILE|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][25]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][25]~q\,
	datab => \REGFILE|ALT_INV_registers[5][25]~q\,
	datac => \REGFILE|ALT_INV_registers[4][25]~q\,
	datad => \REGFILE|ALT_INV_registers[7][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux6~8_combout\);

-- Location: MLABCELL_X23_Y10_N30
\REGFILE|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~9_combout\ = ( \REGFILE|Mux6~5_combout\ & ( \REGFILE|Mux6~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux6~6_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|Mux6~7_combout\))) ) ) ) # ( !\REGFILE|Mux6~5_combout\ & ( \REGFILE|Mux6~8_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux6~6_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|Mux6~7_combout\))) ) ) ) # ( \REGFILE|Mux6~5_combout\ & ( !\REGFILE|Mux6~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux6~6_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux6~7_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( 
-- !\REGFILE|Mux6~5_combout\ & ( !\REGFILE|Mux6~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux6~6_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux6~7_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux6~7_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux6~6_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux6~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux6~8_combout\,
	combout => \REGFILE|Mux6~9_combout\);

-- Location: MLABCELL_X23_Y10_N18
\REGFILE|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~10_combout\ = ( \REGFILE|Mux6~4_combout\ & ( \REGFILE|Mux6~9_combout\ ) ) # ( !\REGFILE|Mux6~4_combout\ & ( \REGFILE|Mux6~9_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux6~4_combout\ & ( 
-- !\REGFILE|Mux6~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux6~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux6~9_combout\,
	combout => \REGFILE|Mux6~10_combout\);

-- Location: MLABCELL_X9_Y8_N48
\NEXT_PC[25]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[25]~28_combout\ = ( \PC|PC[1]~0_combout\ & ( \PC|PC[4]~1_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( !\PC|PC[1]~0_combout\ & ( \PC|PC[4]~1_combout\ & ( \Add1~93_sumout\ ) ) ) # ( \PC|PC[1]~0_combout\ & ( 
-- !\PC|PC[4]~1_combout\ & ( \REGFILE|Mux6~10_combout\ ) ) ) # ( !\PC|PC[1]~0_combout\ & ( !\PC|PC[4]~1_combout\ & ( \Add0~93_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \ALT_INV_Add1~93_sumout\,
	datac => \REGFILE|ALT_INV_Mux6~10_combout\,
	datad => \ALT_INV_Add0~93_sumout\,
	datae => \PC|ALT_INV_PC[1]~0_combout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[25]~28_combout\);

-- Location: FF_X9_Y8_N50
\PC|PC[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[25]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(25));

-- Location: MLABCELL_X4_Y7_N9
\Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~93_sumout\ = SUM(( \PC|PC\(25) ) + ( GND ) + ( \Add0~90\ ))
-- \Add0~94\ = CARRY(( \PC|PC\(25) ) + ( GND ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(25),
	cin => \Add0~90\,
	sumout => \Add0~93_sumout\,
	cout => \Add0~94\);

-- Location: MLABCELL_X9_Y8_N33
\PC|PC[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|PC[28]~2_combout\ = ( \ALU|Mux32~46_combout\ & ( (\ADD_MUX~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & !\CONTROL|Mux8~0_combout\)) ) ) # ( !\ALU|Mux32~46_combout\ & ( (\ADD_MUX~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & !\CONTROL|Mux8~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADD_MUX~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \CONTROL|ALT_INV_Mux8~0_combout\,
	dataf => \ALU|ALT_INV_Mux32~46_combout\,
	combout => \PC|PC[28]~2_combout\);

-- Location: LABCELL_X26_Y9_N3
\REGFILE|registers[17][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[17][30]~feeder_combout\);

-- Location: FF_X26_Y9_N5
\REGFILE|registers[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][30]~q\);

-- Location: LABCELL_X26_Y9_N9
\REGFILE|registers[25][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[25][30]~feeder_combout\);

-- Location: FF_X26_Y9_N11
\REGFILE|registers[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][30]~q\);

-- Location: LABCELL_X26_Y9_N45
\REGFILE|registers[21][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[21][30]~feeder_combout\);

-- Location: FF_X26_Y9_N47
\REGFILE|registers[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][30]~q\);

-- Location: LABCELL_X32_Y7_N54
\REGFILE|registers[29][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[29][30]~feeder_combout\);

-- Location: FF_X32_Y7_N56
\REGFILE|registers[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][30]~q\);

-- Location: LABCELL_X26_Y9_N24
\REGFILE|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][30]~q\ & ( (\REGFILE|registers[21][30]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[17][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|registers[25][30]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[29][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|registers[21][30]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[29][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[17][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|registers[25][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][30]~q\,
	datab => \REGFILE|ALT_INV_registers[25][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[21][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[29][30]~q\,
	combout => \REGFILE|Mux1~1_combout\);

-- Location: MLABCELL_X34_Y8_N9
\REGFILE|registers[23][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[23][30]~feeder_combout\);

-- Location: FF_X34_Y8_N11
\REGFILE|registers[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][30]~q\);

-- Location: LABCELL_X31_Y6_N0
\REGFILE|registers[27][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[27][30]~feeder_combout\);

-- Location: FF_X31_Y6_N1
\REGFILE|registers[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][30]~q\);

-- Location: MLABCELL_X34_Y8_N24
\REGFILE|registers[19][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[19][30]~feeder_combout\);

-- Location: FF_X34_Y8_N26
\REGFILE|registers[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][30]~q\);

-- Location: LABCELL_X32_Y4_N9
\REGFILE|registers[31][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[31][30]~feeder_combout\);

-- Location: FF_X32_Y4_N11
\REGFILE|registers[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][30]~q\);

-- Location: MLABCELL_X34_Y8_N51
\REGFILE|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~3_combout\ = ( \REGFILE|registers[31][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[27][30]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|registers[31][30]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[27][30]~q\) ) ) ) # ( \REGFILE|registers[31][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[19][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[23][30]~q\)) ) ) ) # ( !\REGFILE|registers[31][30]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[19][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[23][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_registers[23][30]~q\,
	datac => \REGFILE|ALT_INV_registers[27][30]~q\,
	datad => \REGFILE|ALT_INV_registers[19][30]~q\,
	datae => \REGFILE|ALT_INV_registers[31][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux1~3_combout\);

-- Location: LABCELL_X32_Y7_N15
\REGFILE|registers[20][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[20][30]~feeder_combout\);

-- Location: FF_X32_Y7_N17
\REGFILE|registers[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][30]~q\);

-- Location: FF_X23_Y6_N59
\REGFILE|registers[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][30]~q\);

-- Location: LABCELL_X32_Y5_N0
\REGFILE|registers[16][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[16][30]~feeder_combout\);

-- Location: FF_X32_Y5_N2
\REGFILE|registers[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][30]~q\);

-- Location: FF_X26_Y6_N50
\REGFILE|registers[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][30]~q\);

-- Location: LABCELL_X32_Y5_N57
\REGFILE|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~0_combout\ = ( \REGFILE|registers[28][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[20][30]~q\) ) ) ) # ( !\REGFILE|registers[28][30]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\REGFILE|registers[20][30]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|registers[28][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[16][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[24][30]~q\)) ) ) ) # ( !\REGFILE|registers[28][30]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[16][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[24][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][30]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_registers[24][30]~q\,
	datad => \REGFILE|ALT_INV_registers[16][30]~q\,
	datae => \REGFILE|ALT_INV_registers[28][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux1~0_combout\);

-- Location: FF_X29_Y10_N5
\REGFILE|registers[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][30]~q\);

-- Location: FF_X29_Y6_N50
\REGFILE|registers[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][30]~q\);

-- Location: FF_X29_Y10_N50
\REGFILE|registers[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][30]~q\);

-- Location: FF_X23_Y5_N56
\REGFILE|registers[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][30]~q\);

-- Location: LABCELL_X29_Y10_N0
\REGFILE|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[30][30]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[18][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[22][30]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[26][30]~q\ & ( (\REGFILE|registers[30][30]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[26][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[18][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[22][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][30]~q\,
	datab => \REGFILE|ALT_INV_registers[30][30]~q\,
	datac => \REGFILE|ALT_INV_registers[22][30]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[26][30]~q\,
	combout => \REGFILE|Mux1~2_combout\);

-- Location: LABCELL_X32_Y5_N36
\REGFILE|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~4_combout\ = ( \REGFILE|Mux1~0_combout\ & ( \REGFILE|Mux1~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux1~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux1~3_combout\)))) ) ) ) # ( !\REGFILE|Mux1~0_combout\ & ( \REGFILE|Mux1~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux1~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux1~3_combout\))))) ) ) ) # ( \REGFILE|Mux1~0_combout\ & ( !\REGFILE|Mux1~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux1~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux1~3_combout\))))) ) ) ) # ( !\REGFILE|Mux1~0_combout\ & ( !\REGFILE|Mux1~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux1~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux1~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux1~1_combout\,
	datad => \REGFILE|ALT_INV_Mux1~3_combout\,
	datae => \REGFILE|ALT_INV_Mux1~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux1~2_combout\,
	combout => \REGFILE|Mux1~4_combout\);

-- Location: LABCELL_X32_Y5_N33
\REGFILE|registers[4][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[4][30]~feeder_combout\);

-- Location: FF_X32_Y5_N35
\REGFILE|registers[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][30]~q\);

-- Location: LABCELL_X29_Y5_N15
\REGFILE|registers[7][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[7][30]~feeder_combout\);

-- Location: FF_X29_Y5_N17
\REGFILE|registers[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][30]~q\);

-- Location: FF_X28_Y8_N26
\REGFILE|registers[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][30]~q\);

-- Location: LABCELL_X26_Y4_N39
\REGFILE|registers[6][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[6][30]~feeder_combout\);

-- Location: FF_X26_Y4_N41
\REGFILE|registers[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][30]~q\);

-- Location: LABCELL_X32_Y5_N48
\REGFILE|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~8_combout\ = ( \REGFILE|registers[6][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[7][30]~q\) ) ) ) # ( !\REGFILE|registers[6][30]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[7][30]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[6][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[4][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[5][30]~q\))) ) ) ) # ( !\REGFILE|registers[6][30]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[4][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[5][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][30]~q\,
	datab => \REGFILE|ALT_INV_registers[7][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[5][30]~q\,
	datae => \REGFILE|ALT_INV_registers[6][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux1~8_combout\);

-- Location: LABCELL_X32_Y6_N6
\REGFILE|registers[8][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[8][30]~feeder_combout\);

-- Location: FF_X32_Y6_N8
\REGFILE|registers[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][30]~q\);

-- Location: MLABCELL_X23_Y4_N51
\REGFILE|registers[10][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[10][30]~feeder_combout\);

-- Location: FF_X23_Y4_N53
\REGFILE|registers[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][30]~q\);

-- Location: FF_X23_Y4_N17
\REGFILE|registers[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][30]~q\);

-- Location: LABCELL_X32_Y6_N51
\REGFILE|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][30]~q\ & ( (\REGFILE|registers[10][30]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[9][30]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[11][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[10][30]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[11][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[9][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][30]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[9][30]~q\,
	datad => \REGFILE|ALT_INV_registers[10][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[11][30]~q\,
	combout => \REGFILE|Mux1~5_combout\);

-- Location: FF_X29_Y5_N8
\REGFILE|registers[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][30]~q\);

-- Location: LABCELL_X32_Y5_N42
\REGFILE|registers[12][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[12][30]~feeder_combout\);

-- Location: FF_X32_Y5_N44
\REGFILE|registers[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][30]~q\);

-- Location: FF_X29_Y5_N38
\REGFILE|registers[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][30]~q\);

-- Location: FF_X23_Y5_N29
\REGFILE|registers[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][30]~q\);

-- Location: LABCELL_X32_Y5_N27
\REGFILE|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~7_combout\ = ( \REGFILE|registers[14][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[15][30]~q\) ) ) ) # ( 
-- !\REGFILE|registers[14][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[15][30]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[14][30]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[13][30]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[14][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[13][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][30]~q\,
	datab => \REGFILE|ALT_INV_registers[12][30]~q\,
	datac => \REGFILE|ALT_INV_registers[15][30]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_registers[14][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux1~7_combout\);

-- Location: LABCELL_X32_Y7_N0
\REGFILE|registers[3][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[3][30]~feeder_combout\);

-- Location: FF_X32_Y7_N2
\REGFILE|registers[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][30]~q\);

-- Location: MLABCELL_X34_Y5_N30
\REGFILE|registers[2][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[2][30]~feeder_combout\);

-- Location: FF_X34_Y5_N32
\REGFILE|registers[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][30]~q\);

-- Location: MLABCELL_X34_Y5_N42
\REGFILE|registers[0][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][30]~feeder_combout\ = ( \WDATA[30]~123_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[30]~123_combout\,
	combout => \REGFILE|registers[0][30]~feeder_combout\);

-- Location: FF_X34_Y5_N44
\REGFILE|registers[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][30]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][30]~q\);

-- Location: FF_X28_Y8_N59
\REGFILE|registers[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][30]~q\);

-- Location: MLABCELL_X34_Y5_N3
\REGFILE|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[3][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[1][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[2][30]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[0][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][30]~q\,
	datab => \REGFILE|ALT_INV_registers[2][30]~q\,
	datac => \REGFILE|ALT_INV_registers[0][30]~q\,
	datad => \REGFILE|ALT_INV_registers[1][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux1~6_combout\);

-- Location: LABCELL_X32_Y5_N18
\REGFILE|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~9_combout\ = ( \REGFILE|Mux1~7_combout\ & ( \REGFILE|Mux1~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux1~5_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|Mux1~8_combout\))) ) ) ) # ( !\REGFILE|Mux1~7_combout\ & ( \REGFILE|Mux1~6_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux1~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux1~8_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \REGFILE|Mux1~7_combout\ & ( !\REGFILE|Mux1~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux1~5_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|Mux1~8_combout\))) ) ) ) # ( !\REGFILE|Mux1~7_combout\ & ( 
-- !\REGFILE|Mux1~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux1~5_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux1~8_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux1~8_combout\,
	datab => \REGFILE|ALT_INV_Mux1~5_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux1~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux1~6_combout\,
	combout => \REGFILE|Mux1~9_combout\);

-- Location: LABCELL_X32_Y5_N15
\REGFILE|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~10_combout\ = ( \REGFILE|Mux1~4_combout\ & ( \REGFILE|Mux1~9_combout\ ) ) # ( !\REGFILE|Mux1~4_combout\ & ( \REGFILE|Mux1~9_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux1~4_combout\ & ( 
-- !\REGFILE|Mux1~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux1~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux1~9_combout\,
	combout => \REGFILE|Mux1~10_combout\);

-- Location: LABCELL_X24_Y10_N24
\REGFILE|registers[3][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[3][28]~feeder_combout\);

-- Location: FF_X24_Y10_N26
\REGFILE|registers[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][28]~q\);

-- Location: FF_X24_Y10_N44
\REGFILE|registers[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][28]~q\);

-- Location: FF_X23_Y10_N59
\REGFILE|registers[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][28]~q\);

-- Location: LABCELL_X24_Y10_N9
\REGFILE|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[3][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[1][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[2][28]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[0][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][28]~q\,
	datab => \REGFILE|ALT_INV_registers[1][28]~q\,
	datac => \REGFILE|ALT_INV_registers[0][28]~q\,
	datad => \REGFILE|ALT_INV_registers[2][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux3~6_combout\);

-- Location: FF_X25_Y10_N53
\REGFILE|registers[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][28]~q\);

-- Location: FF_X25_Y10_N8
\REGFILE|registers[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][28]~q\);

-- Location: LABCELL_X25_Y12_N39
\REGFILE|registers[14][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[14][28]~feeder_combout\);

-- Location: FF_X25_Y12_N41
\REGFILE|registers[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][28]~q\);

-- Location: FF_X25_Y10_N32
\REGFILE|registers[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][28]~q\);

-- Location: LABCELL_X25_Y10_N18
\REGFILE|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][28]~q\,
	datab => \REGFILE|ALT_INV_registers[13][28]~q\,
	datac => \REGFILE|ALT_INV_registers[14][28]~q\,
	datad => \REGFILE|ALT_INV_registers[15][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux3~7_combout\);

-- Location: FF_X23_Y9_N35
\REGFILE|registers[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][28]~q\);

-- Location: LABCELL_X29_Y10_N30
\REGFILE|registers[9][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[9][28]~feeder_combout\);

-- Location: FF_X29_Y10_N32
\REGFILE|registers[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][28]~q\);

-- Location: LABCELL_X24_Y10_N18
\REGFILE|registers[11][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[11][28]~feeder_combout\);

-- Location: FF_X24_Y10_N20
\REGFILE|registers[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][28]~q\);

-- Location: FF_X23_Y9_N23
\REGFILE|registers[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][28]~q\);

-- Location: LABCELL_X24_Y10_N36
\REGFILE|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[11][28]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][28]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[9][28]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[10][28]~q\ & ( (\REGFILE|registers[11][28]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[10][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][28]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[9][28]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][28]~q\,
	datab => \REGFILE|ALT_INV_registers[9][28]~q\,
	datac => \REGFILE|ALT_INV_registers[11][28]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[10][28]~q\,
	combout => \REGFILE|Mux3~5_combout\);

-- Location: LABCELL_X26_Y3_N48
\REGFILE|registers[6][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[6][28]~feeder_combout\);

-- Location: FF_X26_Y3_N50
\REGFILE|registers[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][28]~q\);

-- Location: LABCELL_X26_Y3_N12
\REGFILE|registers[5][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[5][28]~feeder_combout\);

-- Location: FF_X26_Y3_N14
\REGFILE|registers[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][28]~q\);

-- Location: LABCELL_X26_Y3_N39
\REGFILE|registers[4][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[4][28]~feeder_combout\);

-- Location: FF_X26_Y3_N41
\REGFILE|registers[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][28]~q\);

-- Location: FF_X29_Y7_N50
\REGFILE|registers[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][28]~q\);

-- Location: LABCELL_X26_Y3_N42
\REGFILE|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~8_combout\ = ( \REGFILE|registers[7][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[5][28]~q\) ) ) ) # ( !\REGFILE|registers[7][28]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[5][28]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REGFILE|registers[7][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[6][28]~q\)) ) ) ) # ( !\REGFILE|registers[7][28]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[6][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][28]~q\,
	datab => \REGFILE|ALT_INV_registers[5][28]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_registers[4][28]~q\,
	datae => \REGFILE|ALT_INV_registers[7][28]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux3~8_combout\);

-- Location: LABCELL_X24_Y10_N0
\REGFILE|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~9_combout\ = ( \REGFILE|Mux3~5_combout\ & ( \REGFILE|Mux3~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|Mux3~6_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux3~7_combout\)))) ) ) ) # ( !\REGFILE|Mux3~5_combout\ & ( \REGFILE|Mux3~8_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux3~6_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux3~7_combout\)))) ) ) ) # ( \REGFILE|Mux3~5_combout\ & ( !\REGFILE|Mux3~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|Mux3~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux3~7_combout\)))) ) ) ) # ( 
-- !\REGFILE|Mux3~5_combout\ & ( !\REGFILE|Mux3~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux3~6_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux3~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_Mux3~6_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_Mux3~7_combout\,
	datae => \REGFILE|ALT_INV_Mux3~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux3~8_combout\,
	combout => \REGFILE|Mux3~9_combout\);

-- Location: FF_X21_Y12_N23
\REGFILE|registers[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][28]~q\);

-- Location: MLABCELL_X23_Y12_N24
\REGFILE|registers[24][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[24][28]~feeder_combout\);

-- Location: FF_X23_Y12_N26
\REGFILE|registers[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][28]~q\);

-- Location: FF_X21_Y12_N50
\REGFILE|registers[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][28]~q\);

-- Location: FF_X21_Y12_N44
\REGFILE|registers[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][28]~q\);

-- Location: LABCELL_X21_Y12_N42
\REGFILE|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~0_combout\ = ( \REGFILE|registers[16][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[24][28]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][28]~q\)) ) ) ) # ( !\REGFILE|registers[16][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\REGFILE|registers[24][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][28]~q\)) ) ) ) # ( \REGFILE|registers[16][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[20][28]~q\) ) ) ) # ( !\REGFILE|registers[16][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[20][28]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][28]~q\,
	datab => \REGFILE|ALT_INV_registers[24][28]~q\,
	datac => \REGFILE|ALT_INV_registers[20][28]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[16][28]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux3~0_combout\);

-- Location: FF_X25_Y11_N2
\REGFILE|registers[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][28]~q\);

-- Location: FF_X23_Y11_N41
\REGFILE|registers[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][28]~q\);

-- Location: FF_X25_Y11_N44
\REGFILE|registers[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][28]~q\);

-- Location: FF_X25_Y11_N38
\REGFILE|registers[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][28]~q\);

-- Location: LABCELL_X25_Y11_N3
\REGFILE|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][28]~q\,
	datab => \REGFILE|ALT_INV_registers[26][28]~q\,
	datac => \REGFILE|ALT_INV_registers[22][28]~q\,
	datad => \REGFILE|ALT_INV_registers[18][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux3~2_combout\);

-- Location: LABCELL_X20_Y12_N9
\REGFILE|registers[19][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[19][28]~feeder_combout\);

-- Location: FF_X20_Y12_N10
\REGFILE|registers[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][28]~q\);

-- Location: FF_X16_Y12_N32
\REGFILE|registers[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][28]~q\);

-- Location: FF_X16_Y12_N47
\REGFILE|registers[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][28]~q\);

-- Location: FF_X16_Y12_N2
\REGFILE|registers[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][28]~q\);

-- Location: LABCELL_X16_Y12_N33
\REGFILE|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][28]~q\,
	datab => \REGFILE|ALT_INV_registers[31][28]~q\,
	datac => \REGFILE|ALT_INV_registers[23][28]~q\,
	datad => \REGFILE|ALT_INV_registers[27][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux3~3_combout\);

-- Location: FF_X23_Y3_N20
\REGFILE|registers[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][28]~q\);

-- Location: FF_X23_Y3_N44
\REGFILE|registers[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][28]~q\);

-- Location: LABCELL_X20_Y3_N24
\REGFILE|registers[29][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][28]~feeder_combout\ = ( \WDATA[28]~115_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[28]~115_combout\,
	combout => \REGFILE|registers[29][28]~feeder_combout\);

-- Location: FF_X20_Y3_N26
\REGFILE|registers[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][28]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][28]~q\);

-- Location: FF_X23_Y3_N2
\REGFILE|registers[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][28]~q\);

-- Location: MLABCELL_X23_Y3_N39
\REGFILE|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~1_combout\ = ( \REGFILE|registers[25][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][28]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][28]~q\))) ) ) ) # ( !\REGFILE|registers[25][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][28]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][28]~q\))) ) ) ) # ( \REGFILE|registers[25][28]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[17][28]~q\) ) ) ) # ( !\REGFILE|registers[25][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ( (\REGFILE|registers[17][28]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][28]~q\,
	datab => \REGFILE|ALT_INV_registers[21][28]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[29][28]~q\,
	datae => \REGFILE|ALT_INV_registers[25][28]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux3~1_combout\);

-- Location: LABCELL_X24_Y10_N48
\REGFILE|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~4_combout\ = ( \REGFILE|Mux3~3_combout\ & ( \REGFILE|Mux3~1_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux3~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|Mux3~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|Mux3~3_combout\ & ( \REGFILE|Mux3~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux3~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux3~2_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- \REGFILE|Mux3~3_combout\ & ( !\REGFILE|Mux3~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux3~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux3~2_combout\)))) ) ) ) # ( !\REGFILE|Mux3~3_combout\ & ( !\REGFILE|Mux3~1_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux3~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux3~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_Mux3~0_combout\,
	datac => \REGFILE|ALT_INV_Mux3~2_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux3~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux3~1_combout\,
	combout => \REGFILE|Mux3~4_combout\);

-- Location: LABCELL_X24_Y10_N30
\REGFILE|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~10_combout\ = ( \REGFILE|Mux3~9_combout\ & ( \REGFILE|Mux3~4_combout\ ) ) # ( !\REGFILE|Mux3~9_combout\ & ( \REGFILE|Mux3~4_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux3~9_combout\ & ( 
-- !\REGFILE|Mux3~4_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux3~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux3~4_combout\,
	combout => \REGFILE|Mux3~10_combout\);

-- Location: LABCELL_X20_Y11_N36
\REGFILE|registers[21][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[21][27]~feeder_combout\);

-- Location: FF_X20_Y11_N38
\REGFILE|registers[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][27]~q\);

-- Location: FF_X20_Y6_N26
\REGFILE|registers[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][27]~q\);

-- Location: FF_X16_Y11_N4
\REGFILE|registers[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][27]~q\);

-- Location: LABCELL_X20_Y11_N45
\REGFILE|registers[17][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[17][27]~feeder_combout\);

-- Location: FF_X20_Y11_N47
\REGFILE|registers[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][27]~q\);

-- Location: LABCELL_X20_Y11_N0
\REGFILE|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][27]~q\,
	datab => \REGFILE|ALT_INV_registers[29][27]~q\,
	datac => \REGFILE|ALT_INV_registers[25][27]~q\,
	datad => \REGFILE|ALT_INV_registers[17][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux4~1_combout\);

-- Location: FF_X18_Y11_N29
\REGFILE|registers[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][27]~q\);

-- Location: LABCELL_X24_Y12_N33
\REGFILE|registers[23][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[23][27]~feeder_combout\);

-- Location: FF_X24_Y12_N35
\REGFILE|registers[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][27]~q\);

-- Location: LABCELL_X20_Y12_N30
\REGFILE|registers[19][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[19][27]~feeder_combout\);

-- Location: FF_X20_Y12_N31
\REGFILE|registers[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][27]~q\);

-- Location: FF_X20_Y12_N14
\REGFILE|registers[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][27]~q\);

-- Location: LABCELL_X20_Y12_N15
\REGFILE|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][27]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[27][27]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[19][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[23][27]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[31][27]~q\ & ( (\REGFILE|registers[27][27]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[31][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[19][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[23][27]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][27]~q\,
	datab => \REGFILE|ALT_INV_registers[23][27]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[19][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[31][27]~q\,
	combout => \REGFILE|Mux4~3_combout\);

-- Location: LABCELL_X26_Y13_N57
\REGFILE|registers[26][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[26][27]~feeder_combout\);

-- Location: FF_X26_Y13_N59
\REGFILE|registers[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][27]~q\);

-- Location: LABCELL_X24_Y12_N6
\REGFILE|registers[30][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[30][27]~feeder_combout\);

-- Location: FF_X24_Y12_N8
\REGFILE|registers[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][27]~q\);

-- Location: LABCELL_X29_Y10_N39
\REGFILE|registers[22][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[22][27]~feeder_combout\);

-- Location: FF_X29_Y10_N41
\REGFILE|registers[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][27]~q\);

-- Location: LABCELL_X29_Y10_N12
\REGFILE|registers[18][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[18][27]~feeder_combout\);

-- Location: FF_X29_Y10_N14
\REGFILE|registers[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][27]~q\);

-- Location: LABCELL_X24_Y12_N15
\REGFILE|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~2_combout\ = ( \REGFILE|registers[18][27]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[26][27]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[30][27]~q\))) ) ) ) # ( !\REGFILE|registers[18][27]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[26][27]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[30][27]~q\))) ) ) ) # ( \REGFILE|registers[18][27]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[22][27]~q\) ) ) ) # ( !\REGFILE|registers[18][27]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[22][27]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][27]~q\,
	datab => \REGFILE|ALT_INV_registers[30][27]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[22][27]~q\,
	datae => \REGFILE|ALT_INV_registers[18][27]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux4~2_combout\);

-- Location: LABCELL_X26_Y13_N0
\REGFILE|registers[28][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[28][27]~feeder_combout\);

-- Location: FF_X26_Y13_N2
\REGFILE|registers[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][27]~q\);

-- Location: MLABCELL_X23_Y13_N9
\REGFILE|registers[20][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[20][27]~feeder_combout\);

-- Location: FF_X23_Y13_N11
\REGFILE|registers[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][27]~q\);

-- Location: FF_X26_Y7_N47
\REGFILE|registers[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][27]~q\);

-- Location: MLABCELL_X23_Y13_N48
\REGFILE|registers[16][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[16][27]~feeder_combout\);

-- Location: FF_X23_Y13_N50
\REGFILE|registers[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][27]~q\);

-- Location: MLABCELL_X23_Y13_N3
\REGFILE|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[28][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[20][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[24][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[16][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][27]~q\,
	datab => \REGFILE|ALT_INV_registers[20][27]~q\,
	datac => \REGFILE|ALT_INV_registers[24][27]~q\,
	datad => \REGFILE|ALT_INV_registers[16][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux4~0_combout\);

-- Location: LABCELL_X21_Y9_N21
\REGFILE|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~4_combout\ = ( \REGFILE|Mux4~2_combout\ & ( \REGFILE|Mux4~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux4~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux4~3_combout\)))) ) ) ) # ( !\REGFILE|Mux4~2_combout\ & ( \REGFILE|Mux4~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux4~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux4~3_combout\))))) ) ) ) # ( \REGFILE|Mux4~2_combout\ & ( !\REGFILE|Mux4~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux4~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux4~3_combout\))))) ) ) ) # ( !\REGFILE|Mux4~2_combout\ & ( !\REGFILE|Mux4~0_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux4~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux4~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux4~1_combout\,
	datad => \REGFILE|ALT_INV_Mux4~3_combout\,
	datae => \REGFILE|ALT_INV_Mux4~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~0_combout\,
	combout => \REGFILE|Mux4~4_combout\);

-- Location: FF_X21_Y9_N11
\REGFILE|registers[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][27]~q\);

-- Location: FF_X21_Y9_N29
\REGFILE|registers[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][27]~q\);

-- Location: FF_X18_Y8_N59
\REGFILE|registers[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][27]~q\);

-- Location: LABCELL_X20_Y9_N45
\REGFILE|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[11][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[9][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[10][27]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][27]~q\,
	datab => \REGFILE|ALT_INV_registers[11][27]~q\,
	datac => \REGFILE|ALT_INV_registers[9][27]~q\,
	datad => \REGFILE|ALT_INV_registers[10][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux4~5_combout\);

-- Location: FF_X16_Y7_N26
\REGFILE|registers[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][27]~q\);

-- Location: FF_X16_Y7_N59
\REGFILE|registers[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][27]~q\);

-- Location: FF_X23_Y8_N56
\REGFILE|registers[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][27]~q\);

-- Location: FF_X24_Y8_N26
\REGFILE|registers[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][27]~q\);

-- Location: LABCELL_X16_Y7_N39
\REGFILE|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[14][27]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][27]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][27]~q\ & ( (\REGFILE|registers[12][27]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[14][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][27]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][27]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[12][27]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][27]~q\,
	datab => \REGFILE|ALT_INV_registers[14][27]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[12][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[13][27]~q\,
	combout => \REGFILE|Mux4~7_combout\);

-- Location: FF_X24_Y8_N35
\REGFILE|registers[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][27]~q\);

-- Location: FF_X24_Y8_N20
\REGFILE|registers[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][27]~q\);

-- Location: LABCELL_X16_Y9_N45
\REGFILE|registers[4][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[4][27]~feeder_combout\);

-- Location: FF_X16_Y9_N47
\REGFILE|registers[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][27]~q\);

-- Location: FF_X26_Y7_N53
\REGFILE|registers[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][27]~q\);

-- Location: LABCELL_X24_Y8_N42
\REGFILE|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~8_combout\ = ( \REGFILE|registers[7][27]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[5][27]~q\) ) ) ) # ( !\REGFILE|registers[7][27]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[5][27]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REGFILE|registers[7][27]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[6][27]~q\)) ) ) ) # ( !\REGFILE|registers[7][27]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[6][27]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][27]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_registers[6][27]~q\,
	datad => \REGFILE|ALT_INV_registers[4][27]~q\,
	datae => \REGFILE|ALT_INV_registers[7][27]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux4~8_combout\);

-- Location: LABCELL_X29_Y11_N36
\REGFILE|registers[3][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[3][27]~feeder_combout\);

-- Location: FF_X29_Y11_N38
\REGFILE|registers[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][27]~q\);

-- Location: LABCELL_X29_Y11_N45
\REGFILE|registers[2][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[2][27]~feeder_combout\);

-- Location: FF_X29_Y11_N47
\REGFILE|registers[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][27]~q\);

-- Location: LABCELL_X29_Y11_N48
\REGFILE|registers[1][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[1][27]~feeder_combout\);

-- Location: FF_X29_Y11_N50
\REGFILE|registers[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][27]~q\);

-- Location: MLABCELL_X34_Y7_N42
\REGFILE|registers[0][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][27]~feeder_combout\ = ( \WDATA[27]~111_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[27]~111_combout\,
	combout => \REGFILE|registers[0][27]~feeder_combout\);

-- Location: FF_X34_Y7_N44
\REGFILE|registers[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][27]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][27]~q\);

-- Location: LABCELL_X29_Y11_N54
\REGFILE|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][27]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][27]~q\,
	datab => \REGFILE|ALT_INV_registers[2][27]~q\,
	datac => \REGFILE|ALT_INV_registers[1][27]~q\,
	datad => \REGFILE|ALT_INV_registers[0][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux4~6_combout\);

-- Location: LABCELL_X21_Y9_N6
\REGFILE|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~9_combout\ = ( \REGFILE|Mux4~8_combout\ & ( \REGFILE|Mux4~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux4~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux4~7_combout\)))) ) ) ) # ( !\REGFILE|Mux4~8_combout\ & ( \REGFILE|Mux4~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux4~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux4~7_combout\))))) ) ) ) # ( \REGFILE|Mux4~8_combout\ & ( !\REGFILE|Mux4~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux4~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux4~7_combout\))))) ) ) ) # ( !\REGFILE|Mux4~8_combout\ & ( !\REGFILE|Mux4~6_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux4~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux4~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux4~5_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_Mux4~7_combout\,
	datae => \REGFILE|ALT_INV_Mux4~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~6_combout\,
	combout => \REGFILE|Mux4~9_combout\);

-- Location: LABCELL_X21_Y9_N30
\REGFILE|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~10_combout\ = ( \REGFILE|Mux4~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux4~4_combout\) ) ) # ( !\REGFILE|Mux4~9_combout\ & ( (\REGFILE|Mux4~4_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux4~4_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REGFILE|ALT_INV_Mux4~9_combout\,
	combout => \REGFILE|Mux4~10_combout\);

-- Location: LABCELL_X17_Y12_N21
\REGFILE|registers[28][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[28][26]~feeder_combout\);

-- Location: FF_X17_Y12_N23
\REGFILE|registers[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][26]~q\);

-- Location: FF_X23_Y12_N44
\REGFILE|registers[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][26]~q\);

-- Location: FF_X23_Y12_N50
\REGFILE|registers[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][26]~q\);

-- Location: FF_X23_Y12_N32
\REGFILE|registers[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][26]~q\);

-- Location: MLABCELL_X23_Y12_N33
\REGFILE|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[24][26]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][26]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][26]~q\ & ( (\REGFILE|registers[16][26]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[20][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[24][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][26]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[20][26]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[16][26]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][26]~q\,
	datab => \REGFILE|ALT_INV_registers[24][26]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[16][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[20][26]~q\,
	combout => \REGFILE|Mux5~0_combout\);

-- Location: FF_X24_Y9_N14
\REGFILE|registers[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][26]~q\);

-- Location: MLABCELL_X18_Y12_N30
\REGFILE|registers[30][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[30][26]~feeder_combout\);

-- Location: FF_X18_Y12_N32
\REGFILE|registers[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][26]~q\);

-- Location: FF_X19_Y9_N29
\REGFILE|registers[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][26]~q\);

-- Location: MLABCELL_X18_Y12_N15
\REGFILE|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~2_combout\ = ( \REGFILE|registers[26][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[30][26]~q\) ) ) ) # ( 
-- !\REGFILE|registers[26][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[30][26]~q\) ) ) ) # ( \REGFILE|registers[26][26]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[18][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[22][26]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[26][26]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[18][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[22][26]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_registers[22][26]~q\,
	datac => \REGFILE|ALT_INV_registers[30][26]~q\,
	datad => \REGFILE|ALT_INV_registers[18][26]~q\,
	datae => \REGFILE|ALT_INV_registers[26][26]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux5~2_combout\);

-- Location: FF_X18_Y9_N29
\REGFILE|registers[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][26]~q\);

-- Location: FF_X18_Y9_N8
\REGFILE|registers[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][26]~q\);

-- Location: FF_X18_Y9_N35
\REGFILE|registers[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][26]~q\);

-- Location: LABCELL_X12_Y6_N9
\REGFILE|registers[25][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[25][26]~feeder_combout\);

-- Location: FF_X12_Y6_N11
\REGFILE|registers[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][26]~q\);

-- Location: MLABCELL_X18_Y9_N42
\REGFILE|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~1_combout\ = ( \REGFILE|registers[25][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[29][26]~q\) ) ) ) # ( 
-- !\REGFILE|registers[25][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[29][26]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \REGFILE|registers[25][26]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[17][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[21][26]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[25][26]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[17][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[21][26]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][26]~q\,
	datab => \REGFILE|ALT_INV_registers[21][26]~q\,
	datac => \REGFILE|ALT_INV_registers[17][26]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[25][26]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux5~1_combout\);

-- Location: LABCELL_X24_Y13_N0
\REGFILE|registers[19][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[19][26]~feeder_combout\);

-- Location: FF_X24_Y13_N2
\REGFILE|registers[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][26]~q\);

-- Location: LABCELL_X25_Y13_N42
\REGFILE|registers[23][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[23][26]~feeder_combout\);

-- Location: FF_X25_Y13_N44
\REGFILE|registers[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][26]~q\);

-- Location: LABCELL_X25_Y13_N51
\REGFILE|registers[27][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[27][26]~feeder_combout\);

-- Location: FF_X25_Y13_N53
\REGFILE|registers[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][26]~q\);

-- Location: LABCELL_X24_Y13_N42
\REGFILE|registers[31][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[31][26]~feeder_combout\);

-- Location: FF_X24_Y13_N44
\REGFILE|registers[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][26]~q\);

-- Location: LABCELL_X24_Y13_N48
\REGFILE|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][26]~q\,
	datab => \REGFILE|ALT_INV_registers[23][26]~q\,
	datac => \REGFILE|ALT_INV_registers[27][26]~q\,
	datad => \REGFILE|ALT_INV_registers[31][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux5~3_combout\);

-- Location: MLABCELL_X18_Y12_N36
\REGFILE|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~4_combout\ = ( \REGFILE|Mux5~1_combout\ & ( \REGFILE|Mux5~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux5~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|Mux5~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|Mux5~1_combout\ & ( \REGFILE|Mux5~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux5~0_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux5~2_combout\)))) ) ) ) # ( \REGFILE|Mux5~1_combout\ & ( 
-- !\REGFILE|Mux5~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux5~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\REGFILE|Mux5~2_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REGFILE|Mux5~1_combout\ & ( !\REGFILE|Mux5~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux5~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux5~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux5~0_combout\,
	datab => \REGFILE|ALT_INV_Mux5~2_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux5~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~3_combout\,
	combout => \REGFILE|Mux5~4_combout\);

-- Location: FF_X21_Y9_N44
\REGFILE|registers[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][26]~q\);

-- Location: FF_X21_Y9_N14
\REGFILE|registers[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][26]~q\);

-- Location: FF_X21_Y9_N35
\REGFILE|registers[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][26]~q\);

-- Location: LABCELL_X12_Y9_N6
\REGFILE|registers[10][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[10][26]~feeder_combout\);

-- Location: FF_X12_Y9_N8
\REGFILE|registers[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][26]~q\);

-- Location: LABCELL_X21_Y9_N15
\REGFILE|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~5_combout\ = ( \REGFILE|registers[10][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[11][26]~q\) ) ) ) # ( 
-- !\REGFILE|registers[10][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[11][26]~q\) ) ) ) # ( \REGFILE|registers[10][26]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[8][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[9][26]~q\)) ) ) ) # 
-- ( !\REGFILE|registers[10][26]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[8][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[9][26]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_registers[9][26]~q\,
	datac => \REGFILE|ALT_INV_registers[11][26]~q\,
	datad => \REGFILE|ALT_INV_registers[8][26]~q\,
	datae => \REGFILE|ALT_INV_registers[10][26]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux5~5_combout\);

-- Location: LABCELL_X21_Y13_N27
\REGFILE|registers[3][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[3][26]~feeder_combout\);

-- Location: FF_X21_Y13_N29
\REGFILE|registers[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][26]~q\);

-- Location: LABCELL_X20_Y13_N24
\REGFILE|registers[2][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[2][26]~feeder_combout\);

-- Location: FF_X20_Y13_N26
\REGFILE|registers[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][26]~q\);

-- Location: LABCELL_X20_Y13_N6
\REGFILE|registers[0][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[0][26]~feeder_combout\);

-- Location: FF_X20_Y13_N8
\REGFILE|registers[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][26]~q\);

-- Location: FF_X24_Y9_N44
\REGFILE|registers[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][26]~q\);

-- Location: LABCELL_X21_Y13_N36
\REGFILE|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[3][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[1][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[2][26]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[0][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][26]~q\,
	datab => \REGFILE|ALT_INV_registers[2][26]~q\,
	datac => \REGFILE|ALT_INV_registers[0][26]~q\,
	datad => \REGFILE|ALT_INV_registers[1][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux5~6_combout\);

-- Location: FF_X16_Y7_N23
\REGFILE|registers[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][26]~q\);

-- Location: FF_X16_Y7_N8
\REGFILE|registers[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][26]~q\);

-- Location: FF_X24_Y9_N38
\REGFILE|registers[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[26]~107_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][26]~q\);

-- Location: LABCELL_X25_Y10_N51
\REGFILE|registers[12][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[12][26]~feeder_combout\);

-- Location: FF_X25_Y10_N52
\REGFILE|registers[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][26]~q\);

-- Location: LABCELL_X16_Y7_N3
\REGFILE|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[14][26]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[15][26]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][26]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[13][26]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[12][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & (\REGFILE|registers[14][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[15][26]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[12][26]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[13][26]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][26]~q\,
	datab => \REGFILE|ALT_INV_registers[15][26]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[13][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[12][26]~q\,
	combout => \REGFILE|Mux5~7_combout\);

-- Location: MLABCELL_X18_Y4_N54
\REGFILE|registers[6][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[6][26]~feeder_combout\);

-- Location: FF_X18_Y4_N56
\REGFILE|registers[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][26]~q\);

-- Location: MLABCELL_X18_Y4_N0
\REGFILE|registers[4][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[4][26]~feeder_combout\);

-- Location: FF_X18_Y4_N1
\REGFILE|registers[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][26]~q\);

-- Location: MLABCELL_X18_Y4_N48
\REGFILE|registers[5][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[5][26]~feeder_combout\);

-- Location: FF_X18_Y4_N50
\REGFILE|registers[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][26]~q\);

-- Location: LABCELL_X12_Y9_N15
\REGFILE|registers[7][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[7][26]~feeder_combout\);

-- Location: FF_X12_Y9_N17
\REGFILE|registers[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][26]~q\);

-- Location: MLABCELL_X18_Y4_N42
\REGFILE|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][26]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[5][26]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|registers[6][26]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[7][26]~q\ & ( (\REGFILE|registers[5][26]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[7][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[4][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|registers[6][26]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][26]~q\,
	datab => \REGFILE|ALT_INV_registers[4][26]~q\,
	datac => \REGFILE|ALT_INV_registers[5][26]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REGFILE|ALT_INV_registers[7][26]~q\,
	combout => \REGFILE|Mux5~8_combout\);

-- Location: MLABCELL_X18_Y12_N48
\REGFILE|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~9_combout\ = ( \REGFILE|Mux5~7_combout\ & ( \REGFILE|Mux5~8_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux5~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|Mux5~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|Mux5~7_combout\ & ( \REGFILE|Mux5~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux5~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux5~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) ) ) ) # ( \REGFILE|Mux5~7_combout\ & ( !\REGFILE|Mux5~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|Mux5~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux5~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) ) ) ) # ( 
-- !\REGFILE|Mux5~7_combout\ & ( !\REGFILE|Mux5~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux5~6_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux5~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux5~5_combout\,
	datad => \REGFILE|ALT_INV_Mux5~6_combout\,
	datae => \REGFILE|ALT_INV_Mux5~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~8_combout\,
	combout => \REGFILE|Mux5~9_combout\);

-- Location: MLABCELL_X18_Y12_N3
\REGFILE|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~10_combout\ = ( \REGFILE|Mux5~4_combout\ & ( \REGFILE|Mux5~9_combout\ ) ) # ( !\REGFILE|Mux5~4_combout\ & ( \REGFILE|Mux5~9_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux5~4_combout\ & ( 
-- !\REGFILE|Mux5~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux5~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~9_combout\,
	combout => \REGFILE|Mux5~10_combout\);

-- Location: MLABCELL_X9_Y8_N12
\Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~97_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~97_sumout\ ) + ( \Add1~94\ ))
-- \Add1~98\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~97_sumout\ ) + ( \Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~97_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~94\,
	sumout => \Add1~97_sumout\,
	cout => \Add1~98\);

-- Location: LABCELL_X7_Y8_N48
\NEXT_PC[26]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[26]~29_combout\ = ( \Add1~97_sumout\ & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\Add1~97_sumout\ & ( \PC|PC[4]~1_combout\ & ( (\PC|PC[1]~0_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \Add1~97_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~97_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux5~10_combout\)) ) ) ) # ( !\Add1~97_sumout\ & ( 
-- !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~97_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux5~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux5~10_combout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \ALT_INV_Add0~97_sumout\,
	datae => \ALT_INV_Add1~97_sumout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[26]~29_combout\);

-- Location: FF_X7_Y8_N50
\PC|PC[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[26]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(26));

-- Location: MLABCELL_X4_Y7_N12
\Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~97_sumout\ = SUM(( \PC|PC\(26) ) + ( GND ) + ( \Add0~94\ ))
-- \Add0~98\ = CARRY(( \PC|PC\(26) ) + ( GND ) + ( \Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(26),
	cin => \Add0~94\,
	sumout => \Add0~97_sumout\,
	cout => \Add0~98\);

-- Location: MLABCELL_X9_Y8_N15
\Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~101_sumout\ = SUM(( \Add0~101_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~98\ ))
-- \Add1~102\ = CARRY(( \Add0~101_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~101_sumout\,
	cin => \Add1~98\,
	sumout => \Add1~101_sumout\,
	cout => \Add1~102\);

-- Location: LABCELL_X7_Y8_N18
\NEXT_PC[27]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[27]~30_combout\ = ( \Add1~101_sumout\ & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\Add1~101_sumout\ & ( \PC|PC[4]~1_combout\ & ( (\PC|PC[1]~0_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \Add1~101_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~101_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux4~10_combout\)) ) ) ) # ( !\Add1~101_sumout\ & ( 
-- !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~101_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux4~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux4~10_combout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALT_INV_Add0~101_sumout\,
	datae => \ALT_INV_Add1~101_sumout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[27]~30_combout\);

-- Location: FF_X7_Y8_N20
\PC|PC[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[27]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(27));

-- Location: MLABCELL_X4_Y7_N15
\Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~101_sumout\ = SUM(( \PC|PC\(27) ) + ( GND ) + ( \Add0~98\ ))
-- \Add0~102\ = CARRY(( \PC|PC\(27) ) + ( GND ) + ( \Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(27),
	cin => \Add0~98\,
	sumout => \Add0~101_sumout\,
	cout => \Add0~102\);

-- Location: MLABCELL_X9_Y8_N18
\Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~105_sumout\ = SUM(( \Add0~105_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~102\ ))
-- \Add1~106\ = CARRY(( \Add0~105_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~105_sumout\,
	cin => \Add1~102\,
	sumout => \Add1~105_sumout\,
	cout => \Add1~106\);

-- Location: MLABCELL_X9_Y8_N39
\NEXT_PC[28]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[28]~31_combout\ = ( \Add1~105_sumout\ & ( (!\CONTROL|Mux10~1_combout\ & (((\Add0~105_sumout\)) # (\PC|PC[28]~2_combout\))) # (\CONTROL|Mux10~1_combout\ & (((\REGFILE|Mux3~10_combout\)))) ) ) # ( !\Add1~105_sumout\ & ( (!\CONTROL|Mux10~1_combout\ 
-- & (!\PC|PC[28]~2_combout\ & ((\Add0~105_sumout\)))) # (\CONTROL|Mux10~1_combout\ & (((\REGFILE|Mux3~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[28]~2_combout\,
	datab => \CONTROL|ALT_INV_Mux10~1_combout\,
	datac => \REGFILE|ALT_INV_Mux3~10_combout\,
	datad => \ALT_INV_Add0~105_sumout\,
	dataf => \ALT_INV_Add1~105_sumout\,
	combout => \NEXT_PC[28]~31_combout\);

-- Location: FF_X9_Y8_N41
\PC|PC[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[28]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(28));

-- Location: MLABCELL_X4_Y7_N18
\Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~105_sumout\ = SUM(( \PC|PC\(28) ) + ( GND ) + ( \Add0~102\ ))
-- \Add0~106\ = CARRY(( \PC|PC\(28) ) + ( GND ) + ( \Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(28),
	cin => \Add0~102\,
	sumout => \Add0~105_sumout\,
	cout => \Add0~106\);

-- Location: MLABCELL_X9_Y8_N21
\Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~109_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~109_sumout\ ) + ( \Add1~106\ ))
-- \Add1~110\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~109_sumout\ ) + ( \Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Add0~109_sumout\,
	cin => \Add1~106\,
	sumout => \Add1~109_sumout\,
	cout => \Add1~110\);

-- Location: FF_X31_Y6_N56
\REGFILE|registers[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][29]~q\);

-- Location: LABCELL_X31_Y6_N24
\REGFILE|registers[27][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[27][29]~feeder_combout\);

-- Location: FF_X31_Y6_N26
\REGFILE|registers[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][29]~q\);

-- Location: LABCELL_X32_Y10_N51
\REGFILE|registers[19][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[19][29]~feeder_combout\);

-- Location: FF_X32_Y10_N53
\REGFILE|registers[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][29]~q\);

-- Location: FF_X31_Y6_N20
\REGFILE|registers[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][29]~q\);

-- Location: LABCELL_X32_Y10_N30
\REGFILE|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~4_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][29]~q\,
	datab => \REGFILE|ALT_INV_registers[27][29]~q\,
	datac => \REGFILE|ALT_INV_registers[19][29]~q\,
	datad => \REGFILE|ALT_INV_registers[31][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux2~4_combout\);

-- Location: LABCELL_X32_Y4_N30
\REGFILE|registers[30][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[30][29]~feeder_combout\);

-- Location: FF_X32_Y4_N32
\REGFILE|registers[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][29]~q\);

-- Location: LABCELL_X31_Y11_N24
\REGFILE|registers[26][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[26][29]~feeder_combout\);

-- Location: FF_X31_Y11_N26
\REGFILE|registers[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][29]~q\);

-- Location: MLABCELL_X34_Y8_N3
\REGFILE|registers[18][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[18][29]~feeder_combout\);

-- Location: FF_X34_Y8_N5
\REGFILE|registers[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][29]~q\);

-- Location: FF_X25_Y8_N38
\REGFILE|registers[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][29]~q\);

-- Location: MLABCELL_X34_Y8_N42
\REGFILE|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~3_combout\ = ( \REGFILE|registers[22][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[26][29]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[30][29]~q\)) ) ) ) # ( !\REGFILE|registers[22][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\REGFILE|registers[26][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[30][29]~q\)) ) ) ) # ( \REGFILE|registers[22][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (\REGFILE|registers[18][29]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|registers[22][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & \REGFILE|registers[18][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][29]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_registers[26][29]~q\,
	datad => \REGFILE|ALT_INV_registers[18][29]~q\,
	datae => \REGFILE|ALT_INV_registers[22][29]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux2~3_combout\);

-- Location: FF_X31_Y5_N38
\REGFILE|registers[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][29]~q\);

-- Location: FF_X25_Y5_N20
\REGFILE|registers[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][29]~q\);

-- Location: FF_X31_Y5_N23
\REGFILE|registers[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][29]~q\);

-- Location: FF_X25_Y6_N53
\REGFILE|registers[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][29]~q\);

-- Location: LABCELL_X31_Y5_N18
\REGFILE|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[28][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[20][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[24][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[16][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][29]~q\,
	datab => \REGFILE|ALT_INV_registers[24][29]~q\,
	datac => \REGFILE|ALT_INV_registers[20][29]~q\,
	datad => \REGFILE|ALT_INV_registers[28][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux2~1_combout\);

-- Location: FF_X26_Y9_N20
\REGFILE|registers[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][29]~q\);

-- Location: LABCELL_X26_Y9_N39
\REGFILE|registers[25][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[25][29]~feeder_combout\);

-- Location: FF_X26_Y9_N41
\REGFILE|registers[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][29]~q\);

-- Location: FF_X26_Y9_N32
\REGFILE|registers[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][29]~q\);

-- Location: MLABCELL_X28_Y3_N45
\REGFILE|registers[29][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[29][29]~feeder_combout\);

-- Location: FF_X28_Y3_N47
\REGFILE|registers[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][29]~q\);

-- Location: LABCELL_X26_Y9_N15
\REGFILE|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][29]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[21][29]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[17][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|registers[25][29]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[29][29]~q\ & ( (\REGFILE|registers[21][29]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[29][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[17][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|registers[25][29]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][29]~q\,
	datab => \REGFILE|ALT_INV_registers[25][29]~q\,
	datac => \REGFILE|ALT_INV_registers[17][29]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[29][29]~q\,
	combout => \REGFILE|Mux2~2_combout\);

-- Location: LABCELL_X32_Y8_N54
\REGFILE|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~5_combout\ = ( \REGFILE|Mux2~1_combout\ & ( \REGFILE|Mux2~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux2~3_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux2~4_combout\))) ) ) ) # ( !\REGFILE|Mux2~1_combout\ & ( \REGFILE|Mux2~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux2~3_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux2~4_combout\)))) ) ) ) # ( \REGFILE|Mux2~1_combout\ & ( !\REGFILE|Mux2~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux2~3_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux2~4_combout\)))) ) ) ) # ( !\REGFILE|Mux2~1_combout\ & ( !\REGFILE|Mux2~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux2~3_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux2~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux2~4_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux2~3_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux2~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux2~2_combout\,
	combout => \REGFILE|Mux2~5_combout\);

-- Location: FF_X21_Y10_N50
\REGFILE|registers[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][29]~q\);

-- Location: FF_X21_Y10_N32
\REGFILE|registers[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][29]~q\);

-- Location: LABCELL_X21_Y9_N33
\REGFILE|registers[8][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[8][29]~feeder_combout\);

-- Location: FF_X21_Y9_N34
\REGFILE|registers[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][29]~q\);

-- Location: FF_X21_Y10_N56
\REGFILE|registers[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][29]~q\);

-- Location: LABCELL_X21_Y10_N3
\REGFILE|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~6_combout\ = ( \REGFILE|registers[9][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[10][29]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[11][29]~q\))) ) ) ) # ( !\REGFILE|registers[9][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & (\REGFILE|registers[10][29]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[11][29]~q\))) ) ) ) # ( \REGFILE|registers[9][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (\REGFILE|registers[8][29]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|registers[9][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- \REGFILE|registers[8][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][29]~q\,
	datab => \REGFILE|ALT_INV_registers[11][29]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[8][29]~q\,
	datae => \REGFILE|ALT_INV_registers[9][29]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux2~6_combout\);

-- Location: MLABCELL_X34_Y7_N24
\REGFILE|registers[0][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[0][29]~feeder_combout\);

-- Location: FF_X34_Y7_N26
\REGFILE|registers[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][29]~q\);

-- Location: FF_X32_Y8_N14
\REGFILE|registers[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][29]~q\);

-- Location: FF_X32_Y8_N32
\REGFILE|registers[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][29]~q\);

-- Location: LABCELL_X32_Y8_N15
\REGFILE|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~7_combout\ = ( \REGFILE|registers[2][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[1][29]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][29]~q\)) ) ) ) # ( !\REGFILE|registers[2][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|registers[1][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][29]~q\)) ) ) ) # ( \REGFILE|registers[2][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[0][29]~q\) ) ) ) # ( !\REGFILE|registers[2][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[0][29]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][29]~q\,
	datab => \REGFILE|ALT_INV_registers[3][29]~q\,
	datac => \REGFILE|ALT_INV_registers[1][29]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[2][29]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux2~7_combout\);

-- Location: FF_X26_Y4_N26
\REGFILE|registers[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][29]~q\);

-- Location: FF_X26_Y4_N32
\REGFILE|registers[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][29]~q\);

-- Location: LABCELL_X26_Y4_N21
\REGFILE|registers[6][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[6][29]~feeder_combout\);

-- Location: FF_X26_Y4_N23
\REGFILE|registers[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][29]~q\);

-- Location: FF_X29_Y7_N59
\REGFILE|registers[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[29]~119_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][29]~q\);

-- Location: LABCELL_X26_Y4_N33
\REGFILE|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][29]~q\ & ( (\REGFILE|registers[6][29]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[5][29]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[7][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[6][29]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[7][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[5][29]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][29]~q\,
	datab => \REGFILE|ALT_INV_registers[4][29]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[6][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[7][29]~q\,
	combout => \REGFILE|Mux2~9_combout\);

-- Location: MLABCELL_X34_Y7_N48
\REGFILE|registers[14][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[14][29]~feeder_combout\);

-- Location: FF_X34_Y7_N50
\REGFILE|registers[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][29]~q\);

-- Location: LABCELL_X32_Y9_N42
\REGFILE|registers[13][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[13][29]~feeder_combout\);

-- Location: FF_X32_Y9_N44
\REGFILE|registers[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][29]~q\);

-- Location: LABCELL_X32_Y9_N3
\REGFILE|registers[15][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[15][29]~feeder_combout\);

-- Location: FF_X32_Y9_N5
\REGFILE|registers[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][29]~q\);

-- Location: MLABCELL_X34_Y7_N18
\REGFILE|registers[12][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[12][29]~feeder_combout\);

-- Location: FF_X34_Y7_N20
\REGFILE|registers[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][29]~q\);

-- Location: LABCELL_X32_Y9_N6
\REGFILE|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][29]~q\,
	datab => \REGFILE|ALT_INV_registers[13][29]~q\,
	datac => \REGFILE|ALT_INV_registers[15][29]~q\,
	datad => \REGFILE|ALT_INV_registers[12][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux2~8_combout\);

-- Location: LABCELL_X32_Y8_N18
\REGFILE|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~10_combout\ = ( \REGFILE|Mux2~9_combout\ & ( \REGFILE|Mux2~8_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux2~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|Mux2~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|Mux2~9_combout\ & ( \REGFILE|Mux2~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux2~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux2~6_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) ) ) ) # ( \REGFILE|Mux2~9_combout\ & ( !\REGFILE|Mux2~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|Mux2~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux2~6_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) ) ) ) # ( 
-- !\REGFILE|Mux2~9_combout\ & ( !\REGFILE|Mux2~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux2~7_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux2~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux2~6_combout\,
	datad => \REGFILE|ALT_INV_Mux2~7_combout\,
	datae => \REGFILE|ALT_INV_Mux2~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux2~8_combout\,
	combout => \REGFILE|Mux2~10_combout\);

-- Location: LABCELL_X32_Y8_N9
\REGFILE|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~11_combout\ = ( \REGFILE|Mux2~5_combout\ & ( \REGFILE|Mux2~10_combout\ ) ) # ( !\REGFILE|Mux2~5_combout\ & ( \REGFILE|Mux2~10_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux2~5_combout\ & ( 
-- !\REGFILE|Mux2~10_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux2~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux2~10_combout\,
	combout => \REGFILE|Mux2~11_combout\);

-- Location: MLABCELL_X9_Y8_N54
\NEXT_PC[29]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[29]~32_combout\ = ( \REGFILE|Mux2~11_combout\ & ( ((!\PC|PC[28]~2_combout\ & ((\Add0~109_sumout\))) # (\PC|PC[28]~2_combout\ & (\Add1~109_sumout\))) # (\CONTROL|Mux10~1_combout\) ) ) # ( !\REGFILE|Mux2~11_combout\ & ( (!\CONTROL|Mux10~1_combout\ 
-- & ((!\PC|PC[28]~2_combout\ & ((\Add0~109_sumout\))) # (\PC|PC[28]~2_combout\ & (\Add1~109_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[28]~2_combout\,
	datab => \CONTROL|ALT_INV_Mux10~1_combout\,
	datac => \ALT_INV_Add1~109_sumout\,
	datad => \ALT_INV_Add0~109_sumout\,
	dataf => \REGFILE|ALT_INV_Mux2~11_combout\,
	combout => \NEXT_PC[29]~32_combout\);

-- Location: FF_X9_Y8_N56
\PC|PC[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[29]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(29));

-- Location: MLABCELL_X4_Y7_N21
\Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~109_sumout\ = SUM(( \PC|PC\(29) ) + ( GND ) + ( \Add0~106\ ))
-- \Add0~110\ = CARRY(( \PC|PC\(29) ) + ( GND ) + ( \Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(29),
	cin => \Add0~106\,
	sumout => \Add0~109_sumout\,
	cout => \Add0~110\);

-- Location: MLABCELL_X9_Y8_N24
\Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~113_sumout\ = SUM(( \Add0~113_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~110\ ))
-- \Add1~114\ = CARRY(( \Add0~113_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~113_sumout\,
	cin => \Add1~110\,
	sumout => \Add1~113_sumout\,
	cout => \Add1~114\);

-- Location: MLABCELL_X9_Y8_N57
\NEXT_PC[30]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[30]~33_combout\ = ( \Add1~113_sumout\ & ( (!\CONTROL|Mux10~1_combout\ & (((\Add0~113_sumout\)) # (\PC|PC[28]~2_combout\))) # (\CONTROL|Mux10~1_combout\ & (((\REGFILE|Mux1~10_combout\)))) ) ) # ( !\Add1~113_sumout\ & ( (!\CONTROL|Mux10~1_combout\ 
-- & (!\PC|PC[28]~2_combout\ & ((\Add0~113_sumout\)))) # (\CONTROL|Mux10~1_combout\ & (((\REGFILE|Mux1~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[28]~2_combout\,
	datab => \CONTROL|ALT_INV_Mux10~1_combout\,
	datac => \REGFILE|ALT_INV_Mux1~10_combout\,
	datad => \ALT_INV_Add0~113_sumout\,
	dataf => \ALT_INV_Add1~113_sumout\,
	combout => \NEXT_PC[30]~33_combout\);

-- Location: FF_X9_Y8_N59
\PC|PC[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[30]~33_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(30));

-- Location: MLABCELL_X4_Y7_N24
\Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~113_sumout\ = SUM(( \PC|PC\(30) ) + ( GND ) + ( \Add0~110\ ))
-- \Add0~114\ = CARRY(( \PC|PC\(30) ) + ( GND ) + ( \Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(30),
	cin => \Add0~110\,
	sumout => \Add0~113_sumout\,
	cout => \Add0~114\);

-- Location: MLABCELL_X9_Y8_N27
\Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~117_sumout\ = SUM(( \Add0~117_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~117_sumout\,
	cin => \Add1~114\,
	sumout => \Add1~117_sumout\);

-- Location: FF_X28_Y10_N56
\REGFILE|registers[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][31]~q\);

-- Location: FF_X28_Y10_N32
\REGFILE|registers[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][31]~q\);

-- Location: FF_X28_Y10_N8
\REGFILE|registers[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][31]~q\);

-- Location: MLABCELL_X34_Y9_N15
\REGFILE|registers[24][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[24][31]~feeder_combout\);

-- Location: FF_X34_Y9_N17
\REGFILE|registers[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][31]~q\);

-- Location: MLABCELL_X28_Y10_N33
\REGFILE|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][31]~q\,
	datab => \REGFILE|ALT_INV_registers[16][31]~q\,
	datac => \REGFILE|ALT_INV_registers[20][31]~q\,
	datad => \REGFILE|ALT_INV_registers[24][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux0~0_combout\);

-- Location: LABCELL_X24_Y13_N33
\REGFILE|registers[29][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[29][31]~feeder_combout\);

-- Location: FF_X24_Y13_N35
\REGFILE|registers[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][31]~q\);

-- Location: FF_X26_Y11_N44
\REGFILE|registers[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][31]~q\);

-- Location: LABCELL_X21_Y11_N9
\REGFILE|registers[25][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[25][31]~feeder_combout\);

-- Location: FF_X21_Y11_N10
\REGFILE|registers[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][31]~q\);

-- Location: FF_X26_Y11_N2
\REGFILE|registers[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][31]~q\);

-- Location: LABCELL_X26_Y11_N39
\REGFILE|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][31]~q\,
	datab => \REGFILE|ALT_INV_registers[21][31]~q\,
	datac => \REGFILE|ALT_INV_registers[25][31]~q\,
	datad => \REGFILE|ALT_INV_registers[17][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux0~1_combout\);

-- Location: FF_X26_Y11_N50
\REGFILE|registers[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][31]~q\);

-- Location: MLABCELL_X28_Y11_N42
\REGFILE|registers[31][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[31][31]~feeder_combout\);

-- Location: FF_X28_Y11_N44
\REGFILE|registers[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][31]~q\);

-- Location: LABCELL_X29_Y12_N48
\REGFILE|registers[27][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[27][31]~feeder_combout\);

-- Location: FF_X29_Y12_N50
\REGFILE|registers[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][31]~q\);

-- Location: LABCELL_X26_Y12_N36
\REGFILE|registers[19][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[19][31]~feeder_combout\);

-- Location: FF_X26_Y12_N38
\REGFILE|registers[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][31]~q\);

-- Location: LABCELL_X26_Y11_N30
\REGFILE|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][31]~q\,
	datab => \REGFILE|ALT_INV_registers[31][31]~q\,
	datac => \REGFILE|ALT_INV_registers[27][31]~q\,
	datad => \REGFILE|ALT_INV_registers[19][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux0~3_combout\);

-- Location: FF_X25_Y11_N50
\REGFILE|registers[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][31]~q\);

-- Location: FF_X25_Y11_N10
\REGFILE|registers[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][31]~q\);

-- Location: MLABCELL_X28_Y13_N0
\REGFILE|registers[26][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[26][31]~feeder_combout\);

-- Location: FF_X28_Y13_N2
\REGFILE|registers[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][31]~q\);

-- Location: FF_X25_Y11_N32
\REGFILE|registers[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][31]~q\);

-- Location: LABCELL_X25_Y11_N33
\REGFILE|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~2_combout\ = ( \REGFILE|registers[26][31]~q\ & ( \REGFILE|registers[22][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[18][31]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|registers[30][31]~q\))) ) ) ) # ( !\REGFILE|registers[26][31]~q\ & ( \REGFILE|registers[22][31]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[18][31]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][31]~q\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( \REGFILE|registers[26][31]~q\ & ( !\REGFILE|registers[22][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|registers[18][31]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|registers[30][31]~q\))) ) ) ) # ( 
-- !\REGFILE|registers[26][31]~q\ & ( !\REGFILE|registers[22][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|registers[18][31]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][31]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][31]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_registers[18][31]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[26][31]~q\,
	dataf => \REGFILE|ALT_INV_registers[22][31]~q\,
	combout => \REGFILE|Mux0~2_combout\);

-- Location: MLABCELL_X28_Y11_N27
\REGFILE|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~4_combout\ = ( \REGFILE|Mux0~3_combout\ & ( \REGFILE|Mux0~2_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux0~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux0~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux0~3_combout\ & ( \REGFILE|Mux0~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux0~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux0~1_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \REGFILE|Mux0~3_combout\ & ( !\REGFILE|Mux0~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux0~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux0~1_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- !\REGFILE|Mux0~3_combout\ & ( !\REGFILE|Mux0~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux0~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux0~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_Mux0~0_combout\,
	datac => \REGFILE|ALT_INV_Mux0~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux0~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux0~2_combout\,
	combout => \REGFILE|Mux0~4_combout\);

-- Location: MLABCELL_X28_Y12_N15
\REGFILE|registers[12][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[12][31]~feeder_combout\);

-- Location: FF_X28_Y12_N17
\REGFILE|registers[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][31]~q\);

-- Location: FF_X26_Y8_N26
\REGFILE|registers[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][31]~q\);

-- Location: FF_X29_Y8_N26
\REGFILE|registers[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][31]~q\);

-- Location: MLABCELL_X28_Y12_N24
\REGFILE|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~7_combout\ = ( \REGFILE|registers[14][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[15][31]~q\) ) ) ) # ( 
-- !\REGFILE|registers[14][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[15][31]~q\) ) ) ) # ( \REGFILE|registers[14][31]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[12][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[13][31]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[14][31]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[12][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[13][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_registers[12][31]~q\,
	datac => \REGFILE|ALT_INV_registers[13][31]~q\,
	datad => \REGFILE|ALT_INV_registers[15][31]~q\,
	datae => \REGFILE|ALT_INV_registers[14][31]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux0~7_combout\);

-- Location: FF_X28_Y9_N32
\REGFILE|registers[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][31]~q\);

-- Location: MLABCELL_X28_Y12_N42
\REGFILE|registers[5][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[5][31]~feeder_combout\);

-- Location: FF_X28_Y12_N44
\REGFILE|registers[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][31]~q\);

-- Location: MLABCELL_X28_Y12_N6
\REGFILE|registers[4][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[4][31]~feeder_combout\);

-- Location: FF_X28_Y12_N8
\REGFILE|registers[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][31]~q\);

-- Location: FF_X25_Y9_N35
\REGFILE|registers[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][31]~q\);

-- Location: MLABCELL_X28_Y12_N57
\REGFILE|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][31]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][31]~q\,
	datab => \REGFILE|ALT_INV_registers[5][31]~q\,
	datac => \REGFILE|ALT_INV_registers[4][31]~q\,
	datad => \REGFILE|ALT_INV_registers[6][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux0~8_combout\);

-- Location: LABCELL_X29_Y9_N54
\REGFILE|registers[0][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[0][31]~feeder_combout\);

-- Location: FF_X29_Y9_N56
\REGFILE|registers[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][31]~q\);

-- Location: LABCELL_X31_Y9_N30
\REGFILE|registers[1][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[1][31]~feeder_combout\);

-- Location: FF_X31_Y9_N32
\REGFILE|registers[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][31]~q\);

-- Location: FF_X32_Y10_N8
\REGFILE|registers[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][31]~q\);

-- Location: LABCELL_X31_Y9_N0
\REGFILE|registers[3][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[3][31]~feeder_combout\);

-- Location: FF_X31_Y9_N2
\REGFILE|registers[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][31]~q\);

-- Location: LABCELL_X31_Y9_N57
\REGFILE|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~6_combout\ = ( \REGFILE|registers[3][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[2][31]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|registers[3][31]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[2][31]~q\) ) ) ) # ( \REGFILE|registers[3][31]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[0][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[1][31]~q\))) ) ) ) # ( !\REGFILE|registers[3][31]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[0][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[1][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][31]~q\,
	datab => \REGFILE|ALT_INV_registers[1][31]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[2][31]~q\,
	datae => \REGFILE|ALT_INV_registers[3][31]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux0~6_combout\);

-- Location: FF_X31_Y8_N23
\REGFILE|registers[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][31]~q\);

-- Location: LABCELL_X32_Y6_N33
\REGFILE|registers[8][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][31]~feeder_combout\ = ( \WDATA[31]~127_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[31]~127_combout\,
	combout => \REGFILE|registers[8][31]~feeder_combout\);

-- Location: FF_X32_Y6_N35
\REGFILE|registers[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][31]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][31]~q\);

-- Location: FF_X31_Y8_N38
\REGFILE|registers[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][31]~q\);

-- Location: FF_X31_Y8_N8
\REGFILE|registers[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][31]~q\);

-- Location: LABCELL_X31_Y8_N6
\REGFILE|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~5_combout\ = ( \REGFILE|registers[10][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[9][31]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[11][31]~q\))) ) ) ) # ( !\REGFILE|registers[10][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[9][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[11][31]~q\))) ) ) ) # ( \REGFILE|registers[10][31]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[8][31]~q\) ) ) ) # ( !\REGFILE|registers[10][31]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ( (\REGFILE|registers[8][31]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][31]~q\,
	datab => \REGFILE|ALT_INV_registers[8][31]~q\,
	datac => \REGFILE|ALT_INV_registers[11][31]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[10][31]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux0~5_combout\);

-- Location: MLABCELL_X28_Y12_N39
\REGFILE|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~9_combout\ = ( \REGFILE|Mux0~6_combout\ & ( \REGFILE|Mux0~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux0~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux0~7_combout\))) ) ) ) # ( !\REGFILE|Mux0~6_combout\ & ( \REGFILE|Mux0~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux0~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux0~7_combout\)))) ) ) ) # ( \REGFILE|Mux0~6_combout\ & ( !\REGFILE|Mux0~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux0~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux0~7_combout\)))) ) ) ) # ( !\REGFILE|Mux0~6_combout\ & ( !\REGFILE|Mux0~5_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux0~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux0~7_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux0~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux0~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux0~5_combout\,
	combout => \REGFILE|Mux0~9_combout\);

-- Location: MLABCELL_X28_Y12_N21
\REGFILE|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~10_combout\ = ( \REGFILE|Mux0~4_combout\ & ( \REGFILE|Mux0~9_combout\ ) ) # ( !\REGFILE|Mux0~4_combout\ & ( \REGFILE|Mux0~9_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux0~4_combout\ & ( 
-- !\REGFILE|Mux0~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux0~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux0~9_combout\,
	combout => \REGFILE|Mux0~10_combout\);

-- Location: MLABCELL_X9_Y8_N36
\NEXT_PC[31]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[31]~34_combout\ = ( \REGFILE|Mux0~10_combout\ & ( ((!\PC|PC[28]~2_combout\ & (\Add0~117_sumout\)) # (\PC|PC[28]~2_combout\ & ((\Add1~117_sumout\)))) # (\CONTROL|Mux10~1_combout\) ) ) # ( !\REGFILE|Mux0~10_combout\ & ( (!\CONTROL|Mux10~1_combout\ 
-- & ((!\PC|PC[28]~2_combout\ & (\Add0~117_sumout\)) # (\PC|PC[28]~2_combout\ & ((\Add1~117_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[28]~2_combout\,
	datab => \CONTROL|ALT_INV_Mux10~1_combout\,
	datac => \ALT_INV_Add0~117_sumout\,
	datad => \ALT_INV_Add1~117_sumout\,
	dataf => \REGFILE|ALT_INV_Mux0~10_combout\,
	combout => \NEXT_PC[31]~34_combout\);

-- Location: FF_X9_Y8_N38
\PC|PC[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[31]~34_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(31));

-- Location: MLABCELL_X4_Y7_N27
\Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~117_sumout\ = SUM(( \PC|PC\(31) ) + ( GND ) + ( \Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(31),
	cin => \Add0~114\,
	sumout => \Add0~117_sumout\);

-- Location: M10K_X22_Y7_N0
\DATAMEMM|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "data_memory_module:DATAMEMM|altsyncram:altsyncram_component|altsyncram_2504:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 5,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \CONTROL|Mux14~0_combout\,
	portare => VCC,
	clk0 => \fast_clock~inputCLKENA0_outclk\,
	portadatain => \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DATAMEMM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X26_Y7_N42
\WDATA[16]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[16]~65_combout\ = ( !\CONTROL|Mux18~2_combout\ & ( \CONTROL|Mux17~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CONTROL|ALT_INV_Mux17~1_combout\,
	datae => \CONTROL|ALT_INV_Mux18~2_combout\,
	combout => \WDATA[16]~65_combout\);

-- Location: LABCELL_X31_Y8_N39
\REGFILE|Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[11][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][31]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][31]~q\,
	datab => \REGFILE|ALT_INV_registers[10][31]~q\,
	datac => \REGFILE|ALT_INV_registers[8][31]~q\,
	datad => \REGFILE|ALT_INV_registers[11][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux32~5_combout\);

-- Location: LABCELL_X26_Y8_N45
\REGFILE|Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~6_combout\ = ( \REGFILE|Mux32~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux53~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux53~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux32~5_combout\,
	combout => \REGFILE|Mux32~6_combout\);

-- Location: LABCELL_X25_Y11_N51
\REGFILE|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[22][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[30][31]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[22][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[18][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REGFILE|registers[26][31]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[22][31]~q\ & ( (\REGFILE|registers[30][31]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[22][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[18][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REGFILE|registers[26][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][31]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_registers[18][31]~q\,
	datad => \REGFILE|ALT_INV_registers[26][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[22][31]~q\,
	combout => \REGFILE|Mux32~2_combout\);

-- Location: LABCELL_X26_Y11_N9
\REGFILE|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][31]~q\,
	datab => \REGFILE|ALT_INV_registers[21][31]~q\,
	datac => \REGFILE|ALT_INV_registers[25][31]~q\,
	datad => \REGFILE|ALT_INV_registers[17][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux32~1_combout\);

-- Location: MLABCELL_X28_Y10_N39
\REGFILE|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][31]~q\,
	datab => \REGFILE|ALT_INV_registers[20][31]~q\,
	datac => \REGFILE|ALT_INV_registers[16][31]~q\,
	datad => \REGFILE|ALT_INV_registers[24][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux32~0_combout\);

-- Location: MLABCELL_X28_Y11_N51
\REGFILE|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][31]~q\,
	datab => \REGFILE|ALT_INV_registers[27][31]~q\,
	datac => \REGFILE|ALT_INV_registers[31][31]~q\,
	datad => \REGFILE|ALT_INV_registers[19][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux32~3_combout\);

-- Location: LABCELL_X26_Y8_N36
\REGFILE|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~4_combout\ = ( \REGFILE|Mux32~0_combout\ & ( \REGFILE|Mux32~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|Mux32~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|Mux32~2_combout\))) ) ) ) # ( !\REGFILE|Mux32~0_combout\ & ( \REGFILE|Mux32~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|Mux32~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|Mux32~2_combout\))) ) ) ) # ( \REGFILE|Mux32~0_combout\ & ( !\REGFILE|Mux32~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|Mux32~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux32~2_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( 
-- !\REGFILE|Mux32~0_combout\ & ( !\REGFILE|Mux32~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|Mux32~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux32~2_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_Mux32~2_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_Mux32~1_combout\,
	datae => \REGFILE|ALT_INV_Mux32~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux32~3_combout\,
	combout => \REGFILE|Mux32~4_combout\);

-- Location: LABCELL_X26_Y8_N21
\inputALU[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~31_combout\ = ( \REGFILE|Mux32~4_combout\ & ( \REGFILE|Mux32~10_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux32~4_combout\ & ( \REGFILE|Mux32~10_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REGFILE|Mux32~4_combout\ & ( !\REGFILE|Mux32~10_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux32~6_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) ) # ( !\REGFILE|Mux32~4_combout\ & ( !\REGFILE|Mux32~10_combout\ & ( (!\CONTROL|Mux7~0_combout\ & 
-- (\REGFILE|Mux32~6_combout\)) # (\CONTROL|Mux7~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001010100111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux32~6_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \REGFILE|ALT_INV_Mux32~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux32~10_combout\,
	combout => \inputALU[31]~31_combout\);

-- Location: LABCELL_X21_Y4_N30
\REGFILE|Mux38~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~5_combout\ = ( \REGFILE|registers[10][25]~q\ & ( \REGFILE|registers[8][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][25]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][25]~q\)))) ) ) ) # ( !\REGFILE|registers[10][25]~q\ & ( \REGFILE|registers[8][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][25]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][25]~q\))))) ) ) ) # ( \REGFILE|registers[10][25]~q\ & ( !\REGFILE|registers[8][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][25]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][25]~q\))))) ) ) ) # ( !\REGFILE|registers[10][25]~q\ & ( !\REGFILE|registers[8][25]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][25]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_registers[9][25]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[11][25]~q\,
	datae => \REGFILE|ALT_INV_registers[10][25]~q\,
	dataf => \REGFILE|ALT_INV_registers[8][25]~q\,
	combout => \REGFILE|Mux38~5_combout\);

-- Location: LABCELL_X25_Y8_N42
\REGFILE|Mux38~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~6_combout\ = ( \REGFILE|Mux38~5_combout\ & ( (\REGFILE|Mux53~0_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux53~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux38~5_combout\,
	combout => \REGFILE|Mux38~6_combout\);

-- Location: LABCELL_X20_Y9_N21
\REGFILE|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~0_combout\ = ( \REGFILE|registers[24][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[28][25]~q\) ) ) ) # ( 
-- !\REGFILE|registers[24][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[28][25]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REGFILE|registers[24][25]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][25]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[20][25]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[24][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][25]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[20][25]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][25]~q\,
	datab => \REGFILE|ALT_INV_registers[28][25]~q\,
	datac => \REGFILE|ALT_INV_registers[16][25]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[24][25]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux38~0_combout\);

-- Location: LABCELL_X24_Y11_N3
\REGFILE|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~1_combout\ = ( \REGFILE|registers[25][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[21][25]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][25]~q\))) ) ) ) # ( !\REGFILE|registers[25][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[21][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][25]~q\))) ) ) ) # ( \REGFILE|registers[25][25]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[17][25]~q\) ) ) ) # ( !\REGFILE|registers[25][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ( (\REGFILE|registers[17][25]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][25]~q\,
	datab => \REGFILE|ALT_INV_registers[29][25]~q\,
	datac => \REGFILE|ALT_INV_registers[17][25]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[25][25]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux38~1_combout\);

-- Location: LABCELL_X26_Y12_N24
\REGFILE|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][25]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][25]~q\,
	datab => \REGFILE|ALT_INV_registers[19][25]~q\,
	datac => \REGFILE|ALT_INV_registers[23][25]~q\,
	datad => \REGFILE|ALT_INV_registers[31][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux38~3_combout\);

-- Location: LABCELL_X25_Y11_N21
\REGFILE|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~2_combout\ = ( \REGFILE|registers[26][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[22][25]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][25]~q\))) ) ) ) # ( !\REGFILE|registers[26][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[22][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][25]~q\))) ) ) ) # ( \REGFILE|registers[26][25]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[18][25]~q\) ) ) ) # ( !\REGFILE|registers[26][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ( (\REGFILE|registers[18][25]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][25]~q\,
	datab => \REGFILE|ALT_INV_registers[18][25]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[30][25]~q\,
	datae => \REGFILE|ALT_INV_registers[26][25]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux38~2_combout\);

-- Location: LABCELL_X26_Y6_N24
\REGFILE|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~4_combout\ = ( \REGFILE|Mux38~3_combout\ & ( \REGFILE|Mux38~2_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux38~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|Mux38~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux38~3_combout\ & ( \REGFILE|Mux38~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux38~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux38~1_combout\)))) ) ) ) # ( \REGFILE|Mux38~3_combout\ & ( 
-- !\REGFILE|Mux38~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux38~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\REGFILE|Mux38~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REGFILE|Mux38~3_combout\ & ( !\REGFILE|Mux38~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux38~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux38~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux38~0_combout\,
	datad => \REGFILE|ALT_INV_Mux38~1_combout\,
	datae => \REGFILE|ALT_INV_Mux38~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux38~2_combout\,
	combout => \REGFILE|Mux38~4_combout\);

-- Location: LABCELL_X26_Y6_N6
\inputALU[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~25_combout\ = ( \REGFILE|Mux38~6_combout\ & ( \REGFILE|Mux38~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux38~6_combout\ & ( \REGFILE|Mux38~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux38~10_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \REGFILE|Mux38~6_combout\ & ( 
-- !\REGFILE|Mux38~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux38~6_combout\ & ( !\REGFILE|Mux38~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux38~10_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101111111110101010100111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux38~10_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux38~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux38~4_combout\,
	combout => \inputALU[25]~25_combout\);

-- Location: LABCELL_X29_Y10_N42
\REGFILE|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[30][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[22][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[26][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[18][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][27]~q\,
	datab => \REGFILE|ALT_INV_registers[18][27]~q\,
	datac => \REGFILE|ALT_INV_registers[26][27]~q\,
	datad => \REGFILE|ALT_INV_registers[30][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux36~2_combout\);

-- Location: LABCELL_X24_Y12_N27
\REGFILE|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~3_combout\ = ( \REGFILE|registers[27][27]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[31][27]~q\) ) ) ) # ( 
-- !\REGFILE|registers[27][27]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[31][27]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REGFILE|registers[27][27]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[19][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[23][27]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[27][27]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[19][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[23][27]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][27]~q\,
	datab => \REGFILE|ALT_INV_registers[31][27]~q\,
	datac => \REGFILE|ALT_INV_registers[19][27]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[27][27]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux36~3_combout\);

-- Location: MLABCELL_X23_Y13_N24
\REGFILE|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~0_combout\ = ( \REGFILE|registers[24][27]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[28][27]~q\) ) ) ) # ( 
-- !\REGFILE|registers[24][27]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[28][27]~q\) ) ) ) # ( \REGFILE|registers[24][27]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[16][27]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[20][27]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[24][27]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[16][27]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[20][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][27]~q\,
	datab => \REGFILE|ALT_INV_registers[20][27]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[28][27]~q\,
	datae => \REGFILE|ALT_INV_registers[24][27]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux36~0_combout\);

-- Location: LABCELL_X20_Y11_N51
\REGFILE|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[29][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[21][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[17][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][27]~q\,
	datab => \REGFILE|ALT_INV_registers[17][27]~q\,
	datac => \REGFILE|ALT_INV_registers[29][27]~q\,
	datad => \REGFILE|ALT_INV_registers[25][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux36~1_combout\);

-- Location: LABCELL_X24_Y8_N0
\REGFILE|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~4_combout\ = ( \REGFILE|Mux36~0_combout\ & ( \REGFILE|Mux36~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux36~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux36~3_combout\)))) ) ) ) # ( !\REGFILE|Mux36~0_combout\ & ( \REGFILE|Mux36~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux36~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|Mux36~3_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux36~0_combout\ & ( !\REGFILE|Mux36~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|Mux36~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux36~3_combout\)))) ) ) ) # ( !\REGFILE|Mux36~0_combout\ & ( !\REGFILE|Mux36~1_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux36~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux36~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux36~2_combout\,
	datad => \REGFILE|ALT_INV_Mux36~3_combout\,
	datae => \REGFILE|ALT_INV_Mux36~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux36~1_combout\,
	combout => \REGFILE|Mux36~4_combout\);

-- Location: LABCELL_X24_Y8_N21
\REGFILE|Mux36~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~8_combout\ = ( \REGFILE|registers[7][27]~q\ & ( \REGFILE|registers[5][27]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[6][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[7][27]~q\ & ( \REGFILE|registers[5][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[4][27]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[6][27]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) 
-- ) # ( \REGFILE|registers[7][27]~q\ & ( !\REGFILE|registers[5][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|registers[4][27]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[6][27]~q\))) ) ) ) # ( !\REGFILE|registers[7][27]~q\ & ( !\REGFILE|registers[5][27]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][27]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[6][27]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][27]~q\,
	datab => \REGFILE|ALT_INV_registers[4][27]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[7][27]~q\,
	dataf => \REGFILE|ALT_INV_registers[5][27]~q\,
	combout => \REGFILE|Mux36~8_combout\);

-- Location: LABCELL_X24_Y8_N27
\REGFILE|Mux36~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[15][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[12][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][27]~q\,
	datab => \REGFILE|ALT_INV_registers[15][27]~q\,
	datac => \REGFILE|ALT_INV_registers[12][27]~q\,
	datad => \REGFILE|ALT_INV_registers[14][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux36~7_combout\);

-- Location: LABCELL_X29_Y11_N27
\REGFILE|Mux36~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][27]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][27]~q\,
	datab => \REGFILE|ALT_INV_registers[2][27]~q\,
	datac => \REGFILE|ALT_INV_registers[0][27]~q\,
	datad => \REGFILE|ALT_INV_registers[1][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux36~9_combout\);

-- Location: LABCELL_X24_Y8_N30
\REGFILE|Mux36~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~10_combout\ = ( \REGFILE|Mux36~7_combout\ & ( \REGFILE|Mux36~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux36~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( !\REGFILE|Mux36~7_combout\ & ( 
-- \REGFILE|Mux36~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux36~8_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux36~7_combout\ & ( !\REGFILE|Mux36~9_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux36~8_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REGFILE|Mux36~7_combout\ & ( !\REGFILE|Mux36~9_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|Mux36~8_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000101010000000010001100000000001001110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_Mux36~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux36~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux36~9_combout\,
	combout => \REGFILE|Mux36~10_combout\);

-- Location: LABCELL_X24_Y8_N6
\inputALU[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~27_combout\ = ( \REGFILE|Mux36~4_combout\ & ( \REGFILE|Mux36~10_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux36~4_combout\ & ( \REGFILE|Mux36~10_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REGFILE|Mux36~4_combout\ & ( !\REGFILE|Mux36~10_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux36~6_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( !\REGFILE|Mux36~4_combout\ & ( !\REGFILE|Mux36~10_combout\ & ( (!\CONTROL|Mux7~0_combout\ & 
-- ((\REGFILE|Mux36~6_combout\))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001111110101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux36~6_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux36~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux36~10_combout\,
	combout => \inputALU[27]~27_combout\);

-- Location: LABCELL_X25_Y7_N57
\REGFILE|Mux39~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][24]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][24]~q\,
	datab => \REGFILE|ALT_INV_registers[3][24]~q\,
	datac => \REGFILE|ALT_INV_registers[0][24]~q\,
	datad => \REGFILE|ALT_INV_registers[1][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux39~9_combout\);

-- Location: LABCELL_X26_Y8_N6
\REGFILE|Mux39~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~7_combout\ = ( \REGFILE|registers[15][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[13][24]~q\) ) ) ) # ( 
-- !\REGFILE|registers[15][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[13][24]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REGFILE|registers[15][24]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[12][24]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[14][24]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[15][24]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[12][24]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[14][24]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][24]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_registers[14][24]~q\,
	datad => \REGFILE|ALT_INV_registers[12][24]~q\,
	datae => \REGFILE|ALT_INV_registers[15][24]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux39~7_combout\);

-- Location: LABCELL_X25_Y9_N30
\REGFILE|Mux39~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[7][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[6][24]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[4][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][24]~q\,
	datab => \REGFILE|ALT_INV_registers[5][24]~q\,
	datac => \REGFILE|ALT_INV_registers[4][24]~q\,
	datad => \REGFILE|ALT_INV_registers[7][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux39~8_combout\);

-- Location: LABCELL_X25_Y7_N36
\REGFILE|Mux39~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~10_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|Mux39~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- (\REGFILE|Mux39~7_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|Mux39~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\REGFILE|Mux39~9_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|Mux39~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\REGFILE|Mux39~7_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|Mux39~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\REGFILE|Mux39~9_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000000000000000101000100010000000001010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \REGFILE|ALT_INV_Mux39~9_combout\,
	datac => \REGFILE|ALT_INV_Mux39~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_Mux39~8_combout\,
	combout => \REGFILE|Mux39~10_combout\);

-- Location: LABCELL_X26_Y11_N21
\REGFILE|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~3_combout\ = ( \REGFILE|registers[27][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[23][24]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][24]~q\))) ) ) ) # ( !\REGFILE|registers[27][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[23][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][24]~q\))) ) ) ) # ( \REGFILE|registers[27][24]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|registers[19][24]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REGFILE|registers[27][24]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|registers[19][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][24]~q\,
	datab => \REGFILE|ALT_INV_registers[31][24]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[19][24]~q\,
	datae => \REGFILE|ALT_INV_registers[27][24]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux39~3_combout\);

-- Location: LABCELL_X26_Y11_N27
\REGFILE|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[21][24]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][24]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][24]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[17][24]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[25][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & (\REGFILE|registers[21][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][24]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[25][24]~q\ & ( 
-- (\REGFILE|registers[17][24]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][24]~q\,
	datab => \REGFILE|ALT_INV_registers[17][24]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[29][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[25][24]~q\,
	combout => \REGFILE|Mux39~1_combout\);

-- Location: MLABCELL_X28_Y11_N57
\REGFILE|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][24]~q\,
	datab => \REGFILE|ALT_INV_registers[22][24]~q\,
	datac => \REGFILE|ALT_INV_registers[26][24]~q\,
	datad => \REGFILE|ALT_INV_registers[18][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux39~2_combout\);

-- Location: MLABCELL_X28_Y10_N15
\REGFILE|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[20][24]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][24]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][24]~q\ & ( (\REGFILE|registers[16][24]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[24][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\REGFILE|registers[20][24]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][24]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[24][24]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|registers[16][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][24]~q\,
	datab => \REGFILE|ALT_INV_registers[20][24]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[16][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[24][24]~q\,
	combout => \REGFILE|Mux39~0_combout\);

-- Location: LABCELL_X25_Y7_N48
\REGFILE|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~4_combout\ = ( \REGFILE|Mux39~2_combout\ & ( \REGFILE|Mux39~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux39~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux39~3_combout\))) ) ) ) # ( !\REGFILE|Mux39~2_combout\ & ( \REGFILE|Mux39~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\REGFILE|Mux39~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux39~3_combout\))) ) ) ) # ( 
-- \REGFILE|Mux39~2_combout\ & ( !\REGFILE|Mux39~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux39~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\REGFILE|Mux39~3_combout\)))) ) ) ) # ( !\REGFILE|Mux39~2_combout\ & ( !\REGFILE|Mux39~0_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux39~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux39~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_Mux39~3_combout\,
	datad => \REGFILE|ALT_INV_Mux39~1_combout\,
	datae => \REGFILE|ALT_INV_Mux39~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux39~0_combout\,
	combout => \REGFILE|Mux39~4_combout\);

-- Location: LABCELL_X25_Y7_N6
\inputALU[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~24_combout\ = ( \REGFILE|Mux39~6_combout\ & ( \REGFILE|Mux39~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux39~6_combout\ & ( \REGFILE|Mux39~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux39~10_combout\)))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \REGFILE|Mux39~6_combout\ & ( 
-- !\REGFILE|Mux39~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux39~6_combout\ & ( !\REGFILE|Mux39~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux39~10_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011101110111011101100011011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REGFILE|ALT_INV_Mux39~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux39~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux39~4_combout\,
	combout => \inputALU[24]~24_combout\);

-- Location: LABCELL_X21_Y9_N45
\REGFILE|Mux37~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][26]~q\ & ( (\REGFILE|registers[10][26]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[9][26]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[11][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[10][26]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[11][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[9][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][26]~q\,
	datab => \REGFILE|ALT_INV_registers[9][26]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[10][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[11][26]~q\,
	combout => \REGFILE|Mux37~5_combout\);

-- Location: LABCELL_X24_Y9_N3
\REGFILE|Mux37~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~6_combout\ = ( \REGFILE|Mux53~0_combout\ & ( \REGFILE|Mux37~5_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux53~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux37~5_combout\,
	combout => \REGFILE|Mux37~6_combout\);

-- Location: LABCELL_X24_Y9_N21
\REGFILE|Mux37~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[13][26]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[15][26]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][26]~q\ & ( (\REGFILE|registers[12][26]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[14][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[13][26]~q\)) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[15][26]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[14][26]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[12][26]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][26]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_registers[15][26]~q\,
	datad => \REGFILE|ALT_INV_registers[12][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[14][26]~q\,
	combout => \REGFILE|Mux37~7_combout\);

-- Location: LABCELL_X24_Y9_N45
\REGFILE|Mux37~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][26]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[1][26]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[0][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[2][26]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[3][26]~q\ & ( (\REGFILE|registers[1][26]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[3][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[0][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[2][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][26]~q\,
	datab => \REGFILE|ALT_INV_registers[2][26]~q\,
	datac => \REGFILE|ALT_INV_registers[1][26]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[3][26]~q\,
	combout => \REGFILE|Mux37~9_combout\);

-- Location: MLABCELL_X18_Y4_N27
\REGFILE|Mux37~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~8_combout\ = ( \REGFILE|registers[6][26]~q\ & ( \REGFILE|registers[7][26]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[4][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|registers[5][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|registers[6][26]~q\ & ( \REGFILE|registers[7][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[4][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[5][26]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \REGFILE|registers[6][26]~q\ & ( !\REGFILE|registers[7][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[4][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[5][26]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\REGFILE|registers[6][26]~q\ & ( !\REGFILE|registers[7][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[4][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[5][26]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][26]~q\,
	datab => \REGFILE|ALT_INV_registers[4][26]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[6][26]~q\,
	dataf => \REGFILE|ALT_INV_registers[7][26]~q\,
	combout => \REGFILE|Mux37~8_combout\);

-- Location: LABCELL_X24_Y9_N24
\REGFILE|Mux37~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~10_combout\ = ( \REGFILE|Mux37~9_combout\ & ( \REGFILE|Mux37~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\REGFILE|Mux37~7_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REGFILE|Mux37~9_combout\ & ( \REGFILE|Mux37~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|Mux37~7_combout\)))) ) ) ) # ( \REGFILE|Mux37~9_combout\ & ( !\REGFILE|Mux37~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|Mux37~7_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REGFILE|Mux37~9_combout\ & ( !\REGFILE|Mux37~8_combout\ & ( (\REGFILE|Mux37~7_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100110000000000010000000000110001001100000011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux37~7_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_Mux37~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux37~8_combout\,
	combout => \REGFILE|Mux37~10_combout\);

-- Location: LABCELL_X24_Y9_N6
\inputALU[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~26_combout\ = ( \REGFILE|Mux37~4_combout\ & ( \REGFILE|Mux37~10_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux37~4_combout\ & ( \REGFILE|Mux37~10_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REGFILE|Mux37~4_combout\ & ( !\REGFILE|Mux37~10_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # 
-- (\REGFILE|Mux37~6_combout\)))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( !\REGFILE|Mux37~4_combout\ & ( !\REGFILE|Mux37~10_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux37~6_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REGFILE|ALT_INV_Mux37~6_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux37~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux37~10_combout\,
	combout => \inputALU[26]~26_combout\);

-- Location: LABCELL_X25_Y5_N6
\rtl~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~101_combout\ = ( \inputALU[24]~24_combout\ & ( \inputALU[26]~26_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[27]~27_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[25]~25_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[24]~24_combout\ & ( \inputALU[26]~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[27]~27_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[25]~25_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( \inputALU[24]~24_combout\ & ( 
-- !\inputALU[26]~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & \inputALU[27]~27_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\inputALU[25]~25_combout\))) ) ) ) # ( !\inputALU[24]~24_combout\ & ( !\inputALU[26]~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[27]~27_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[25]~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[25]~25_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[27]~27_combout\,
	datae => \ALT_INV_inputALU[24]~24_combout\,
	dataf => \ALT_INV_inputALU[26]~26_combout\,
	combout => \rtl~101_combout\);

-- Location: MLABCELL_X23_Y8_N9
\ALU|ShiftRight0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ShiftRight0~0_combout\);

-- Location: LABCELL_X21_Y12_N51
\REGFILE|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][28]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[20][28]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[16][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|registers[24][28]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[28][28]~q\ & ( (\REGFILE|registers[20][28]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[28][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[16][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|registers[24][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][28]~q\,
	datab => \REGFILE|ALT_INV_registers[24][28]~q\,
	datac => \REGFILE|ALT_INV_registers[16][28]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[28][28]~q\,
	combout => \REGFILE|Mux35~0_combout\);

-- Location: MLABCELL_X23_Y3_N9
\REGFILE|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~1_combout\ = ( \REGFILE|registers[25][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[29][28]~q\) ) ) ) # ( 
-- !\REGFILE|registers[25][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[29][28]~q\) ) ) ) # ( \REGFILE|registers[25][28]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][28]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[21][28]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[25][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][28]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[21][28]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][28]~q\,
	datab => \REGFILE|ALT_INV_registers[21][28]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[29][28]~q\,
	datae => \REGFILE|ALT_INV_registers[25][28]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux35~1_combout\);

-- Location: LABCELL_X25_Y11_N45
\REGFILE|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~2_combout\ = ( \REGFILE|registers[26][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[22][28]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][28]~q\))) ) ) ) # ( !\REGFILE|registers[26][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[22][28]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][28]~q\))) ) ) ) # ( \REGFILE|registers[26][28]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[18][28]~q\) ) ) ) # ( !\REGFILE|registers[26][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ( (\REGFILE|registers[18][28]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][28]~q\,
	datab => \REGFILE|ALT_INV_registers[22][28]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[30][28]~q\,
	datae => \REGFILE|ALT_INV_registers[26][28]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux35~2_combout\);

-- Location: LABCELL_X16_Y12_N45
\REGFILE|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~3_combout\ = ( \REGFILE|registers[23][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[31][28]~q\) ) ) ) # ( 
-- !\REGFILE|registers[23][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|registers[31][28]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( \REGFILE|registers[23][28]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[19][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[27][28]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[23][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[19][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|registers[27][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][28]~q\,
	datab => \REGFILE|ALT_INV_registers[31][28]~q\,
	datac => \REGFILE|ALT_INV_registers[19][28]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[23][28]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux35~3_combout\);

-- Location: LABCELL_X24_Y8_N54
\REGFILE|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~4_combout\ = ( \REGFILE|Mux35~2_combout\ & ( \REGFILE|Mux35~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux35~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|Mux35~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux35~2_combout\ & ( \REGFILE|Mux35~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux35~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux35~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( 
-- \REGFILE|Mux35~2_combout\ & ( !\REGFILE|Mux35~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux35~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux35~1_combout\)))) ) ) ) # ( !\REGFILE|Mux35~2_combout\ & ( !\REGFILE|Mux35~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux35~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux35~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux35~0_combout\,
	datad => \REGFILE|ALT_INV_Mux35~1_combout\,
	datae => \REGFILE|ALT_INV_Mux35~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux35~3_combout\,
	combout => \REGFILE|Mux35~4_combout\);

-- Location: LABCELL_X29_Y10_N9
\REGFILE|Mux35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~5_combout\ = ( \REGFILE|registers[10][28]~q\ & ( \REGFILE|registers[8][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[9][28]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][28]~q\))) ) ) ) # ( !\REGFILE|registers[10][28]~q\ & ( \REGFILE|registers[8][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[9][28]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][28]~q\)))) ) ) ) # ( \REGFILE|registers[10][28]~q\ & ( !\REGFILE|registers[8][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[9][28]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][28]~q\)))) ) ) ) # ( !\REGFILE|registers[10][28]~q\ & ( !\REGFILE|registers[8][28]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[9][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][28]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][28]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[9][28]~q\,
	datae => \REGFILE|ALT_INV_registers[10][28]~q\,
	dataf => \REGFILE|ALT_INV_registers[8][28]~q\,
	combout => \REGFILE|Mux35~5_combout\);

-- Location: LABCELL_X25_Y8_N33
\REGFILE|Mux35~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~6_combout\ = ( \REGFILE|Mux35~5_combout\ & ( (\REGFILE|Mux53~0_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux53~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux35~5_combout\,
	combout => \REGFILE|Mux35~6_combout\);

-- Location: LABCELL_X24_Y8_N12
\inputALU[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~28_combout\ = ( \REGFILE|Mux35~4_combout\ & ( \REGFILE|Mux35~6_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux35~4_combout\ & ( \REGFILE|Mux35~6_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REGFILE|Mux35~4_combout\ & ( !\REGFILE|Mux35~6_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux35~10_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) ) # ( !\REGFILE|Mux35~4_combout\ & ( !\REGFILE|Mux35~6_combout\ & ( (!\CONTROL|Mux7~0_combout\ & 
-- ((\REGFILE|Mux35~10_combout\))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux35~10_combout\,
	datae => \REGFILE|ALT_INV_Mux35~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux35~6_combout\,
	combout => \inputALU[28]~28_combout\);

-- Location: MLABCELL_X34_Y8_N18
\REGFILE|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][30]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][30]~q\,
	datab => \REGFILE|ALT_INV_registers[27][30]~q\,
	datac => \REGFILE|ALT_INV_registers[31][30]~q\,
	datad => \REGFILE|ALT_INV_registers[23][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux33~3_combout\);

-- Location: LABCELL_X26_Y9_N33
\REGFILE|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[29][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[21][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][30]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[17][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][30]~q\,
	datab => \REGFILE|ALT_INV_registers[21][30]~q\,
	datac => \REGFILE|ALT_INV_registers[25][30]~q\,
	datad => \REGFILE|ALT_INV_registers[29][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux33~1_combout\);

-- Location: LABCELL_X32_Y7_N18
\REGFILE|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~0_combout\ = ( \REGFILE|registers[24][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[28][30]~q\) ) ) ) # ( 
-- !\REGFILE|registers[24][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[28][30]~q\) ) ) ) # ( \REGFILE|registers[24][30]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[20][30]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[24][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[20][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][30]~q\,
	datab => \REGFILE|ALT_INV_registers[16][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[28][30]~q\,
	datae => \REGFILE|ALT_INV_registers[24][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux33~0_combout\);

-- Location: LABCELL_X29_Y10_N51
\REGFILE|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[30][30]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[18][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[22][30]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[26][30]~q\ & ( (\REGFILE|registers[30][30]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[26][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[18][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[22][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][30]~q\,
	datab => \REGFILE|ALT_INV_registers[30][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[22][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[26][30]~q\,
	combout => \REGFILE|Mux33~2_combout\);

-- Location: MLABCELL_X28_Y8_N30
\REGFILE|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~4_combout\ = ( \REGFILE|Mux33~0_combout\ & ( \REGFILE|Mux33~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux33~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux33~3_combout\))) ) ) ) # ( !\REGFILE|Mux33~0_combout\ & ( \REGFILE|Mux33~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|Mux33~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|Mux33~3_combout\))) ) ) ) # ( 
-- \REGFILE|Mux33~0_combout\ & ( !\REGFILE|Mux33~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|Mux33~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux33~3_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\REGFILE|Mux33~0_combout\ & ( !\REGFILE|Mux33~2_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux33~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux33~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_Mux33~3_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_Mux33~1_combout\,
	datae => \REGFILE|ALT_INV_Mux33~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux33~2_combout\,
	combout => \REGFILE|Mux33~4_combout\);

-- Location: MLABCELL_X28_Y8_N54
\REGFILE|Mux33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][30]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][30]~q\,
	datab => \REGFILE|ALT_INV_registers[2][30]~q\,
	datac => \REGFILE|ALT_INV_registers[3][30]~q\,
	datad => \REGFILE|ALT_INV_registers[1][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux33~9_combout\);

-- Location: MLABCELL_X28_Y8_N27
\REGFILE|Mux33~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][30]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][30]~q\,
	datab => \REGFILE|ALT_INV_registers[6][30]~q\,
	datac => \REGFILE|ALT_INV_registers[7][30]~q\,
	datad => \REGFILE|ALT_INV_registers[4][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux33~8_combout\);

-- Location: LABCELL_X29_Y5_N9
\REGFILE|Mux33~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~7_combout\ = ( \REGFILE|registers[14][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[15][30]~q\) ) ) ) # ( 
-- !\REGFILE|registers[14][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[15][30]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REGFILE|registers[14][30]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[13][30]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[14][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[13][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][30]~q\,
	datab => \REGFILE|ALT_INV_registers[12][30]~q\,
	datac => \REGFILE|ALT_INV_registers[13][30]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[14][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux33~7_combout\);

-- Location: MLABCELL_X28_Y8_N0
\REGFILE|Mux33~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~10_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|Mux33~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- (\REGFILE|Mux33~8_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|Mux33~7_combout\ & ( (\REGFILE|Mux33~9_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|Mux33~7_combout\ & ( (\REGFILE|Mux33~8_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|Mux33~7_combout\ & ( (\REGFILE|Mux33~9_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000001100000000000001010000000000000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux33~9_combout\,
	datab => \REGFILE|ALT_INV_Mux33~8_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_Mux33~7_combout\,
	combout => \REGFILE|Mux33~10_combout\);

-- Location: MLABCELL_X28_Y8_N6
\inputALU[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~30_combout\ = ( \REGFILE|Mux33~10_combout\ & ( \REGFILE|Mux33~6_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux33~10_combout\ & ( \REGFILE|Mux33~6_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REGFILE|Mux33~10_combout\ & ( !\REGFILE|Mux33~6_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # 
-- ( !\REGFILE|Mux33~10_combout\ & ( !\REGFILE|Mux33~6_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux33~4_combout\)))) # (\CONTROL|Mux7~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux33~4_combout\,
	datae => \REGFILE|ALT_INV_Mux33~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux33~6_combout\,
	combout => \inputALU[30]~30_combout\);

-- Location: LABCELL_X21_Y10_N54
\REGFILE|Mux34~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~5_combout\ = ( \REGFILE|registers[9][29]~q\ & ( \REGFILE|registers[8][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[10][29]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[11][29]~q\)))) ) ) ) # ( !\REGFILE|registers[9][29]~q\ & ( \REGFILE|registers[8][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[10][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[11][29]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) 
-- ) ) # ( \REGFILE|registers[9][29]~q\ & ( !\REGFILE|registers[8][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[10][29]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[11][29]~q\)))) ) ) ) # ( !\REGFILE|registers[9][29]~q\ & ( !\REGFILE|registers[8][29]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[10][29]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[11][29]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][29]~q\,
	datab => \REGFILE|ALT_INV_registers[11][29]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[9][29]~q\,
	dataf => \REGFILE|ALT_INV_registers[8][29]~q\,
	combout => \REGFILE|Mux34~5_combout\);

-- Location: LABCELL_X25_Y8_N30
\REGFILE|Mux34~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~6_combout\ = ( \REGFILE|Mux34~5_combout\ & ( (\REGFILE|Mux53~0_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux53~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux34~5_combout\,
	combout => \REGFILE|Mux34~6_combout\);

-- Location: LABCELL_X25_Y8_N39
\REGFILE|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~2_combout\ = ( \REGFILE|registers[26][29]~q\ & ( \REGFILE|registers[30][29]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[18][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[22][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REGFILE|registers[26][29]~q\ & ( \REGFILE|registers[30][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\REGFILE|registers[18][29]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[22][29]~q\))) ) 
-- ) ) # ( \REGFILE|registers[26][29]~q\ & ( !\REGFILE|registers[30][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[18][29]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[22][29]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REGFILE|registers[26][29]~q\ & ( !\REGFILE|registers[30][29]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[18][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[22][29]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][29]~q\,
	datab => \REGFILE|ALT_INV_registers[18][29]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[26][29]~q\,
	dataf => \REGFILE|ALT_INV_registers[30][29]~q\,
	combout => \REGFILE|Mux34~2_combout\);

-- Location: LABCELL_X26_Y9_N21
\REGFILE|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][29]~q\ & ( (\REGFILE|registers[25][29]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][29]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[21][29]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[29][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[25][29]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[29][29]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][29]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[21][29]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[17][29]~q\,
	datac => \REGFILE|ALT_INV_registers[25][29]~q\,
	datad => \REGFILE|ALT_INV_registers[21][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[29][29]~q\,
	combout => \REGFILE|Mux34~1_combout\);

-- Location: LABCELL_X31_Y5_N39
\REGFILE|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][29]~q\,
	datab => \REGFILE|ALT_INV_registers[24][29]~q\,
	datac => \REGFILE|ALT_INV_registers[28][29]~q\,
	datad => \REGFILE|ALT_INV_registers[20][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux34~0_combout\);

-- Location: LABCELL_X31_Y6_N57
\REGFILE|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][29]~q\,
	datab => \REGFILE|ALT_INV_registers[31][29]~q\,
	datac => \REGFILE|ALT_INV_registers[19][29]~q\,
	datad => \REGFILE|ALT_INV_registers[23][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux34~3_combout\);

-- Location: LABCELL_X25_Y8_N0
\REGFILE|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~4_combout\ = ( \REGFILE|Mux34~0_combout\ & ( \REGFILE|Mux34~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux34~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|Mux34~1_combout\)))) ) ) ) # ( !\REGFILE|Mux34~0_combout\ & ( \REGFILE|Mux34~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux34~2_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|Mux34~1_combout\)))) ) ) ) # ( \REGFILE|Mux34~0_combout\ & ( !\REGFILE|Mux34~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux34~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux34~1_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # 
-- ( !\REGFILE|Mux34~0_combout\ & ( !\REGFILE|Mux34~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux34~2_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux34~1_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_Mux34~2_combout\,
	datac => \REGFILE|ALT_INV_Mux34~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_Mux34~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux34~3_combout\,
	combout => \REGFILE|Mux34~4_combout\);

-- Location: LABCELL_X24_Y8_N36
\inputALU[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~29_combout\ = ( \REGFILE|Mux34~4_combout\ & ( \REGFILE|Mux34~10_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux34~4_combout\ & ( \REGFILE|Mux34~10_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REGFILE|Mux34~4_combout\ & ( !\REGFILE|Mux34~10_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux34~6_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( !\REGFILE|Mux34~4_combout\ & ( !\REGFILE|Mux34~10_combout\ & ( (!\CONTROL|Mux7~0_combout\ & 
-- ((\REGFILE|Mux34~6_combout\))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001111110101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux34~6_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux34~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux34~10_combout\,
	combout => \inputALU[29]~29_combout\);

-- Location: LABCELL_X25_Y5_N12
\ALU|ShiftLeft0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~39_combout\ = ( \inputALU[30]~30_combout\ & ( \inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[31]~31_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[28]~28_combout\)))) ) ) ) # ( !\inputALU[30]~30_combout\ & ( \inputALU[29]~29_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[31]~31_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[28]~28_combout\))) ) ) ) # ( \inputALU[30]~30_combout\ & ( !\inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[31]~31_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[28]~28_combout\)))) ) ) ) # ( 
-- !\inputALU[30]~30_combout\ & ( !\inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[31]~31_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[28]~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[28]~28_combout\,
	datad => \ALT_INV_inputALU[31]~31_combout\,
	datae => \ALT_INV_inputALU[30]~30_combout\,
	dataf => \ALT_INV_inputALU[29]~29_combout\,
	combout => \ALU|ShiftLeft0~39_combout\);

-- Location: LABCELL_X26_Y3_N21
\REGFILE|Mux40~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[7][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[6][23]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[4][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][23]~q\,
	datab => \REGFILE|ALT_INV_registers[4][23]~q\,
	datac => \REGFILE|ALT_INV_registers[7][23]~q\,
	datad => \REGFILE|ALT_INV_registers[5][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux40~8_combout\);

-- Location: LABCELL_X32_Y8_N45
\REGFILE|Mux40~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][23]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][23]~q\,
	datab => \REGFILE|ALT_INV_registers[1][23]~q\,
	datac => \REGFILE|ALT_INV_registers[0][23]~q\,
	datad => \REGFILE|ALT_INV_registers[3][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux40~9_combout\);

-- Location: LABCELL_X29_Y5_N33
\REGFILE|Mux40~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][23]~q\,
	datab => \REGFILE|ALT_INV_registers[13][23]~q\,
	datac => \REGFILE|ALT_INV_registers[14][23]~q\,
	datad => \REGFILE|ALT_INV_registers[12][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux40~7_combout\);

-- Location: LABCELL_X26_Y6_N36
\REGFILE|Mux40~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~10_combout\ = ( \REGFILE|Mux40~9_combout\ & ( \REGFILE|Mux40~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux40~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( !\REGFILE|Mux40~9_combout\ & ( 
-- \REGFILE|Mux40~7_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux40~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- \REGFILE|Mux40~9_combout\ & ( !\REGFILE|Mux40~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\REGFILE|Mux40~8_combout\)))) ) ) ) # ( !\REGFILE|Mux40~9_combout\ & ( !\REGFILE|Mux40~7_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux40~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000000100010001001000010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_Mux40~8_combout\,
	datae => \REGFILE|ALT_INV_Mux40~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux40~7_combout\,
	combout => \REGFILE|Mux40~10_combout\);

-- Location: LABCELL_X31_Y8_N33
\REGFILE|Mux40~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[9][23]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][23]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) 
-- # (\REGFILE|registers[10][23]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[8][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[9][23]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][23]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[8][23]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- \REGFILE|registers[10][23]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][23]~q\,
	datab => \REGFILE|ALT_INV_registers[9][23]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[10][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[8][23]~q\,
	combout => \REGFILE|Mux40~5_combout\);

-- Location: LABCELL_X25_Y8_N9
\REGFILE|Mux40~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~6_combout\ = ( \REGFILE|Mux40~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux53~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux53~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux40~5_combout\,
	combout => \REGFILE|Mux40~6_combout\);

-- Location: LABCELL_X26_Y6_N12
\inputALU[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~23_combout\ = ( \REGFILE|Mux40~10_combout\ & ( \REGFILE|Mux40~6_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux40~10_combout\ & ( \REGFILE|Mux40~6_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REGFILE|Mux40~10_combout\ & ( !\REGFILE|Mux40~6_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # 
-- ( !\REGFILE|Mux40~10_combout\ & ( !\REGFILE|Mux40~6_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux40~4_combout\)))) # (\CONTROL|Mux7~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101111111110101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux40~4_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux40~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux40~6_combout\,
	combout => \inputALU[23]~23_combout\);

-- Location: LABCELL_X31_Y8_N18
\REGFILE|Mux43~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~11_combout\ = ( \REGFILE|registers[10][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[11][20]~q\) ) ) ) # ( 
-- !\REGFILE|registers[10][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[11][20]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REGFILE|registers[10][20]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[8][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[9][20]~q\)) ) ) ) # 
-- ( !\REGFILE|registers[10][20]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[8][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|registers[9][20]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][20]~q\,
	datab => \REGFILE|ALT_INV_registers[9][20]~q\,
	datac => \REGFILE|ALT_INV_registers[8][20]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[10][20]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux43~11_combout\);

-- Location: MLABCELL_X28_Y5_N27
\REGFILE|Mux43~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~5_combout\ = ( \REGFILE|Mux43~11_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux43~11_combout\,
	combout => \REGFILE|Mux43~5_combout\);

-- Location: MLABCELL_X28_Y5_N3
\REGFILE|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][20]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][20]~q\,
	datab => \REGFILE|ALT_INV_registers[29][20]~q\,
	datac => \REGFILE|ALT_INV_registers[17][20]~q\,
	datad => \REGFILE|ALT_INV_registers[25][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux43~1_combout\);

-- Location: LABCELL_X31_Y6_N45
\REGFILE|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][20]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][20]~q\,
	datab => \REGFILE|ALT_INV_registers[23][20]~q\,
	datac => \REGFILE|ALT_INV_registers[19][20]~q\,
	datad => \REGFILE|ALT_INV_registers[27][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux43~3_combout\);

-- Location: LABCELL_X29_Y10_N24
\REGFILE|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][20]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][20]~q\,
	datab => \REGFILE|ALT_INV_registers[18][20]~q\,
	datac => \REGFILE|ALT_INV_registers[26][20]~q\,
	datad => \REGFILE|ALT_INV_registers[30][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux43~2_combout\);

-- Location: MLABCELL_X13_Y5_N48
\REGFILE|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][20]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][20]~q\,
	datab => \REGFILE|ALT_INV_registers[16][20]~q\,
	datac => \REGFILE|ALT_INV_registers[24][20]~q\,
	datad => \REGFILE|ALT_INV_registers[28][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux43~0_combout\);

-- Location: MLABCELL_X28_Y5_N48
\REGFILE|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~4_combout\ = ( \REGFILE|Mux43~2_combout\ & ( \REGFILE|Mux43~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux43~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux43~3_combout\)))) ) ) ) # ( !\REGFILE|Mux43~2_combout\ & ( \REGFILE|Mux43~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux43~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux43~3_combout\))))) ) ) ) # ( \REGFILE|Mux43~2_combout\ & ( !\REGFILE|Mux43~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux43~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux43~3_combout\))))) ) ) ) # ( !\REGFILE|Mux43~2_combout\ & ( !\REGFILE|Mux43~0_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux43~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux43~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux43~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_Mux43~3_combout\,
	datae => \REGFILE|ALT_INV_Mux43~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux43~0_combout\,
	combout => \REGFILE|Mux43~4_combout\);

-- Location: MLABCELL_X28_Y5_N18
\inputALU[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~20_combout\ = ( \REGFILE|Mux43~5_combout\ & ( \REGFILE|Mux43~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux43~5_combout\ & ( \REGFILE|Mux43~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux43~9_combout\)))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \REGFILE|Mux43~5_combout\ & ( 
-- !\REGFILE|Mux43~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux43~5_combout\ & ( !\REGFILE|Mux43~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux43~9_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011101110111011101100011011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REGFILE|ALT_INV_Mux43~9_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux43~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux43~4_combout\,
	combout => \inputALU[20]~20_combout\);

-- Location: MLABCELL_X28_Y6_N0
\inputALU[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~21_combout\ = ( \REGFILE|Mux42~5_combout\ & ( \REGFILE|Mux42~9_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux42~5_combout\ & ( \REGFILE|Mux42~9_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REGFILE|Mux42~5_combout\ & ( !\REGFILE|Mux42~9_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # 
-- ( !\REGFILE|Mux42~5_combout\ & ( !\REGFILE|Mux42~9_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux42~4_combout\)))) # (\CONTROL|Mux7~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux42~4_combout\,
	datae => \REGFILE|ALT_INV_Mux42~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux42~9_combout\,
	combout => \inputALU[21]~21_combout\);

-- Location: LABCELL_X24_Y5_N6
\rtl~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~97_combout\ = ( \inputALU[22]~22_combout\ & ( \inputALU[21]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[23]~23_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[20]~20_combout\)))) ) ) ) # ( !\inputALU[22]~22_combout\ & ( \inputALU[21]~21_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[23]~23_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[20]~20_combout\)))) ) ) ) # ( \inputALU[22]~22_combout\ & ( !\inputALU[21]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[23]~23_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[20]~20_combout\)))) ) ) ) # ( !\inputALU[22]~22_combout\ & ( 
-- !\inputALU[21]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[23]~23_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[20]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[23]~23_combout\,
	datad => \ALT_INV_inputALU[20]~20_combout\,
	datae => \ALT_INV_inputALU[22]~22_combout\,
	dataf => \ALT_INV_inputALU[21]~21_combout\,
	combout => \rtl~97_combout\);

-- Location: LABCELL_X25_Y9_N45
\REGFILE|Mux47~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~7_combout\ = ( \REGFILE|registers[6][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[5][16]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][16]~q\)) ) ) ) # ( !\REGFILE|registers[6][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[5][16]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][16]~q\)) ) ) ) # ( \REGFILE|registers[6][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[4][16]~q\) ) ) ) # ( !\REGFILE|registers[6][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[4][16]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][16]~q\,
	datab => \REGFILE|ALT_INV_registers[5][16]~q\,
	datac => \REGFILE|ALT_INV_registers[4][16]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[6][16]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux47~7_combout\);

-- Location: LABCELL_X24_Y10_N15
\REGFILE|Mux47~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][16]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][16]~q\,
	datab => \REGFILE|ALT_INV_registers[1][16]~q\,
	datac => \REGFILE|ALT_INV_registers[0][16]~q\,
	datad => \REGFILE|ALT_INV_registers[2][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux47~8_combout\);

-- Location: LABCELL_X25_Y10_N9
\REGFILE|Mux47~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[15][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][16]~q\,
	datab => \REGFILE|ALT_INV_registers[15][16]~q\,
	datac => \REGFILE|ALT_INV_registers[12][16]~q\,
	datad => \REGFILE|ALT_INV_registers[14][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux47~6_combout\);

-- Location: LABCELL_X25_Y9_N24
\REGFILE|Mux47~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~9_combout\ = ( \REGFILE|Mux47~8_combout\ & ( \REGFILE|Mux47~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux47~7_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( !\REGFILE|Mux47~8_combout\ & ( 
-- \REGFILE|Mux47~6_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux47~7_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( 
-- \REGFILE|Mux47~8_combout\ & ( !\REGFILE|Mux47~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\REGFILE|Mux47~7_combout\)))) ) ) ) # ( !\REGFILE|Mux47~8_combout\ & ( !\REGFILE|Mux47~6_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux47~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000010000010100001001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux47~7_combout\,
	datae => \REGFILE|ALT_INV_Mux47~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux47~6_combout\,
	combout => \REGFILE|Mux47~9_combout\);

-- Location: LABCELL_X24_Y11_N15
\REGFILE|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~1_combout\ = ( \REGFILE|registers[25][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[21][16]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][16]~q\))) ) ) ) # ( !\REGFILE|registers[25][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[21][16]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][16]~q\))) ) ) ) # ( \REGFILE|registers[25][16]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[17][16]~q\) ) ) ) # ( !\REGFILE|registers[25][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ( (\REGFILE|registers[17][16]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][16]~q\,
	datab => \REGFILE|ALT_INV_registers[21][16]~q\,
	datac => \REGFILE|ALT_INV_registers[29][16]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[25][16]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux47~1_combout\);

-- Location: MLABCELL_X23_Y11_N9
\REGFILE|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][16]~q\,
	datab => \REGFILE|ALT_INV_registers[18][16]~q\,
	datac => \REGFILE|ALT_INV_registers[30][16]~q\,
	datad => \REGFILE|ALT_INV_registers[26][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux47~2_combout\);

-- Location: MLABCELL_X23_Y13_N57
\REGFILE|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][16]~q\,
	datab => \REGFILE|ALT_INV_registers[28][16]~q\,
	datac => \REGFILE|ALT_INV_registers[20][16]~q\,
	datad => \REGFILE|ALT_INV_registers[24][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux47~0_combout\);

-- Location: LABCELL_X26_Y12_N51
\REGFILE|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][16]~q\,
	datab => \REGFILE|ALT_INV_registers[23][16]~q\,
	datac => \REGFILE|ALT_INV_registers[27][16]~q\,
	datad => \REGFILE|ALT_INV_registers[19][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux47~3_combout\);

-- Location: LABCELL_X25_Y9_N54
\REGFILE|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~4_combout\ = ( \REGFILE|Mux47~0_combout\ & ( \REGFILE|Mux47~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|Mux47~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux47~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REGFILE|Mux47~0_combout\ & ( \REGFILE|Mux47~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux47~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux47~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( \REGFILE|Mux47~0_combout\ & ( !\REGFILE|Mux47~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # 
-- ((\REGFILE|Mux47~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux47~1_combout\))) ) ) ) # ( !\REGFILE|Mux47~0_combout\ & ( !\REGFILE|Mux47~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux47~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux47~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux47~1_combout\,
	datad => \REGFILE|ALT_INV_Mux47~2_combout\,
	datae => \REGFILE|ALT_INV_Mux47~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux47~3_combout\,
	combout => \REGFILE|Mux47~4_combout\);

-- Location: LABCELL_X25_Y9_N6
\inputALU[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~16_combout\ = ( \REGFILE|Mux47~4_combout\ & ( \REGFILE|Mux47~5_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux47~4_combout\ & ( \REGFILE|Mux47~5_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \REGFILE|Mux47~4_combout\ & ( !\REGFILE|Mux47~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux47~9_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) ) # ( !\REGFILE|Mux47~4_combout\ & ( !\REGFILE|Mux47~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & 
-- (\REGFILE|Mux47~9_combout\)) # (\CONTROL|Mux7~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010011000111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	datac => \REGFILE|ALT_INV_Mux47~9_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \REGFILE|ALT_INV_Mux47~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux47~5_combout\,
	combout => \inputALU[16]~16_combout\);

-- Location: MLABCELL_X23_Y4_N33
\REGFILE|Mux46~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[11][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][17]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][17]~q\,
	datab => \REGFILE|ALT_INV_registers[10][17]~q\,
	datac => \REGFILE|ALT_INV_registers[11][17]~q\,
	datad => \REGFILE|ALT_INV_registers[8][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux46~11_combout\);

-- Location: MLABCELL_X23_Y9_N51
\REGFILE|Mux46~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~5_combout\ = ( \REGFILE|Mux46~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_Mux46~11_combout\,
	combout => \REGFILE|Mux46~5_combout\);

-- Location: LABCELL_X26_Y7_N9
\REGFILE|Mux46~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~7_combout\ = ( \REGFILE|registers[7][17]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[5][17]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|registers[7][17]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[5][17]~q\) ) ) ) # ( \REGFILE|registers[7][17]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][17]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[6][17]~q\)) ) ) ) # ( !\REGFILE|registers[7][17]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][17]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[6][17]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[5][17]~q\,
	datac => \REGFILE|ALT_INV_registers[6][17]~q\,
	datad => \REGFILE|ALT_INV_registers[4][17]~q\,
	datae => \REGFILE|ALT_INV_registers[7][17]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux46~7_combout\);

-- Location: LABCELL_X31_Y7_N51
\REGFILE|Mux46~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[14][17]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[15][17]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][17]~q\ & ( (\REGFILE|registers[12][17]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[13][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[14][17]~q\)) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[15][17]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[13][17]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[12][17]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][17]~q\,
	datab => \REGFILE|ALT_INV_registers[15][17]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[12][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[13][17]~q\,
	combout => \REGFILE|Mux46~6_combout\);

-- Location: LABCELL_X31_Y9_N51
\REGFILE|Mux46~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][17]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][17]~q\,
	datab => \REGFILE|ALT_INV_registers[3][17]~q\,
	datac => \REGFILE|ALT_INV_registers[2][17]~q\,
	datad => \REGFILE|ALT_INV_registers[0][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux46~8_combout\);

-- Location: MLABCELL_X23_Y9_N18
\REGFILE|Mux46~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~9_combout\ = ( \REGFILE|Mux46~6_combout\ & ( \REGFILE|Mux46~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux46~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REGFILE|Mux46~6_combout\ & ( 
-- \REGFILE|Mux46~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux46~7_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux46~6_combout\ & ( !\REGFILE|Mux46~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux46~7_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REGFILE|Mux46~6_combout\ & ( !\REGFILE|Mux46~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux46~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000100000101010000000100010001000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_Mux46~7_combout\,
	datae => \REGFILE|ALT_INV_Mux46~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux46~8_combout\,
	combout => \REGFILE|Mux46~9_combout\);

-- Location: MLABCELL_X23_Y9_N57
\inputALU[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~17_combout\ = ( \CONTROL|Mux7~0_combout\ & ( \REGFILE|Mux46~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) ) ) # ( !\CONTROL|Mux7~0_combout\ & ( \REGFILE|Mux46~9_combout\ ) ) # ( \CONTROL|Mux7~0_combout\ & ( 
-- !\REGFILE|Mux46~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) ) ) # ( !\CONTROL|Mux7~0_combout\ & ( !\REGFILE|Mux46~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux46~4_combout\)) # 
-- (\REGFILE|Mux46~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REGFILE|ALT_INV_Mux46~4_combout\,
	datad => \REGFILE|ALT_INV_Mux46~5_combout\,
	datae => \CONTROL|ALT_INV_Mux7~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux46~9_combout\,
	combout => \inputALU[17]~17_combout\);

-- Location: LABCELL_X29_Y4_N36
\REGFILE|Mux44~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[7][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[6][19]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[4][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][19]~q\,
	datab => \REGFILE|ALT_INV_registers[5][19]~q\,
	datac => \REGFILE|ALT_INV_registers[4][19]~q\,
	datad => \REGFILE|ALT_INV_registers[7][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux44~7_combout\);

-- Location: LABCELL_X21_Y5_N45
\REGFILE|Mux44~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][19]~q\,
	datab => \REGFILE|ALT_INV_registers[13][19]~q\,
	datac => \REGFILE|ALT_INV_registers[12][19]~q\,
	datad => \REGFILE|ALT_INV_registers[14][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux44~6_combout\);

-- Location: LABCELL_X17_Y7_N27
\REGFILE|Mux44~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][19]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][19]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) 
-- # (\REGFILE|registers[1][19]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[0][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][19]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][19]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[0][19]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) 
-- & \REGFILE|registers[1][19]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][19]~q\,
	datab => \REGFILE|ALT_INV_registers[3][19]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[1][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[0][19]~q\,
	combout => \REGFILE|Mux44~8_combout\);

-- Location: LABCELL_X29_Y5_N54
\REGFILE|Mux44~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~9_combout\ = ( \REGFILE|Mux44~6_combout\ & ( \REGFILE|Mux44~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux44~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))))) ) ) ) # ( !\REGFILE|Mux44~6_combout\ & 
-- ( \REGFILE|Mux44~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux44~7_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux44~6_combout\ & ( !\REGFILE|Mux44~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux44~7_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REGFILE|Mux44~6_combout\ & ( !\REGFILE|Mux44~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|Mux44~7_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000010101010001000000010001000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_Mux44~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_Mux44~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux44~8_combout\,
	combout => \REGFILE|Mux44~9_combout\);

-- Location: MLABCELL_X28_Y4_N51
\REGFILE|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~1_combout\ = ( \REGFILE|registers[17][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[25][19]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[29][19]~q\)) ) ) ) # ( !\REGFILE|registers[17][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\REGFILE|registers[25][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[29][19]~q\)) ) ) ) # ( \REGFILE|registers[17][19]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[21][19]~q\) ) ) ) # ( !\REGFILE|registers[17][19]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[21][19]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][19]~q\,
	datab => \REGFILE|ALT_INV_registers[21][19]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[25][19]~q\,
	datae => \REGFILE|ALT_INV_registers[17][19]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux44~1_combout\);

-- Location: MLABCELL_X28_Y4_N39
\REGFILE|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][19]~q\,
	datab => \REGFILE|ALT_INV_registers[16][19]~q\,
	datac => \REGFILE|ALT_INV_registers[24][19]~q\,
	datad => \REGFILE|ALT_INV_registers[28][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux44~0_combout\);

-- Location: LABCELL_X26_Y10_N9
\REGFILE|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[30][19]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[18][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[22][19]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[26][19]~q\ & ( (\REGFILE|registers[30][19]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[26][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[18][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[22][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][19]~q\,
	datab => \REGFILE|ALT_INV_registers[30][19]~q\,
	datac => \REGFILE|ALT_INV_registers[18][19]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[26][19]~q\,
	combout => \REGFILE|Mux44~2_combout\);

-- Location: LABCELL_X31_Y6_N51
\REGFILE|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~3_combout\ = ( \REGFILE|registers[19][19]~q\ & ( \REGFILE|registers[31][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[27][19]~q\)))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[23][19]~q\))) ) ) ) # ( !\REGFILE|registers[19][19]~q\ & ( \REGFILE|registers[31][19]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\REGFILE|registers[27][19]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[23][19]~q\))) ) ) ) # ( \REGFILE|registers[19][19]~q\ & ( !\REGFILE|registers[31][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[27][19]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[23][19]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) 
-- ) ) ) # ( !\REGFILE|registers[19][19]~q\ & ( !\REGFILE|registers[31][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\REGFILE|registers[27][19]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[23][19]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][19]~q\,
	datab => \REGFILE|ALT_INV_registers[27][19]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[19][19]~q\,
	dataf => \REGFILE|ALT_INV_registers[31][19]~q\,
	combout => \REGFILE|Mux44~3_combout\);

-- Location: LABCELL_X29_Y5_N0
\REGFILE|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~4_combout\ = ( \REGFILE|Mux44~2_combout\ & ( \REGFILE|Mux44~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux44~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|Mux44~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux44~2_combout\ & ( \REGFILE|Mux44~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux44~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux44~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( \REGFILE|Mux44~2_combout\ & ( !\REGFILE|Mux44~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|Mux44~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux44~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( 
-- !\REGFILE|Mux44~2_combout\ & ( !\REGFILE|Mux44~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux44~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux44~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_Mux44~1_combout\,
	datad => \REGFILE|ALT_INV_Mux44~0_combout\,
	datae => \REGFILE|ALT_INV_Mux44~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux44~3_combout\,
	combout => \REGFILE|Mux44~4_combout\);

-- Location: LABCELL_X29_Y5_N48
\inputALU[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~19_combout\ = ( \REGFILE|Mux44~9_combout\ & ( \REGFILE|Mux44~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux44~9_combout\ & ( \REGFILE|Mux44~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux44~5_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \REGFILE|Mux44~9_combout\ & ( 
-- !\REGFILE|Mux44~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux44~9_combout\ & ( !\REGFILE|Mux44~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux44~5_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101111111110101010100111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux44~5_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux44~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux44~4_combout\,
	combout => \inputALU[19]~19_combout\);

-- Location: MLABCELL_X28_Y6_N39
\REGFILE|Mux45~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][18]~q\,
	datab => \REGFILE|ALT_INV_registers[12][18]~q\,
	datac => \REGFILE|ALT_INV_registers[15][18]~q\,
	datad => \REGFILE|ALT_INV_registers[13][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux45~6_combout\);

-- Location: MLABCELL_X28_Y6_N45
\REGFILE|Mux45~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][18]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][18]~q\,
	datab => \REGFILE|ALT_INV_registers[5][18]~q\,
	datac => \REGFILE|ALT_INV_registers[4][18]~q\,
	datad => \REGFILE|ALT_INV_registers[7][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux45~7_combout\);

-- Location: LABCELL_X31_Y4_N33
\REGFILE|Mux45~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][18]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][18]~q\,
	datab => \REGFILE|ALT_INV_registers[2][18]~q\,
	datac => \REGFILE|ALT_INV_registers[1][18]~q\,
	datad => \REGFILE|ALT_INV_registers[0][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux45~8_combout\);

-- Location: MLABCELL_X28_Y6_N24
\REGFILE|Mux45~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|Mux45~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\REGFILE|Mux45~6_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|Mux45~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux45~7_combout\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|Mux45~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\REGFILE|Mux45~6_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|Mux45~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux45~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000100000001010100000101010100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \REGFILE|ALT_INV_Mux45~6_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_Mux45~7_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux45~8_combout\,
	combout => \REGFILE|Mux45~9_combout\);

-- Location: LABCELL_X31_Y6_N39
\REGFILE|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~3_combout\ = ( \REGFILE|registers[19][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[23][18]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][18]~q\))) ) ) ) # ( !\REGFILE|registers[19][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[23][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][18]~q\))) ) ) ) # ( \REGFILE|registers[19][18]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[27][18]~q\) ) ) ) # ( !\REGFILE|registers[19][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ( (\REGFILE|registers[27][18]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][18]~q\,
	datab => \REGFILE|ALT_INV_registers[31][18]~q\,
	datac => \REGFILE|ALT_INV_registers[27][18]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[19][18]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux45~3_combout\);

-- Location: MLABCELL_X28_Y4_N33
\REGFILE|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][18]~q\,
	datab => \REGFILE|ALT_INV_registers[16][18]~q\,
	datac => \REGFILE|ALT_INV_registers[20][18]~q\,
	datad => \REGFILE|ALT_INV_registers[28][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux45~0_combout\);

-- Location: MLABCELL_X28_Y4_N3
\REGFILE|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~1_combout\ = ( \REGFILE|registers[29][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[25][18]~q\) ) ) ) # ( 
-- !\REGFILE|registers[29][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[25][18]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REGFILE|registers[29][18]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[21][18]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[29][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][18]~q\,
	datab => \REGFILE|ALT_INV_registers[25][18]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[17][18]~q\,
	datae => \REGFILE|ALT_INV_registers[29][18]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux45~1_combout\);

-- Location: LABCELL_X26_Y10_N24
\REGFILE|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[30][18]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[18][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[22][18]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[26][18]~q\ & ( (\REGFILE|registers[30][18]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[26][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[18][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[22][18]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][18]~q\,
	datab => \REGFILE|ALT_INV_registers[22][18]~q\,
	datac => \REGFILE|ALT_INV_registers[30][18]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[26][18]~q\,
	combout => \REGFILE|Mux45~2_combout\);

-- Location: MLABCELL_X28_Y6_N6
\REGFILE|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~4_combout\ = ( \REGFILE|Mux45~1_combout\ & ( \REGFILE|Mux45~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|Mux45~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\REGFILE|Mux45~3_combout\)))) ) ) ) # ( !\REGFILE|Mux45~1_combout\ & ( \REGFILE|Mux45~2_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux45~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\REGFILE|Mux45~3_combout\)))) ) ) ) # ( \REGFILE|Mux45~1_combout\ & ( !\REGFILE|Mux45~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|Mux45~0_combout\)) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux45~3_combout\))) ) ) ) # ( !\REGFILE|Mux45~1_combout\ & ( 
-- !\REGFILE|Mux45~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux45~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux45~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_Mux45~3_combout\,
	datad => \REGFILE|ALT_INV_Mux45~0_combout\,
	datae => \REGFILE|ALT_INV_Mux45~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux45~2_combout\,
	combout => \REGFILE|Mux45~4_combout\);

-- Location: MLABCELL_X28_Y6_N30
\inputALU[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~18_combout\ = ( \REGFILE|Mux45~5_combout\ & ( \REGFILE|Mux45~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux45~5_combout\ & ( \REGFILE|Mux45~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux45~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \REGFILE|Mux45~5_combout\ & ( 
-- !\REGFILE|Mux45~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux45~5_combout\ & ( !\REGFILE|Mux45~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux45~9_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101111111110101010100111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux45~9_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux45~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux45~4_combout\,
	combout => \inputALU[18]~18_combout\);

-- Location: LABCELL_X20_Y5_N30
\rtl~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~93_combout\ = ( \inputALU[19]~19_combout\ & ( \inputALU[18]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[17]~17_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[16]~16_combout\))) ) ) ) # ( !\inputALU[19]~19_combout\ & ( \inputALU[18]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[17]~17_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[16]~16_combout\)))) ) ) ) # ( \inputALU[19]~19_combout\ & ( !\inputALU[18]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[17]~17_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[16]~16_combout\)))) ) ) ) # ( !\inputALU[19]~19_combout\ & ( !\inputALU[18]~18_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[17]~17_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[16]~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[16]~16_combout\,
	datad => \ALT_INV_inputALU[17]~17_combout\,
	datae => \ALT_INV_inputALU[19]~19_combout\,
	dataf => \ALT_INV_inputALU[18]~18_combout\,
	combout => \rtl~93_combout\);

-- Location: LABCELL_X25_Y5_N30
\ALU|ShiftLeft0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~40_combout\ = ( \rtl~97_combout\ & ( \rtl~93_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\ALU|ShiftLeft0~39_combout\) ) ) ) # ( !\rtl~97_combout\ & ( 
-- \rtl~93_combout\ & ( ((\ALU|ShiftLeft0~39_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( \rtl~97_combout\ & ( !\rtl~93_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\ALU|ShiftLeft0~39_combout\))) ) ) ) # ( !\rtl~97_combout\ & ( !\rtl~93_combout\ & ( (\ALU|ShiftLeft0~39_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001111110000000000110000111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ShiftLeft0~39_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_rtl~97_combout\,
	dataf => \ALT_INV_rtl~93_combout\,
	combout => \ALU|ShiftLeft0~40_combout\);

-- Location: LABCELL_X17_Y5_N15
\REGFILE|Mux51~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[7][12]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][12]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[5][12]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[6][12]~q\ & ( (\REGFILE|registers[7][12]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[6][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][12]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[5][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][12]~q\,
	datab => \REGFILE|ALT_INV_registers[7][12]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[5][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[6][12]~q\,
	combout => \REGFILE|Mux51~7_combout\);

-- Location: LABCELL_X17_Y5_N21
\REGFILE|Mux51~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~6_combout\ = ( \REGFILE|registers[13][12]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[14][12]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][12]~q\)) ) ) ) # ( !\REGFILE|registers[13][12]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) 
-- & ((\REGFILE|registers[14][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][12]~q\)) ) ) ) # ( \REGFILE|registers[13][12]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[12][12]~q\) ) ) ) # ( !\REGFILE|registers[13][12]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[12][12]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][12]~q\,
	datab => \REGFILE|ALT_INV_registers[14][12]~q\,
	datac => \REGFILE|ALT_INV_registers[12][12]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[13][12]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux51~6_combout\);

-- Location: LABCELL_X17_Y5_N27
\REGFILE|Mux51~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~8_combout\ = ( \REGFILE|registers[1][12]~q\ & ( \REGFILE|registers[3][12]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[0][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[2][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[1][12]~q\ & ( \REGFILE|registers[3][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\REGFILE|registers[0][12]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[2][12]~q\))) ) ) 
-- ) # ( \REGFILE|registers[1][12]~q\ & ( !\REGFILE|registers[3][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[0][12]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[2][12]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\REGFILE|registers[1][12]~q\ & ( !\REGFILE|registers[3][12]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[0][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[2][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][12]~q\,
	datab => \REGFILE|ALT_INV_registers[0][12]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[1][12]~q\,
	dataf => \REGFILE|ALT_INV_registers[3][12]~q\,
	combout => \REGFILE|Mux51~8_combout\);

-- Location: LABCELL_X17_Y5_N30
\REGFILE|Mux51~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~9_combout\ = ( \REGFILE|Mux51~6_combout\ & ( \REGFILE|Mux51~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux51~7_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))))) ) ) ) # ( !\REGFILE|Mux51~6_combout\ & ( 
-- \REGFILE|Mux51~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux51~7_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux51~6_combout\ & ( !\REGFILE|Mux51~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux51~7_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( !\REGFILE|Mux51~6_combout\ & ( !\REGFILE|Mux51~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux51~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000100010001010000000101000001000001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_Mux51~7_combout\,
	datae => \REGFILE|ALT_INV_Mux51~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux51~8_combout\,
	combout => \REGFILE|Mux51~9_combout\);

-- Location: LABCELL_X19_Y9_N57
\REGFILE|Mux51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[30][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[22][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[26][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[18][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][12]~q\,
	datab => \REGFILE|ALT_INV_registers[26][12]~q\,
	datac => \REGFILE|ALT_INV_registers[22][12]~q\,
	datad => \REGFILE|ALT_INV_registers[18][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux51~2_combout\);

-- Location: LABCELL_X19_Y4_N21
\REGFILE|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[29][12]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][12]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[25][12]~q\ & ( (\REGFILE|registers[29][12]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[25][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][12]~q\,
	datab => \REGFILE|ALT_INV_registers[17][12]~q\,
	datac => \REGFILE|ALT_INV_registers[29][12]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[25][12]~q\,
	combout => \REGFILE|Mux51~1_combout\);

-- Location: LABCELL_X17_Y12_N9
\REGFILE|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[20][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][12]~q\,
	datab => \REGFILE|ALT_INV_registers[24][12]~q\,
	datac => \REGFILE|ALT_INV_registers[16][12]~q\,
	datad => \REGFILE|ALT_INV_registers[20][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux51~0_combout\);

-- Location: LABCELL_X16_Y12_N51
\REGFILE|Mux51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~3_combout\ = ( \REGFILE|registers[19][12]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[27][12]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[31][12]~q\)) ) ) ) # ( !\REGFILE|registers[19][12]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\REGFILE|registers[27][12]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[31][12]~q\)) ) ) ) # ( \REGFILE|registers[19][12]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[23][12]~q\) ) ) ) # ( !\REGFILE|registers[19][12]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[23][12]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][12]~q\,
	datab => \REGFILE|ALT_INV_registers[23][12]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[27][12]~q\,
	datae => \REGFILE|ALT_INV_registers[19][12]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux51~3_combout\);

-- Location: LABCELL_X17_Y6_N30
\REGFILE|Mux51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~4_combout\ = ( \REGFILE|Mux51~0_combout\ & ( \REGFILE|Mux51~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|Mux51~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|Mux51~2_combout\))) ) ) ) # ( !\REGFILE|Mux51~0_combout\ & ( \REGFILE|Mux51~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|Mux51~1_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|Mux51~2_combout\))) ) ) ) # ( \REGFILE|Mux51~0_combout\ & ( !\REGFILE|Mux51~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|Mux51~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux51~2_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # 
-- ( !\REGFILE|Mux51~0_combout\ & ( !\REGFILE|Mux51~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|Mux51~1_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux51~2_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux51~2_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux51~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_Mux51~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux51~3_combout\,
	combout => \REGFILE|Mux51~4_combout\);

-- Location: LABCELL_X17_Y6_N0
\inputALU[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~12_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( \REGFILE|Mux51~4_combout\ & ( (((\REGFILE|Mux51~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # (\REGFILE|Mux51~5_combout\)) # 
-- (\CONTROL|Mux7~0_combout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( \REGFILE|Mux51~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux51~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # 
-- (\REGFILE|Mux51~5_combout\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( !\REGFILE|Mux51~4_combout\ & ( ((\REGFILE|Mux51~9_combout\) # (\REGFILE|Mux51~5_combout\)) # (\CONTROL|Mux7~0_combout\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( !\REGFILE|Mux51~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux51~9_combout\) # (\REGFILE|Mux51~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010011101111111111100101010101010100111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \REGFILE|ALT_INV_Mux51~5_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux51~9_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \REGFILE|ALT_INV_Mux51~4_combout\,
	combout => \inputALU[12]~12_combout\);

-- Location: LABCELL_X25_Y8_N27
\REGFILE|Mux48~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[15][15]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[12][15]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[14][15]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[13][15]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[15][15]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[13][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[12][15]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[14][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][15]~q\,
	datab => \REGFILE|ALT_INV_registers[12][15]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[15][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[13][15]~q\,
	combout => \REGFILE|Mux48~6_combout\);

-- Location: LABCELL_X26_Y4_N12
\REGFILE|Mux48~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~7_combout\ = ( \REGFILE|registers[7][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[6][15]~q\) ) ) ) # ( !\REGFILE|registers[7][15]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[6][15]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REGFILE|registers[7][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][15]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[5][15]~q\))) ) ) ) # ( !\REGFILE|registers[7][15]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][15]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[5][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][15]~q\,
	datab => \REGFILE|ALT_INV_registers[4][15]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[5][15]~q\,
	datae => \REGFILE|ALT_INV_registers[7][15]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux48~7_combout\);

-- Location: MLABCELL_X23_Y10_N9
\REGFILE|Mux48~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~8_combout\ = ( \REGFILE|registers[2][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[1][15]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][15]~q\))) ) ) ) # ( !\REGFILE|registers[2][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) 
-- & (\REGFILE|registers[1][15]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][15]~q\))) ) ) ) # ( \REGFILE|registers[2][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[0][15]~q\) ) ) ) # ( !\REGFILE|registers[2][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[0][15]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][15]~q\,
	datab => \REGFILE|ALT_INV_registers[1][15]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[3][15]~q\,
	datae => \REGFILE|ALT_INV_registers[2][15]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux48~8_combout\);

-- Location: LABCELL_X24_Y5_N12
\REGFILE|Mux48~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~9_combout\ = ( \REGFILE|Mux48~7_combout\ & ( \REGFILE|Mux48~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux48~6_combout\)))) ) ) ) # ( !\REGFILE|Mux48~7_combout\ & ( \REGFILE|Mux48~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- \REGFILE|Mux48~6_combout\)))) ) ) ) # ( \REGFILE|Mux48~7_combout\ & ( !\REGFILE|Mux48~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|Mux48~6_combout\)))) ) ) ) # ( !\REGFILE|Mux48~7_combout\ & ( !\REGFILE|Mux48~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux48~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010001000000010001010000000100000101010000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_Mux48~6_combout\,
	datae => \REGFILE|ALT_INV_Mux48~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux48~8_combout\,
	combout => \REGFILE|Mux48~9_combout\);

-- Location: LABCELL_X21_Y11_N3
\REGFILE|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[29][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[21][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[17][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][15]~q\,
	datab => \REGFILE|ALT_INV_registers[17][15]~q\,
	datac => \REGFILE|ALT_INV_registers[25][15]~q\,
	datad => \REGFILE|ALT_INV_registers[29][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux48~1_combout\);

-- Location: MLABCELL_X23_Y11_N3
\REGFILE|Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][15]~q\,
	datab => \REGFILE|ALT_INV_registers[18][15]~q\,
	datac => \REGFILE|ALT_INV_registers[22][15]~q\,
	datad => \REGFILE|ALT_INV_registers[26][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux48~2_combout\);

-- Location: MLABCELL_X23_Y12_N9
\REGFILE|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[20][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][15]~q\,
	datab => \REGFILE|ALT_INV_registers[20][15]~q\,
	datac => \REGFILE|ALT_INV_registers[16][15]~q\,
	datad => \REGFILE|ALT_INV_registers[24][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux48~0_combout\);

-- Location: LABCELL_X20_Y12_N51
\REGFILE|Mux48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][15]~q\,
	datab => \REGFILE|ALT_INV_registers[19][15]~q\,
	datac => \REGFILE|ALT_INV_registers[27][15]~q\,
	datad => \REGFILE|ALT_INV_registers[31][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux48~3_combout\);

-- Location: MLABCELL_X23_Y9_N6
\REGFILE|Mux48~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~4_combout\ = ( \REGFILE|Mux48~0_combout\ & ( \REGFILE|Mux48~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|Mux48~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux48~1_combout\))) ) ) ) # ( !\REGFILE|Mux48~0_combout\ & ( \REGFILE|Mux48~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux48~2_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|Mux48~1_combout\))) ) ) ) # ( \REGFILE|Mux48~0_combout\ & ( !\REGFILE|Mux48~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|Mux48~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux48~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # 
-- ( !\REGFILE|Mux48~0_combout\ & ( !\REGFILE|Mux48~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux48~2_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux48~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_Mux48~1_combout\,
	datac => \REGFILE|ALT_INV_Mux48~2_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_Mux48~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux48~3_combout\,
	combout => \REGFILE|Mux48~4_combout\);

-- Location: MLABCELL_X23_Y5_N9
\inputALU[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~15_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & ( \REGFILE|Mux48~4_combout\ & ( (((\REGFILE|Mux48~5_combout\) # (\REGFILE|Mux48~9_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # 
-- (\CONTROL|Mux7~0_combout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & ( \REGFILE|Mux48~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux48~5_combout\) # (\REGFILE|Mux48~9_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & ( !\REGFILE|Mux48~4_combout\ & ( ((\REGFILE|Mux48~5_combout\) # (\REGFILE|Mux48~9_combout\)) # (\CONTROL|Mux7~0_combout\) ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & ( !\REGFILE|Mux48~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux48~5_combout\) # (\REGFILE|Mux48~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010010111111111111100101010101010100111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux48~9_combout\,
	datad => \REGFILE|ALT_INV_Mux48~5_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \REGFILE|ALT_INV_Mux48~4_combout\,
	combout => \inputALU[15]~15_combout\);

-- Location: MLABCELL_X23_Y4_N3
\REGFILE|Mux49~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[10][14]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[11][14]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][14]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[9][14]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[8][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|registers[10][14]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[11][14]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[8][14]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[9][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][14]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[9][14]~q\,
	datad => \REGFILE|ALT_INV_registers[11][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[8][14]~q\,
	combout => \REGFILE|Mux49~11_combout\);

-- Location: LABCELL_X17_Y5_N45
\REGFILE|Mux49~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~5_combout\ = ( \REGFILE|Mux49~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux49~11_combout\,
	combout => \REGFILE|Mux49~5_combout\);

-- Location: MLABCELL_X13_Y6_N33
\REGFILE|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~0_combout\ = ( \REGFILE|registers[24][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[20][14]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][14]~q\)) ) ) ) # ( !\REGFILE|registers[24][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\REGFILE|registers[20][14]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][14]~q\)) ) ) ) # ( \REGFILE|registers[24][14]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (\REGFILE|registers[16][14]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REGFILE|registers[24][14]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & \REGFILE|registers[16][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][14]~q\,
	datab => \REGFILE|ALT_INV_registers[20][14]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[16][14]~q\,
	datae => \REGFILE|ALT_INV_registers[24][14]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux49~0_combout\);

-- Location: LABCELL_X16_Y6_N51
\REGFILE|Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[29][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[21][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][14]~q\,
	datab => \REGFILE|ALT_INV_registers[17][14]~q\,
	datac => \REGFILE|ALT_INV_registers[25][14]~q\,
	datad => \REGFILE|ALT_INV_registers[29][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux49~1_combout\);

-- Location: LABCELL_X16_Y10_N51
\REGFILE|Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][14]~q\,
	datab => \REGFILE|ALT_INV_registers[22][14]~q\,
	datac => \REGFILE|ALT_INV_registers[18][14]~q\,
	datad => \REGFILE|ALT_INV_registers[30][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux49~2_combout\);

-- Location: LABCELL_X14_Y12_N51
\REGFILE|Mux49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][14]~q\,
	datab => \REGFILE|ALT_INV_registers[19][14]~q\,
	datac => \REGFILE|ALT_INV_registers[27][14]~q\,
	datad => \REGFILE|ALT_INV_registers[23][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux49~3_combout\);

-- Location: LABCELL_X17_Y5_N6
\REGFILE|Mux49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~4_combout\ = ( \REGFILE|Mux49~2_combout\ & ( \REGFILE|Mux49~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux49~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|Mux49~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux49~2_combout\ & ( \REGFILE|Mux49~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux49~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux49~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( 
-- \REGFILE|Mux49~2_combout\ & ( !\REGFILE|Mux49~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux49~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux49~1_combout\)))) ) ) ) # ( !\REGFILE|Mux49~2_combout\ & ( !\REGFILE|Mux49~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux49~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux49~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux49~0_combout\,
	datad => \REGFILE|ALT_INV_Mux49~1_combout\,
	datae => \REGFILE|ALT_INV_Mux49~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux49~3_combout\,
	combout => \REGFILE|Mux49~4_combout\);

-- Location: MLABCELL_X23_Y5_N24
\inputALU[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~14_combout\ = ( \REGFILE|Mux49~5_combout\ & ( \REGFILE|Mux49~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(14)) ) ) ) # ( !\REGFILE|Mux49~5_combout\ & ( \REGFILE|Mux49~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux49~9_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))))) ) ) ) # ( \REGFILE|Mux49~5_combout\ & ( 
-- !\REGFILE|Mux49~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(14)) ) ) ) # ( !\REGFILE|Mux49~5_combout\ & ( !\REGFILE|Mux49~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux49~9_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111101011111010111100100111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \REGFILE|ALT_INV_Mux49~9_combout\,
	datae => \REGFILE|ALT_INV_Mux49~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux49~4_combout\,
	combout => \inputALU[14]~14_combout\);

-- Location: LABCELL_X21_Y5_N33
\rtl~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~88_combout\ = ( \inputALU[15]~15_combout\ & ( \inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[13]~13_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[12]~12_combout\)))) ) ) ) # ( !\inputALU[15]~15_combout\ & ( \inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[13]~13_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[12]~12_combout\)))) ) ) ) # ( \inputALU[15]~15_combout\ & ( 
-- !\inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[13]~13_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[12]~12_combout\)))) ) ) ) # ( !\inputALU[15]~15_combout\ & ( !\inputALU[14]~14_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[13]~13_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[12]~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[13]~13_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[12]~12_combout\,
	datae => \ALT_INV_inputALU[15]~15_combout\,
	dataf => \ALT_INV_inputALU[14]~14_combout\,
	combout => \rtl~88_combout\);

-- Location: LABCELL_X20_Y8_N18
\inputALU[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( \REGFILE|Mux61~9_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( \REGFILE|Mux61~9_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( 
-- !\REGFILE|Mux61~9_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux61~4_combout\) # (\REGFILE|Mux61~5_combout\)))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( !\REGFILE|Mux61~9_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux61~5_combout\))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001111110101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \REGFILE|ALT_INV_Mux61~5_combout\,
	datac => \REGFILE|ALT_INV_Mux61~4_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux61~9_combout\,
	combout => \inputALU[2]~2_combout\);

-- Location: MLABCELL_X18_Y8_N15
\REGFILE|Mux62~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[11][1]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[8][1]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[10][1]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[9][1]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[11][1]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[9][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[8][1]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[10][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][1]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_registers[11][1]~q\,
	datad => \REGFILE|ALT_INV_registers[10][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[9][1]~q\,
	combout => \REGFILE|Mux62~11_combout\);

-- Location: LABCELL_X19_Y10_N21
\REGFILE|Mux62~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~5_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( \REGFILE|Mux62~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux62~11_combout\,
	combout => \REGFILE|Mux62~5_combout\);

-- Location: MLABCELL_X18_Y10_N24
\REGFILE|Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~2_combout\ = ( \REGFILE|registers[22][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[26][1]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[30][1]~q\)) ) ) ) # ( !\REGFILE|registers[22][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[26][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[30][1]~q\)) ) ) ) # ( \REGFILE|registers[22][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[18][1]~q\) ) ) ) # ( !\REGFILE|registers[22][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[18][1]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][1]~q\,
	datab => \REGFILE|ALT_INV_registers[26][1]~q\,
	datac => \REGFILE|ALT_INV_registers[18][1]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[22][1]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux62~2_combout\);

-- Location: MLABCELL_X18_Y9_N21
\REGFILE|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~1_combout\ = ( \REGFILE|registers[17][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[21][1]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][1]~q\))) ) ) ) # ( !\REGFILE|registers[17][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & (\REGFILE|registers[21][1]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][1]~q\))) ) ) ) # ( \REGFILE|registers[17][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[25][1]~q\) ) ) ) # ( !\REGFILE|registers[17][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- \REGFILE|registers[25][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][1]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_registers[25][1]~q\,
	datad => \REGFILE|ALT_INV_registers[29][1]~q\,
	datae => \REGFILE|ALT_INV_registers[17][1]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux62~1_combout\);

-- Location: MLABCELL_X18_Y11_N51
\REGFILE|Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][1]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][1]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- (\REGFILE|registers[27][1]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[19][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][1]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][1]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[19][1]~q\ & ( (\REGFILE|registers[27][1]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][1]~q\,
	datab => \REGFILE|ALT_INV_registers[27][1]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[23][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[19][1]~q\,
	combout => \REGFILE|Mux62~3_combout\);

-- Location: MLABCELL_X9_Y10_N27
\REGFILE|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][1]~q\,
	datab => \REGFILE|ALT_INV_registers[24][1]~q\,
	datac => \REGFILE|ALT_INV_registers[16][1]~q\,
	datad => \REGFILE|ALT_INV_registers[28][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux62~0_combout\);

-- Location: LABCELL_X19_Y10_N30
\REGFILE|Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~4_combout\ = ( \REGFILE|Mux62~3_combout\ & ( \REGFILE|Mux62~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|Mux62~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|Mux62~2_combout\))) ) ) ) # ( !\REGFILE|Mux62~3_combout\ & ( \REGFILE|Mux62~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|Mux62~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux62~2_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( \REGFILE|Mux62~3_combout\ & ( !\REGFILE|Mux62~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- \REGFILE|Mux62~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|Mux62~2_combout\))) ) ) ) # ( !\REGFILE|Mux62~3_combout\ & ( !\REGFILE|Mux62~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|Mux62~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux62~2_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_Mux62~2_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_Mux62~1_combout\,
	datae => \REGFILE|ALT_INV_Mux62~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux62~0_combout\,
	combout => \REGFILE|Mux62~4_combout\);

-- Location: LABCELL_X19_Y10_N54
\inputALU[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~1_combout\ = ( \REGFILE|Mux62~9_combout\ & ( \REGFILE|Mux62~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( !\REGFILE|Mux62~9_combout\ & ( \REGFILE|Mux62~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux62~5_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1))) ) ) ) # ( \REGFILE|Mux62~9_combout\ & ( 
-- !\REGFILE|Mux62~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( !\REGFILE|Mux62~9_combout\ & ( !\REGFILE|Mux62~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux62~5_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101110111011101110100011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux62~5_combout\,
	datae => \REGFILE|ALT_INV_Mux62~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux62~4_combout\,
	combout => \inputALU[1]~1_combout\);

-- Location: LABCELL_X20_Y8_N24
\rtl~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~31_combout\ = ( \inputALU[1]~1_combout\ & ( \inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[2]~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[0]~0_combout\)))) ) ) ) # ( !\inputALU[1]~1_combout\ & ( \inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[2]~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[0]~0_combout\))))) ) ) ) # ( \inputALU[1]~1_combout\ & ( !\inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[2]~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[0]~0_combout\))))) ) ) ) # ( !\inputALU[1]~1_combout\ & ( !\inputALU[3]~3_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[2]~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[0]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[2]~2_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[0]~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[1]~1_combout\,
	dataf => \ALT_INV_inputALU[3]~3_combout\,
	combout => \rtl~31_combout\);

-- Location: LABCELL_X16_Y8_N33
\REGFILE|Mux52~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~8_combout\ = ( \REGFILE|registers[3][11]~q\ & ( \REGFILE|registers[1][11]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[0][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[2][11]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[3][11]~q\ & ( \REGFILE|registers[1][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[0][11]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|registers[2][11]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) 
-- ) # ( \REGFILE|registers[3][11]~q\ & ( !\REGFILE|registers[1][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[0][11]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[2][11]~q\)))) ) ) ) # ( !\REGFILE|registers[3][11]~q\ & ( !\REGFILE|registers[1][11]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[0][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[2][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[0][11]~q\,
	datac => \REGFILE|ALT_INV_registers[2][11]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[3][11]~q\,
	dataf => \REGFILE|ALT_INV_registers[1][11]~q\,
	combout => \REGFILE|Mux52~8_combout\);

-- Location: LABCELL_X16_Y8_N21
\REGFILE|Mux52~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~7_combout\ = ( \REGFILE|registers[7][11]~q\ & ( \REGFILE|registers[5][11]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[6][11]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[7][11]~q\ & ( \REGFILE|registers[5][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[4][11]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[6][11]~q\)))) ) ) 
-- ) # ( \REGFILE|registers[7][11]~q\ & ( !\REGFILE|registers[5][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][11]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|registers[6][11]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\REGFILE|registers[7][11]~q\ & ( !\REGFILE|registers[5][11]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[6][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[4][11]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[6][11]~q\,
	datae => \REGFILE|ALT_INV_registers[7][11]~q\,
	dataf => \REGFILE|ALT_INV_registers[5][11]~q\,
	combout => \REGFILE|Mux52~7_combout\);

-- Location: LABCELL_X16_Y8_N51
\REGFILE|Mux52~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~6_combout\ = ( \REGFILE|registers[14][11]~q\ & ( \REGFILE|registers[13][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[12][11]~q\)))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[15][11]~q\))) ) ) ) # ( !\REGFILE|registers[14][11]~q\ & ( \REGFILE|registers[13][11]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[12][11]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[15][11]~q\))) ) ) ) # ( \REGFILE|registers[14][11]~q\ & ( !\REGFILE|registers[13][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[12][11]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][11]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) 
-- ) ) # ( !\REGFILE|registers[14][11]~q\ & ( !\REGFILE|registers[13][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[12][11]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][11]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][11]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[12][11]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[14][11]~q\,
	dataf => \REGFILE|ALT_INV_registers[13][11]~q\,
	combout => \REGFILE|Mux52~6_combout\);

-- Location: LABCELL_X16_Y8_N42
\REGFILE|Mux52~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~9_combout\ = ( \REGFILE|Mux52~7_combout\ & ( \REGFILE|Mux52~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux52~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux52~7_combout\ & ( \REGFILE|Mux52~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux52~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REGFILE|Mux52~7_combout\ & ( 
-- !\REGFILE|Mux52~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux52~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REGFILE|Mux52~7_combout\ & ( !\REGFILE|Mux52~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux52~8_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000001010100000000000011001000000000011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_Mux52~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux52~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux52~6_combout\,
	combout => \REGFILE|Mux52~9_combout\);

-- Location: LABCELL_X19_Y9_N51
\REGFILE|Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[26][11]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[30][11]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) 
-- # (\REGFILE|registers[22][11]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[18][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[26][11]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[30][11]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[18][11]~q\ & ( (\REGFILE|registers[22][11]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][11]~q\,
	datab => \REGFILE|ALT_INV_registers[22][11]~q\,
	datac => \REGFILE|ALT_INV_registers[26][11]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[18][11]~q\,
	combout => \REGFILE|Mux52~2_combout\);

-- Location: LABCELL_X19_Y4_N9
\REGFILE|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][11]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][11]~q\,
	datab => \REGFILE|ALT_INV_registers[25][11]~q\,
	datac => \REGFILE|ALT_INV_registers[21][11]~q\,
	datad => \REGFILE|ALT_INV_registers[17][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux52~1_combout\);

-- Location: LABCELL_X17_Y11_N3
\REGFILE|Mux52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][11]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][11]~q\,
	datab => \REGFILE|ALT_INV_registers[19][11]~q\,
	datac => \REGFILE|ALT_INV_registers[23][11]~q\,
	datad => \REGFILE|ALT_INV_registers[27][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux52~3_combout\);

-- Location: LABCELL_X17_Y12_N27
\REGFILE|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[20][11]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[28][11]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][11]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[24][11]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[16][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & (\REGFILE|registers[20][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[28][11]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[16][11]~q\ & ( 
-- (\REGFILE|registers[24][11]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][11]~q\,
	datab => \REGFILE|ALT_INV_registers[24][11]~q\,
	datac => \REGFILE|ALT_INV_registers[28][11]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[16][11]~q\,
	combout => \REGFILE|Mux52~0_combout\);

-- Location: MLABCELL_X18_Y6_N42
\REGFILE|Mux52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~4_combout\ = ( \REGFILE|Mux52~3_combout\ & ( \REGFILE|Mux52~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|Mux52~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux52~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REGFILE|Mux52~3_combout\ & ( \REGFILE|Mux52~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|Mux52~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux52~1_combout\)))) ) ) ) # ( \REGFILE|Mux52~3_combout\ & ( !\REGFILE|Mux52~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux52~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux52~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( 
-- !\REGFILE|Mux52~3_combout\ & ( !\REGFILE|Mux52~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux52~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux52~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux52~2_combout\,
	datad => \REGFILE|ALT_INV_Mux52~1_combout\,
	datae => \REGFILE|ALT_INV_Mux52~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux52~0_combout\,
	combout => \REGFILE|Mux52~4_combout\);

-- Location: MLABCELL_X18_Y6_N30
\inputALU[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~11_combout\ = ( \REGFILE|Mux52~5_combout\ & ( \REGFILE|Mux52~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(11)) ) ) ) # ( !\REGFILE|Mux52~5_combout\ & ( \REGFILE|Mux52~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux52~9_combout\)))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))) ) ) ) # ( \REGFILE|Mux52~5_combout\ & ( 
-- !\REGFILE|Mux52~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(11)) ) ) ) # ( !\REGFILE|Mux52~5_combout\ & ( !\REGFILE|Mux52~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux52~9_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101110111011101110100011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	datac => \REGFILE|ALT_INV_Mux52~9_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux52~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux52~4_combout\,
	combout => \inputALU[11]~11_combout\);

-- Location: MLABCELL_X23_Y11_N57
\REGFILE|Mux54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][9]~q\,
	datab => \REGFILE|ALT_INV_registers[18][9]~q\,
	datac => \REGFILE|ALT_INV_registers[26][9]~q\,
	datad => \REGFILE|ALT_INV_registers[22][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux54~2_combout\);

-- Location: LABCELL_X19_Y4_N15
\REGFILE|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][9]~q\,
	datab => \REGFILE|ALT_INV_registers[17][9]~q\,
	datac => \REGFILE|ALT_INV_registers[21][9]~q\,
	datad => \REGFILE|ALT_INV_registers[25][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux54~1_combout\);

-- Location: LABCELL_X16_Y12_N57
\REGFILE|Mux54~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][9]~q\,
	datab => \REGFILE|ALT_INV_registers[23][9]~q\,
	datac => \REGFILE|ALT_INV_registers[19][9]~q\,
	datad => \REGFILE|ALT_INV_registers[27][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux54~3_combout\);

-- Location: LABCELL_X17_Y12_N33
\REGFILE|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[20][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][9]~q\,
	datab => \REGFILE|ALT_INV_registers[20][9]~q\,
	datac => \REGFILE|ALT_INV_registers[24][9]~q\,
	datad => \REGFILE|ALT_INV_registers[16][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux54~0_combout\);

-- Location: MLABCELL_X18_Y6_N24
\REGFILE|Mux54~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~4_combout\ = ( \REGFILE|Mux54~3_combout\ & ( \REGFILE|Mux54~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|Mux54~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux54~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REGFILE|Mux54~3_combout\ & ( \REGFILE|Mux54~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|Mux54~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux54~1_combout\)))) ) ) ) # ( \REGFILE|Mux54~3_combout\ & ( !\REGFILE|Mux54~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux54~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux54~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( 
-- !\REGFILE|Mux54~3_combout\ & ( !\REGFILE|Mux54~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux54~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux54~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux54~2_combout\,
	datad => \REGFILE|ALT_INV_Mux54~1_combout\,
	datae => \REGFILE|ALT_INV_Mux54~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux54~0_combout\,
	combout => \REGFILE|Mux54~4_combout\);

-- Location: MLABCELL_X18_Y6_N15
\REGFILE|Mux54~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[7][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[6][9]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][9]~q\,
	datab => \REGFILE|ALT_INV_registers[4][9]~q\,
	datac => \REGFILE|ALT_INV_registers[7][9]~q\,
	datad => \REGFILE|ALT_INV_registers[6][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux54~7_combout\);

-- Location: MLABCELL_X18_Y6_N51
\REGFILE|Mux54~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][9]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][9]~q\,
	datab => \REGFILE|ALT_INV_registers[3][9]~q\,
	datac => \REGFILE|ALT_INV_registers[2][9]~q\,
	datad => \REGFILE|ALT_INV_registers[0][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux54~8_combout\);

-- Location: MLABCELL_X9_Y6_N9
\REGFILE|Mux54~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~6_combout\ = ( \REGFILE|registers[12][9]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[13][9]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[15][9]~q\))) ) ) ) # ( !\REGFILE|registers[12][9]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) 
-- & (\REGFILE|registers[13][9]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[15][9]~q\))) ) ) ) # ( \REGFILE|registers[12][9]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[14][9]~q\) ) ) ) # ( !\REGFILE|registers[12][9]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[14][9]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][9]~q\,
	datab => \REGFILE|ALT_INV_registers[15][9]~q\,
	datac => \REGFILE|ALT_INV_registers[14][9]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[12][9]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux54~6_combout\);

-- Location: MLABCELL_X18_Y6_N18
\REGFILE|Mux54~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|Mux54~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|Mux54~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux54~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux54~7_combout\)))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|Mux54~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|Mux54~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux54~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000000000000000000001010001000100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \REGFILE|ALT_INV_Mux54~7_combout\,
	datac => \REGFILE|ALT_INV_Mux54~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux54~6_combout\,
	combout => \REGFILE|Mux54~9_combout\);

-- Location: MLABCELL_X18_Y6_N6
\inputALU[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~9_combout\ = ( \CONTROL|Mux7~0_combout\ & ( \REGFILE|Mux54~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) ) ) # ( !\CONTROL|Mux7~0_combout\ & ( \REGFILE|Mux54~9_combout\ ) ) # ( \CONTROL|Mux7~0_combout\ & ( 
-- !\REGFILE|Mux54~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) ) ) # ( !\CONTROL|Mux7~0_combout\ & ( !\REGFILE|Mux54~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux54~4_combout\)) # 
-- (\REGFILE|Mux54~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \REGFILE|ALT_INV_Mux54~5_combout\,
	datac => \REGFILE|ALT_INV_Mux54~4_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \CONTROL|ALT_INV_Mux7~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux54~9_combout\,
	combout => \inputALU[9]~9_combout\);

-- Location: LABCELL_X21_Y6_N39
\REGFILE|Mux55~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~8_combout\ = ( \REGFILE|registers[3][8]~q\ & ( \REGFILE|registers[1][8]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[0][8]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[2][8]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[3][8]~q\ & ( \REGFILE|registers[1][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\REGFILE|registers[0][8]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[2][8]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # 
-- ( \REGFILE|registers[3][8]~q\ & ( !\REGFILE|registers[1][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[0][8]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[2][8]~q\))) ) ) ) # ( !\REGFILE|registers[3][8]~q\ & ( !\REGFILE|registers[1][8]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[0][8]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[2][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[2][8]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[0][8]~q\,
	datae => \REGFILE|ALT_INV_registers[3][8]~q\,
	dataf => \REGFILE|ALT_INV_registers[1][8]~q\,
	combout => \REGFILE|Mux55~8_combout\);

-- Location: LABCELL_X16_Y8_N36
\REGFILE|Mux55~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~7_combout\ = ( \REGFILE|registers[5][8]~q\ & ( \REGFILE|registers[6][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[4][8]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[7][8]~q\))) ) ) ) # ( !\REGFILE|registers[5][8]~q\ & ( \REGFILE|registers[6][8]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|registers[4][8]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[7][8]~q\))) ) ) ) # ( \REGFILE|registers[5][8]~q\ & ( !\REGFILE|registers[6][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[4][8]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][8]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) 
-- # ( !\REGFILE|registers[5][8]~q\ & ( !\REGFILE|registers[6][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|registers[4][8]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][8]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[7][8]~q\,
	datac => \REGFILE|ALT_INV_registers[4][8]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[5][8]~q\,
	dataf => \REGFILE|ALT_INV_registers[6][8]~q\,
	combout => \REGFILE|Mux55~7_combout\);

-- Location: LABCELL_X10_Y10_N57
\REGFILE|Mux55~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[15][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][8]~q\,
	datab => \REGFILE|ALT_INV_registers[13][8]~q\,
	datac => \REGFILE|ALT_INV_registers[12][8]~q\,
	datad => \REGFILE|ALT_INV_registers[15][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux55~6_combout\);

-- Location: LABCELL_X21_Y6_N54
\REGFILE|Mux55~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~9_combout\ = ( \REGFILE|Mux55~7_combout\ & ( \REGFILE|Mux55~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux55~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux55~7_combout\ & ( \REGFILE|Mux55~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux55~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REGFILE|Mux55~7_combout\ & ( 
-- !\REGFILE|Mux55~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux55~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REGFILE|Mux55~7_combout\ & ( !\REGFILE|Mux55~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \REGFILE|Mux55~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000001000001010000000010000100100000011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux55~8_combout\,
	datae => \REGFILE|ALT_INV_Mux55~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux55~6_combout\,
	combout => \REGFILE|Mux55~9_combout\);

-- Location: LABCELL_X7_Y7_N42
\REGFILE|Mux55~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][8]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][8]~q\,
	datab => \REGFILE|ALT_INV_registers[11][8]~q\,
	datac => \REGFILE|ALT_INV_registers[9][8]~q\,
	datad => \REGFILE|ALT_INV_registers[8][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux55~11_combout\);

-- Location: LABCELL_X21_Y6_N33
\REGFILE|Mux55~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~5_combout\ = ( \REGFILE|Mux55~11_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux55~11_combout\,
	combout => \REGFILE|Mux55~5_combout\);

-- Location: LABCELL_X21_Y6_N12
\inputALU[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~8_combout\ = ( \REGFILE|Mux55~9_combout\ & ( \REGFILE|Mux55~5_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\REGFILE|Mux55~9_combout\ & ( \REGFILE|Mux55~5_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( \REGFILE|Mux55~9_combout\ & ( !\REGFILE|Mux55~5_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( 
-- !\REGFILE|Mux55~9_combout\ & ( !\REGFILE|Mux55~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux55~4_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux7~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111101010101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \REGFILE|ALT_INV_Mux55~4_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \REGFILE|ALT_INV_Mux55~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux55~5_combout\,
	combout => \inputALU[8]~8_combout\);

-- Location: MLABCELL_X18_Y6_N54
\rtl~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~77_combout\ = ( \inputALU[8]~8_combout\ & ( \inputALU[10]~10_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[11]~11_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[9]~9_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[8]~8_combout\ & ( \inputALU[10]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[11]~11_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[9]~9_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \inputALU[8]~8_combout\ & ( !\inputALU[10]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[11]~11_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[9]~9_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- !\inputALU[8]~8_combout\ & ( !\inputALU[10]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[11]~11_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[9]~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[11]~11_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[9]~9_combout\,
	datae => \ALT_INV_inputALU[8]~8_combout\,
	dataf => \ALT_INV_inputALU[10]~10_combout\,
	combout => \rtl~77_combout\);

-- Location: LABCELL_X17_Y6_N18
\inputALU[7]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~35_combout\ = ( \REGFILE|Mux56~9_combout\ & ( !\CONTROL|Mux7~0_combout\ ) ) # ( !\REGFILE|Mux56~9_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux56~4_combout\)) # 
-- (\REGFILE|Mux56~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000101010000010100010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux56~5_combout\,
	datad => \REGFILE|ALT_INV_Mux56~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux56~9_combout\,
	combout => \inputALU[7]~35_combout\);

-- Location: LABCELL_X20_Y10_N24
\inputALU[6]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~34_combout\ = ( !\REGFILE|Mux57~5_combout\ & ( !\REGFILE|Mux57~9_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (!\REGFILE|Mux57~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \REGFILE|ALT_INV_Mux57~4_combout\,
	datac => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux57~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux57~9_combout\,
	combout => \inputALU[6]~34_combout\);

-- Location: LABCELL_X20_Y7_N18
\rtl~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~51_combout\ = ( \inputALU[7]~35_combout\ & ( \inputALU[6]~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[5]~5_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[4]~4_combout\)))) ) ) ) # ( !\inputALU[7]~35_combout\ & ( \inputALU[6]~34_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[5]~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[4]~4_combout\))))) ) ) ) # ( 
-- \inputALU[7]~35_combout\ & ( !\inputALU[6]~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[5]~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[4]~4_combout\)))) ) ) ) # ( !\inputALU[7]~35_combout\ & ( !\inputALU[6]~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[5]~5_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[4]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001001010111111100101111011100000010000001111010001010100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[5]~5_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[4]~4_combout\,
	datae => \ALT_INV_inputALU[7]~35_combout\,
	dataf => \ALT_INV_inputALU[6]~34_combout\,
	combout => \rtl~51_combout\);

-- Location: LABCELL_X20_Y5_N36
\rtl~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~89_combout\ = ( \rtl~77_combout\ & ( \rtl~51_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\rtl~88_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\rtl~31_combout\)))) ) ) ) # ( !\rtl~77_combout\ & ( \rtl~51_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\rtl~88_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~31_combout\)))) ) ) ) # ( \rtl~77_combout\ & ( 
-- !\rtl~51_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~88_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\rtl~31_combout\)))) ) ) ) # ( !\rtl~77_combout\ & ( !\rtl~51_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\rtl~88_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~31_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~88_combout\,
	datad => \ALT_INV_rtl~31_combout\,
	datae => \ALT_INV_rtl~77_combout\,
	dataf => \ALT_INV_rtl~51_combout\,
	combout => \rtl~89_combout\);

-- Location: LABCELL_X25_Y5_N42
\ALU|ShiftLeft0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~41_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( \rtl~89_combout\ ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( \rtl~89_combout\ & ( (!\ALU|ShiftRight0~0_combout\ & 
-- ((\ALU|ShiftLeft0~40_combout\))) # (\ALU|ShiftRight0~0_combout\ & (\rtl~101_combout\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( !\rtl~89_combout\ & ( (!\ALU|ShiftRight0~0_combout\ & ((\ALU|ShiftLeft0~40_combout\))) # 
-- (\ALU|ShiftRight0~0_combout\ & (\rtl~101_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000000000000000000011111100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rtl~101_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~0_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~40_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_rtl~89_combout\,
	combout => \ALU|ShiftLeft0~41_combout\);

-- Location: LABCELL_X20_Y7_N48
\WDATA[16]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[16]~64_combout\ = ( \CONTROL|Mux17~1_combout\ & ( (!\CONTROL|Mux18~2_combout\ & \CONTROL|Mux20~2_combout\) ) ) # ( !\CONTROL|Mux17~1_combout\ & ( !\CONTROL|Mux18~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000001100110011001100110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux18~2_combout\,
	datad => \CONTROL|ALT_INV_Mux20~2_combout\,
	datae => \CONTROL|ALT_INV_Mux17~1_combout\,
	combout => \WDATA[16]~64_combout\);

-- Location: LABCELL_X32_Y6_N36
\REGFILE|registers[3][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][22]~feeder_combout\ = ( \WDATA[22]~91_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[22]~91_combout\,
	combout => \REGFILE|registers[3][22]~feeder_combout\);

-- Location: FF_X32_Y6_N38
\REGFILE|registers[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][22]~q\);

-- Location: FF_X29_Y8_N47
\REGFILE|registers[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][22]~q\);

-- Location: FF_X28_Y8_N14
\REGFILE|registers[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][22]~q\);

-- Location: FF_X29_Y7_N26
\REGFILE|registers[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][22]~q\);

-- Location: LABCELL_X32_Y6_N45
\REGFILE|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][22]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[3][22]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][22]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[0][22]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[1][22]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[2][22]~q\ & ( (\REGFILE|registers[3][22]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[2][22]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[0][22]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[1][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][22]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[0][22]~q\,
	datad => \REGFILE|ALT_INV_registers[1][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[2][22]~q\,
	combout => \REGFILE|Mux9~6_combout\);

-- Location: FF_X28_Y6_N17
\REGFILE|registers[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][22]~q\);

-- Location: FF_X28_Y8_N44
\REGFILE|registers[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][22]~q\);

-- Location: LABCELL_X32_Y6_N12
\REGFILE|registers[15][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][22]~feeder_combout\ = ( \WDATA[22]~91_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[22]~91_combout\,
	combout => \REGFILE|registers[15][22]~feeder_combout\);

-- Location: FF_X32_Y6_N14
\REGFILE|registers[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][22]~q\);

-- Location: LABCELL_X29_Y2_N15
\REGFILE|registers[12][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][22]~feeder_combout\ = ( \WDATA[22]~91_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[22]~91_combout\,
	combout => \REGFILE|registers[12][22]~feeder_combout\);

-- Location: FF_X29_Y2_N17
\REGFILE|registers[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][22]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][22]~q\);

-- Location: LABCELL_X32_Y6_N57
\REGFILE|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][22]~q\,
	datab => \REGFILE|ALT_INV_registers[13][22]~q\,
	datac => \REGFILE|ALT_INV_registers[15][22]~q\,
	datad => \REGFILE|ALT_INV_registers[12][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux9~7_combout\);

-- Location: FF_X29_Y4_N50
\REGFILE|registers[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][22]~q\);

-- Location: FF_X24_Y7_N47
\REGFILE|registers[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][22]~q\);

-- Location: FF_X29_Y4_N35
\REGFILE|registers[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][22]~q\);

-- Location: LABCELL_X29_Y4_N51
\REGFILE|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][22]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][22]~q\,
	datab => \REGFILE|ALT_INV_registers[5][22]~q\,
	datac => \REGFILE|ALT_INV_registers[4][22]~q\,
	datad => \REGFILE|ALT_INV_registers[7][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux9~8_combout\);

-- Location: LABCELL_X31_Y8_N3
\REGFILE|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~5_combout\ = ( \REGFILE|registers[8][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[9][22]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][22]~q\)) ) ) ) # ( !\REGFILE|registers[8][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|registers[9][22]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[11][22]~q\)) ) ) ) # ( \REGFILE|registers[8][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[10][22]~q\) ) ) ) # ( !\REGFILE|registers[8][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[10][22]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][22]~q\,
	datab => \REGFILE|ALT_INV_registers[10][22]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_registers[9][22]~q\,
	datae => \REGFILE|ALT_INV_registers[8][22]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux9~5_combout\);

-- Location: LABCELL_X29_Y6_N36
\REGFILE|Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~9_combout\ = ( \REGFILE|Mux9~8_combout\ & ( \REGFILE|Mux9~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|Mux9~6_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux9~7_combout\)))) ) ) ) # ( !\REGFILE|Mux9~8_combout\ & ( \REGFILE|Mux9~5_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux9~6_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux9~7_combout\)))) ) ) ) # ( \REGFILE|Mux9~8_combout\ & ( !\REGFILE|Mux9~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|Mux9~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux9~7_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( 
-- !\REGFILE|Mux9~8_combout\ & ( !\REGFILE|Mux9~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux9~6_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux9~7_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux9~6_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux9~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_Mux9~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux9~5_combout\,
	combout => \REGFILE|Mux9~9_combout\);

-- Location: LABCELL_X29_Y6_N57
\REGFILE|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][22]~q\,
	datab => \REGFILE|ALT_INV_registers[18][22]~q\,
	datac => \REGFILE|ALT_INV_registers[22][22]~q\,
	datad => \REGFILE|ALT_INV_registers[26][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux9~2_combout\);

-- Location: LABCELL_X31_Y6_N21
\REGFILE|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~3_combout\ = ( \REGFILE|registers[19][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[27][22]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[31][22]~q\)) ) ) ) # ( !\REGFILE|registers[19][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\REGFILE|registers[27][22]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[31][22]~q\)) ) ) ) # ( \REGFILE|registers[19][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[23][22]~q\) ) ) ) # ( !\REGFILE|registers[19][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[23][22]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][22]~q\,
	datab => \REGFILE|ALT_INV_registers[23][22]~q\,
	datac => \REGFILE|ALT_INV_registers[27][22]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[19][22]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux9~3_combout\);

-- Location: MLABCELL_X28_Y4_N27
\REGFILE|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][22]~q\,
	datab => \REGFILE|ALT_INV_registers[20][22]~q\,
	datac => \REGFILE|ALT_INV_registers[28][22]~q\,
	datad => \REGFILE|ALT_INV_registers[16][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux9~0_combout\);

-- Location: LABCELL_X29_Y3_N39
\REGFILE|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][22]~q\,
	datab => \REGFILE|ALT_INV_registers[17][22]~q\,
	datac => \REGFILE|ALT_INV_registers[25][22]~q\,
	datad => \REGFILE|ALT_INV_registers[21][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux9~1_combout\);

-- Location: LABCELL_X29_Y6_N30
\REGFILE|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~4_combout\ = ( \REGFILE|Mux9~0_combout\ & ( \REGFILE|Mux9~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux9~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux9~3_combout\)))) ) ) ) # ( !\REGFILE|Mux9~0_combout\ & ( \REGFILE|Mux9~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux9~2_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|Mux9~3_combout\)))) ) ) ) # ( \REGFILE|Mux9~0_combout\ & ( 
-- !\REGFILE|Mux9~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|Mux9~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & \REGFILE|Mux9~3_combout\)))) ) ) ) # ( !\REGFILE|Mux9~0_combout\ & ( !\REGFILE|Mux9~1_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux9~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux9~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_Mux9~2_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_Mux9~3_combout\,
	datae => \REGFILE|ALT_INV_Mux9~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux9~1_combout\,
	combout => \REGFILE|Mux9~4_combout\);

-- Location: LABCELL_X29_Y6_N9
\REGFILE|Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~10_combout\ = ( \REGFILE|Mux9~4_combout\ & ( (\REGFILE|Mux9~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REGFILE|Mux9~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- \REGFILE|Mux9~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux9~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux9~4_combout\,
	combout => \REGFILE|Mux9~10_combout\);

-- Location: MLABCELL_X13_Y10_N24
\ALU|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~33_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux55~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux55~10_combout\)))) ) + ( \REGFILE|Mux23~10_combout\ ) + ( \ALU|Add0~30\ ))
-- \ALU|Add0~34\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux55~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux55~10_combout\)))) ) + ( \REGFILE|Mux23~10_combout\ ) + ( \ALU|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \REGFILE|ALT_INV_Mux55~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux23~10_combout\,
	cin => \ALU|Add0~30\,
	sumout => \ALU|Add0~33_sumout\,
	cout => \ALU|Add0~34\);

-- Location: MLABCELL_X13_Y10_N27
\ALU|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~37_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux54~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux54~10_combout\)))) ) + ( \REGFILE|Mux22~10_combout\ ) + ( \ALU|Add0~34\ ))
-- \ALU|Add0~38\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux54~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux54~10_combout\)))) ) + ( \REGFILE|Mux22~10_combout\ ) + ( \ALU|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \REGFILE|ALT_INV_Mux54~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~10_combout\,
	cin => \ALU|Add0~34\,
	sumout => \ALU|Add0~37_sumout\,
	cout => \ALU|Add0~38\);

-- Location: MLABCELL_X13_Y9_N0
\ALU|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~41_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux53~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux53~11_combout\)))) ) + ( \REGFILE|Mux21~10_combout\ ) + ( \ALU|Add0~38\ ))
-- \ALU|Add0~42\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux53~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux53~11_combout\)))) ) + ( \REGFILE|Mux21~10_combout\ ) + ( \ALU|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \REGFILE|ALT_INV_Mux53~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux21~10_combout\,
	cin => \ALU|Add0~38\,
	sumout => \ALU|Add0~41_sumout\,
	cout => \ALU|Add0~42\);

-- Location: MLABCELL_X13_Y9_N3
\ALU|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~45_sumout\ = SUM(( \REGFILE|Mux20~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux52~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux52~10_combout\)))) ) + ( \ALU|Add0~42\ ))
-- \ALU|Add0~46\ = CARRY(( \REGFILE|Mux20~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux52~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux52~10_combout\)))) ) + ( \ALU|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \REGFILE|ALT_INV_Mux20~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux52~10_combout\,
	cin => \ALU|Add0~42\,
	sumout => \ALU|Add0~45_sumout\,
	cout => \ALU|Add0~46\);

-- Location: MLABCELL_X13_Y9_N6
\ALU|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~49_sumout\ = SUM(( \REGFILE|Mux19~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux51~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(12))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux51~10_combout\)))) ) + ( \ALU|Add0~46\ ))
-- \ALU|Add0~50\ = CARRY(( \REGFILE|Mux19~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux51~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(12))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux51~10_combout\)))) ) + ( \ALU|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \REGFILE|ALT_INV_Mux19~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux51~10_combout\,
	cin => \ALU|Add0~46\,
	sumout => \ALU|Add0~49_sumout\,
	cout => \ALU|Add0~50\);

-- Location: MLABCELL_X13_Y9_N9
\ALU|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~53_sumout\ = SUM(( \REGFILE|Mux18~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux50~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux50~10_combout\)))) ) + ( \ALU|Add0~50\ ))
-- \ALU|Add0~54\ = CARRY(( \REGFILE|Mux18~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux50~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux50~10_combout\)))) ) + ( \ALU|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \REGFILE|ALT_INV_Mux18~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux50~10_combout\,
	cin => \ALU|Add0~50\,
	sumout => \ALU|Add0~53_sumout\,
	cout => \ALU|Add0~54\);

-- Location: MLABCELL_X13_Y9_N12
\ALU|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~57_sumout\ = SUM(( \REGFILE|Mux17~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux49~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux49~10_combout\)))) ) + ( \ALU|Add0~54\ ))
-- \ALU|Add0~58\ = CARRY(( \REGFILE|Mux17~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux49~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux49~10_combout\)))) ) + ( \ALU|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \REGFILE|ALT_INV_Mux17~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux49~10_combout\,
	cin => \ALU|Add0~54\,
	sumout => \ALU|Add0~57_sumout\,
	cout => \ALU|Add0~58\);

-- Location: MLABCELL_X13_Y9_N15
\ALU|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~61_sumout\ = SUM(( \REGFILE|Mux16~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux48~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux48~10_combout\)))) ) + ( \ALU|Add0~58\ ))
-- \ALU|Add0~62\ = CARRY(( \REGFILE|Mux16~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux48~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux48~10_combout\)))) ) + ( \ALU|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \CONTROL|ALT_INV_Mux7~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux16~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux48~10_combout\,
	cin => \ALU|Add0~58\,
	sumout => \ALU|Add0~61_sumout\,
	cout => \ALU|Add0~62\);

-- Location: MLABCELL_X13_Y9_N18
\ALU|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~65_sumout\ = SUM(( \REGFILE|Mux15~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux47~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux47~10_combout\)))) ) + ( \ALU|Add0~62\ ))
-- \ALU|Add0~66\ = CARRY(( \REGFILE|Mux15~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux47~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux47~10_combout\)))) ) + ( \ALU|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux15~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux47~10_combout\,
	cin => \ALU|Add0~62\,
	sumout => \ALU|Add0~65_sumout\,
	cout => \ALU|Add0~66\);

-- Location: MLABCELL_X13_Y9_N21
\ALU|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~69_sumout\ = SUM(( \REGFILE|Mux14~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux46~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux46~10_combout\)))) ) + ( \ALU|Add0~66\ ))
-- \ALU|Add0~70\ = CARRY(( \REGFILE|Mux14~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux46~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux46~10_combout\)))) ) + ( \ALU|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux14~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux46~10_combout\,
	cin => \ALU|Add0~66\,
	sumout => \ALU|Add0~69_sumout\,
	cout => \ALU|Add0~70\);

-- Location: MLABCELL_X13_Y9_N24
\ALU|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~73_sumout\ = SUM(( \REGFILE|Mux13~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux45~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux45~10_combout\)))) ) + ( \ALU|Add0~70\ ))
-- \ALU|Add0~74\ = CARRY(( \REGFILE|Mux13~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux45~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux45~10_combout\)))) ) + ( \ALU|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux13~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux45~10_combout\,
	cin => \ALU|Add0~70\,
	sumout => \ALU|Add0~73_sumout\,
	cout => \ALU|Add0~74\);

-- Location: MLABCELL_X13_Y9_N27
\ALU|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~77_sumout\ = SUM(( \REGFILE|Mux12~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux44~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux44~10_combout\)))) ) + ( \ALU|Add0~74\ ))
-- \ALU|Add0~78\ = CARRY(( \REGFILE|Mux12~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux44~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux44~10_combout\)))) ) + ( \ALU|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux12~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux44~10_combout\,
	cin => \ALU|Add0~74\,
	sumout => \ALU|Add0~77_sumout\,
	cout => \ALU|Add0~78\);

-- Location: MLABCELL_X13_Y8_N0
\ALU|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~81_sumout\ = SUM(( \REGFILE|Mux11~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux43~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux43~10_combout\)))) ) + ( \ALU|Add0~78\ ))
-- \ALU|Add0~82\ = CARRY(( \REGFILE|Mux11~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux43~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux43~10_combout\)))) ) + ( \ALU|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux11~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux43~10_combout\,
	cin => \ALU|Add0~78\,
	sumout => \ALU|Add0~81_sumout\,
	cout => \ALU|Add0~82\);

-- Location: MLABCELL_X13_Y8_N3
\ALU|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~85_sumout\ = SUM(( \REGFILE|Mux10~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux42~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux42~10_combout\)))) ) + ( \ALU|Add0~82\ ))
-- \ALU|Add0~86\ = CARRY(( \REGFILE|Mux10~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux42~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux42~10_combout\)))) ) + ( \ALU|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux10~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux42~10_combout\,
	cin => \ALU|Add0~82\,
	sumout => \ALU|Add0~85_sumout\,
	cout => \ALU|Add0~86\);

-- Location: MLABCELL_X13_Y8_N6
\ALU|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~89_sumout\ = SUM(( \REGFILE|Mux9~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux41~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux41~10_combout\)))) ) + ( \ALU|Add0~86\ ))
-- \ALU|Add0~90\ = CARRY(( \REGFILE|Mux9~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux41~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux41~10_combout\)))) ) + ( \ALU|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux9~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux41~10_combout\,
	cin => \ALU|Add0~86\,
	sumout => \ALU|Add0~89_sumout\,
	cout => \ALU|Add0~90\);

-- Location: MLABCELL_X13_Y8_N9
\ALU|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~93_sumout\ = SUM(( \REGFILE|Mux8~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux40~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux40~11_combout\)))) ) + ( \ALU|Add0~90\ ))
-- \ALU|Add0~94\ = CARRY(( \REGFILE|Mux8~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux40~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux40~11_combout\)))) ) + ( \ALU|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux8~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux40~11_combout\,
	cin => \ALU|Add0~90\,
	sumout => \ALU|Add0~93_sumout\,
	cout => \ALU|Add0~94\);

-- Location: MLABCELL_X13_Y8_N12
\ALU|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~97_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux39~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux39~11_combout\)))) ) + ( \REGFILE|Mux7~10_combout\ ) + ( \ALU|Add0~94\ ))
-- \ALU|Add0~98\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux39~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux39~11_combout\)))) ) + ( \REGFILE|Mux7~10_combout\ ) + ( \ALU|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux39~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux7~10_combout\,
	cin => \ALU|Add0~94\,
	sumout => \ALU|Add0~97_sumout\,
	cout => \ALU|Add0~98\);

-- Location: MLABCELL_X13_Y8_N15
\ALU|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~101_sumout\ = SUM(( \REGFILE|Mux6~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux38~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux38~11_combout\)))) ) + ( \ALU|Add0~98\ ))
-- \ALU|Add0~102\ = CARRY(( \REGFILE|Mux6~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux38~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux38~11_combout\)))) ) + ( \ALU|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux6~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux38~11_combout\,
	cin => \ALU|Add0~98\,
	sumout => \ALU|Add0~101_sumout\,
	cout => \ALU|Add0~102\);

-- Location: MLABCELL_X13_Y8_N18
\ALU|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~105_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux37~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux37~11_combout\)))) ) + ( \REGFILE|Mux5~10_combout\ ) + ( \ALU|Add0~102\ ))
-- \ALU|Add0~106\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux37~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux37~11_combout\)))) ) + ( \REGFILE|Mux5~10_combout\ ) + ( \ALU|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux37~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~10_combout\,
	cin => \ALU|Add0~102\,
	sumout => \ALU|Add0~105_sumout\,
	cout => \ALU|Add0~106\);

-- Location: MLABCELL_X13_Y8_N21
\ALU|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~109_sumout\ = SUM(( \REGFILE|Mux4~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux36~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux36~11_combout\)))) ) + ( \ALU|Add0~106\ ))
-- \ALU|Add0~110\ = CARRY(( \REGFILE|Mux4~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux36~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux36~11_combout\)))) ) + ( \ALU|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux4~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux36~11_combout\,
	cin => \ALU|Add0~106\,
	sumout => \ALU|Add0~109_sumout\,
	cout => \ALU|Add0~110\);

-- Location: MLABCELL_X13_Y8_N24
\ALU|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~113_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux35~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux35~11_combout\)))) ) + ( \REGFILE|Mux3~10_combout\ ) + ( \ALU|Add0~110\ ))
-- \ALU|Add0~114\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux35~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux35~11_combout\)))) ) + ( \REGFILE|Mux3~10_combout\ ) + ( \ALU|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux35~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux3~10_combout\,
	cin => \ALU|Add0~110\,
	sumout => \ALU|Add0~113_sumout\,
	cout => \ALU|Add0~114\);

-- Location: MLABCELL_X13_Y8_N27
\ALU|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~117_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux34~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux34~11_combout\)))) ) + ( \REGFILE|Mux2~11_combout\ ) + ( \ALU|Add0~114\ ))
-- \ALU|Add0~118\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux34~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux34~11_combout\)))) ) + ( \REGFILE|Mux2~11_combout\ ) + ( \ALU|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux34~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux2~11_combout\,
	cin => \ALU|Add0~114\,
	sumout => \ALU|Add0~117_sumout\,
	cout => \ALU|Add0~118\);

-- Location: MLABCELL_X13_Y8_N30
\ALU|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~121_sumout\ = SUM(( \REGFILE|Mux1~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux33~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux33~11_combout\)))) ) + ( \ALU|Add0~118\ ))
-- \ALU|Add0~122\ = CARRY(( \REGFILE|Mux1~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux33~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux33~11_combout\)))) ) + ( \ALU|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux1~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux33~11_combout\,
	cin => \ALU|Add0~118\,
	sumout => \ALU|Add0~121_sumout\,
	cout => \ALU|Add0~122\);

-- Location: MLABCELL_X13_Y8_N33
\ALU|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~125_sumout\ = SUM(( \REGFILE|Mux0~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((\REGFILE|Mux32~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((\REGFILE|Mux32~11_combout\)))) ) + ( \ALU|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010000100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux0~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux32~11_combout\,
	cin => \ALU|Add0~122\,
	sumout => \ALU|Add0~125_sumout\);

-- Location: LABCELL_X29_Y9_N36
\WDATA[31]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[31]~125_combout\ = ( \WDATA[8]~4_combout\ & ( \ALU|Add0~125_sumout\ & ( (\WDATA[8]~3_combout\ & ((\inputALU[31]~31_combout\) # (\REGFILE|Mux0~10_combout\))) ) ) ) # ( !\WDATA[8]~4_combout\ & ( \ALU|Add0~125_sumout\ & ( ((\REGFILE|Mux0~10_combout\ & 
-- \inputALU[31]~31_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( \WDATA[8]~4_combout\ & ( !\ALU|Add0~125_sumout\ & ( (\WDATA[8]~3_combout\ & ((\inputALU[31]~31_combout\) # (\REGFILE|Mux0~10_combout\))) ) ) ) # ( !\WDATA[8]~4_combout\ & ( 
-- !\ALU|Add0~125_sumout\ & ( (\REGFILE|Mux0~10_combout\ & (!\WDATA[8]~3_combout\ & \inputALU[31]~31_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000110000111100001111001111110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux0~10_combout\,
	datac => \ALT_INV_WDATA[8]~3_combout\,
	datad => \ALT_INV_inputALU[31]~31_combout\,
	datae => \ALT_INV_WDATA[8]~4_combout\,
	dataf => \ALU|ALT_INV_Add0~125_sumout\,
	combout => \WDATA[31]~125_combout\);

-- Location: MLABCELL_X13_Y7_N36
\WDATA[16]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[16]~61_combout\ = ( \CONTROL|Mux17~1_combout\ & ( (!\CONTROL|Mux19~1_combout\ & \CONTROL|Mux20~2_combout\) ) ) # ( !\CONTROL|Mux17~1_combout\ & ( (\CONTROL|Mux19~1_combout\ & !\CONTROL|Mux20~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_Mux19~1_combout\,
	datad => \CONTROL|ALT_INV_Mux20~2_combout\,
	dataf => \CONTROL|ALT_INV_Mux17~1_combout\,
	combout => \WDATA[16]~61_combout\);

-- Location: LABCELL_X14_Y9_N39
\ALU|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~49_sumout\ = SUM(( \REGFILE|Mux19~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux51~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(12))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux51~10_combout\))))) ) + ( \ALU|Add1~46\ ))
-- \ALU|Add1~50\ = CARRY(( \REGFILE|Mux19~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux51~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(12))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux51~10_combout\))))) ) + ( \ALU|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \REGFILE|ALT_INV_Mux19~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux51~10_combout\,
	cin => \ALU|Add1~46\,
	sumout => \ALU|Add1~49_sumout\,
	cout => \ALU|Add1~50\);

-- Location: LABCELL_X14_Y9_N42
\ALU|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~53_sumout\ = SUM(( \REGFILE|Mux18~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux50~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux50~10_combout\))))) ) + ( \ALU|Add1~50\ ))
-- \ALU|Add1~54\ = CARRY(( \REGFILE|Mux18~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux50~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux50~10_combout\))))) ) + ( \ALU|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \REGFILE|ALT_INV_Mux18~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux50~10_combout\,
	cin => \ALU|Add1~50\,
	sumout => \ALU|Add1~53_sumout\,
	cout => \ALU|Add1~54\);

-- Location: LABCELL_X14_Y9_N45
\ALU|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~57_sumout\ = SUM(( \REGFILE|Mux17~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux49~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux49~10_combout\))))) ) + ( \ALU|Add1~54\ ))
-- \ALU|Add1~58\ = CARRY(( \REGFILE|Mux17~10_combout\ ) + ( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux49~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux49~10_combout\))))) ) + ( \ALU|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001011111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \REGFILE|ALT_INV_Mux17~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux49~10_combout\,
	cin => \ALU|Add1~54\,
	sumout => \ALU|Add1~57_sumout\,
	cout => \ALU|Add1~58\);

-- Location: LABCELL_X14_Y9_N48
\ALU|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~61_sumout\ = SUM(( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux48~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux48~10_combout\))))) ) + ( \REGFILE|Mux16~10_combout\ ) + ( \ALU|Add1~58\ ))
-- \ALU|Add1~62\ = CARRY(( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux48~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux48~10_combout\))))) ) + ( \REGFILE|Mux16~10_combout\ ) + ( \ALU|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datad => \REGFILE|ALT_INV_Mux48~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~10_combout\,
	cin => \ALU|Add1~58\,
	sumout => \ALU|Add1~61_sumout\,
	cout => \ALU|Add1~62\);

-- Location: LABCELL_X14_Y9_N51
\ALU|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~65_sumout\ = SUM(( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux47~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux47~10_combout\))))) ) + ( \REGFILE|Mux15~10_combout\ ) + ( \ALU|Add1~62\ ))
-- \ALU|Add1~66\ = CARRY(( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux47~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux47~10_combout\))))) ) + ( \REGFILE|Mux15~10_combout\ ) + ( \ALU|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001110111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datad => \REGFILE|ALT_INV_Mux47~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux15~10_combout\,
	cin => \ALU|Add1~62\,
	sumout => \ALU|Add1~65_sumout\,
	cout => \ALU|Add1~66\);

-- Location: LABCELL_X14_Y9_N54
\ALU|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~69_sumout\ = SUM(( \REGFILE|Mux14~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux46~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux46~10_combout\)))) ) + ( \ALU|Add1~66\ ))
-- \ALU|Add1~70\ = CARRY(( \REGFILE|Mux14~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux46~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux46~10_combout\)))) ) + ( \ALU|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000101111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux14~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux46~10_combout\,
	cin => \ALU|Add1~66\,
	sumout => \ALU|Add1~69_sumout\,
	cout => \ALU|Add1~70\);

-- Location: LABCELL_X14_Y9_N57
\ALU|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~73_sumout\ = SUM(( \REGFILE|Mux13~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux45~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux45~10_combout\)))) ) + ( \ALU|Add1~70\ ))
-- \ALU|Add1~74\ = CARRY(( \REGFILE|Mux13~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux45~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux45~10_combout\)))) ) + ( \ALU|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000101111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux13~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux45~10_combout\,
	cin => \ALU|Add1~70\,
	sumout => \ALU|Add1~73_sumout\,
	cout => \ALU|Add1~74\);

-- Location: LABCELL_X14_Y8_N0
\ALU|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~77_sumout\ = SUM(( \REGFILE|Mux12~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux44~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux44~10_combout\)))) ) + ( \ALU|Add1~74\ ))
-- \ALU|Add1~78\ = CARRY(( \REGFILE|Mux12~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux44~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux44~10_combout\)))) ) + ( \ALU|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux12~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux44~10_combout\,
	cin => \ALU|Add1~74\,
	sumout => \ALU|Add1~77_sumout\,
	cout => \ALU|Add1~78\);

-- Location: LABCELL_X14_Y8_N3
\ALU|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~81_sumout\ = SUM(( \REGFILE|Mux11~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux43~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux43~10_combout\)))) ) + ( \ALU|Add1~78\ ))
-- \ALU|Add1~82\ = CARRY(( \REGFILE|Mux11~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux43~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux43~10_combout\)))) ) + ( \ALU|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux11~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux43~10_combout\,
	cin => \ALU|Add1~78\,
	sumout => \ALU|Add1~81_sumout\,
	cout => \ALU|Add1~82\);

-- Location: LABCELL_X14_Y8_N6
\ALU|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~85_sumout\ = SUM(( \REGFILE|Mux10~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux42~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux42~10_combout\)))) ) + ( \ALU|Add1~82\ ))
-- \ALU|Add1~86\ = CARRY(( \REGFILE|Mux10~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux42~10_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux42~10_combout\)))) ) + ( \ALU|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux10~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux42~10_combout\,
	cin => \ALU|Add1~82\,
	sumout => \ALU|Add1~85_sumout\,
	cout => \ALU|Add1~86\);

-- Location: LABCELL_X14_Y8_N9
\ALU|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~89_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux41~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux41~10_combout\)))) ) + ( \REGFILE|Mux9~10_combout\ ) + ( \ALU|Add1~86\ ))
-- \ALU|Add1~90\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux41~10_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux41~10_combout\)))) ) + ( \REGFILE|Mux9~10_combout\ ) + ( \ALU|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux41~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux9~10_combout\,
	cin => \ALU|Add1~86\,
	sumout => \ALU|Add1~89_sumout\,
	cout => \ALU|Add1~90\);

-- Location: LABCELL_X14_Y8_N12
\ALU|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~93_sumout\ = SUM(( \REGFILE|Mux8~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux40~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux40~11_combout\)))) ) + ( \ALU|Add1~90\ ))
-- \ALU|Add1~94\ = CARRY(( \REGFILE|Mux8~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux40~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux40~11_combout\)))) ) + ( \ALU|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux8~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux40~11_combout\,
	cin => \ALU|Add1~90\,
	sumout => \ALU|Add1~93_sumout\,
	cout => \ALU|Add1~94\);

-- Location: LABCELL_X14_Y8_N15
\ALU|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~97_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux39~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux39~11_combout\)))) ) + ( \REGFILE|Mux7~10_combout\ ) + ( \ALU|Add1~94\ ))
-- \ALU|Add1~98\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux39~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux39~11_combout\)))) ) + ( \REGFILE|Mux7~10_combout\ ) + ( \ALU|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux39~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux7~10_combout\,
	cin => \ALU|Add1~94\,
	sumout => \ALU|Add1~97_sumout\,
	cout => \ALU|Add1~98\);

-- Location: LABCELL_X14_Y8_N18
\ALU|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~101_sumout\ = SUM(( \REGFILE|Mux6~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux38~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux38~11_combout\)))) ) + ( \ALU|Add1~98\ ))
-- \ALU|Add1~102\ = CARRY(( \REGFILE|Mux6~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux38~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux38~11_combout\)))) ) + ( \ALU|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux6~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux38~11_combout\,
	cin => \ALU|Add1~98\,
	sumout => \ALU|Add1~101_sumout\,
	cout => \ALU|Add1~102\);

-- Location: LABCELL_X14_Y8_N21
\ALU|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~105_sumout\ = SUM(( \REGFILE|Mux5~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux37~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux37~11_combout\)))) ) + ( \ALU|Add1~102\ ))
-- \ALU|Add1~106\ = CARRY(( \REGFILE|Mux5~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux37~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux37~11_combout\)))) ) + ( \ALU|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux5~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux37~11_combout\,
	cin => \ALU|Add1~102\,
	sumout => \ALU|Add1~105_sumout\,
	cout => \ALU|Add1~106\);

-- Location: LABCELL_X14_Y8_N24
\ALU|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~109_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux36~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux36~11_combout\)))) ) + ( \REGFILE|Mux4~10_combout\ ) + ( \ALU|Add1~106\ ))
-- \ALU|Add1~110\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux36~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux36~11_combout\)))) ) + ( \REGFILE|Mux4~10_combout\ ) + ( \ALU|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux36~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~10_combout\,
	cin => \ALU|Add1~106\,
	sumout => \ALU|Add1~109_sumout\,
	cout => \ALU|Add1~110\);

-- Location: LABCELL_X14_Y8_N27
\ALU|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~113_sumout\ = SUM(( \REGFILE|Mux3~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux35~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux35~11_combout\)))) ) + ( \ALU|Add1~110\ ))
-- \ALU|Add1~114\ = CARRY(( \REGFILE|Mux3~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux35~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux35~11_combout\)))) ) + ( \ALU|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux3~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux35~11_combout\,
	cin => \ALU|Add1~110\,
	sumout => \ALU|Add1~113_sumout\,
	cout => \ALU|Add1~114\);

-- Location: LABCELL_X14_Y8_N30
\ALU|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~117_sumout\ = SUM(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux34~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux34~11_combout\)))) ) + ( \REGFILE|Mux2~11_combout\ ) + ( \ALU|Add1~114\ ))
-- \ALU|Add1~118\ = CARRY(( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux34~11_combout\))) # (\CONTROL|Mux7~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux34~11_combout\)))) ) + ( \REGFILE|Mux2~11_combout\ ) + ( \ALU|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux34~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux2~11_combout\,
	cin => \ALU|Add1~114\,
	sumout => \ALU|Add1~117_sumout\,
	cout => \ALU|Add1~118\);

-- Location: LABCELL_X14_Y8_N33
\ALU|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~121_sumout\ = SUM(( \REGFILE|Mux1~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux33~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux33~11_combout\)))) ) + ( \ALU|Add1~118\ ))
-- \ALU|Add1~122\ = CARRY(( \REGFILE|Mux1~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux33~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux33~11_combout\)))) ) + ( \ALU|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux1~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux33~11_combout\,
	cin => \ALU|Add1~118\,
	sumout => \ALU|Add1~121_sumout\,
	cout => \ALU|Add1~122\);

-- Location: LABCELL_X14_Y8_N36
\ALU|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~125_sumout\ = SUM(( \REGFILE|Mux0~10_combout\ ) + ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\CONTROL|Mux7~1_combout\ & ((!\REGFILE|Mux32~11_combout\))) # (\CONTROL|Mux7~1_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (((!\REGFILE|Mux32~11_combout\)))) ) + ( \ALU|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux7~1_combout\,
	datad => \REGFILE|ALT_INV_Mux0~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux32~11_combout\,
	cin => \ALU|Add1~122\,
	sumout => \ALU|Add1~125_sumout\);

-- Location: MLABCELL_X28_Y9_N48
\WDATA[31]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[31]~124_combout\ = ( \ALU|Add1~125_sumout\ & ( \inputALU[31]~31_combout\ & ( (\WDATA[16]~61_combout\ & ((\inputALU[15]~15_combout\) # (\WDATA[8]~1_combout\))) ) ) ) # ( !\ALU|Add1~125_sumout\ & ( \inputALU[31]~31_combout\ & ( (!\WDATA[8]~1_combout\ 
-- & (\WDATA[16]~61_combout\ & \inputALU[15]~15_combout\)) ) ) ) # ( \ALU|Add1~125_sumout\ & ( !\inputALU[31]~31_combout\ & ( (!\WDATA[8]~1_combout\ & (((\WDATA[16]~61_combout\ & \inputALU[15]~15_combout\)))) # (\WDATA[8]~1_combout\ & 
-- ((!\REGFILE|Mux0~10_combout\) # ((\WDATA[16]~61_combout\)))) ) ) ) # ( !\ALU|Add1~125_sumout\ & ( !\inputALU[31]~31_combout\ & ( (!\WDATA[8]~1_combout\ & (((\WDATA[16]~61_combout\ & \inputALU[15]~15_combout\)))) # (\WDATA[8]~1_combout\ & 
-- (!\REGFILE|Mux0~10_combout\ & (!\WDATA[16]~61_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001010010001010100111100000000000010100000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~1_combout\,
	datab => \REGFILE|ALT_INV_Mux0~10_combout\,
	datac => \ALT_INV_WDATA[16]~61_combout\,
	datad => \ALT_INV_inputALU[15]~15_combout\,
	datae => \ALU|ALT_INV_Add1~125_sumout\,
	dataf => \ALT_INV_inputALU[31]~31_combout\,
	combout => \WDATA[31]~124_combout\);

-- Location: MLABCELL_X28_Y9_N6
\WDATA[31]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[31]~126_combout\ = ( \WDATA[31]~125_combout\ & ( \WDATA[31]~124_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~41_combout\))) # (\WDATA[16]~64_combout\ & (\inputALU[31]~31_combout\))) ) ) ) # ( 
-- !\WDATA[31]~125_combout\ & ( \WDATA[31]~124_combout\ & ( (!\WDATA[16]~65_combout\ & (((!\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~41_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\inputALU[31]~31_combout\)))) ) ) ) # ( \WDATA[31]~125_combout\ & ( !\WDATA[31]~124_combout\ & ( (!\WDATA[16]~65_combout\ & (((\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~41_combout\))) # 
-- (\WDATA[16]~64_combout\ & (\inputALU[31]~31_combout\)))) ) ) ) # ( !\WDATA[31]~125_combout\ & ( !\WDATA[31]~124_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~41_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\inputALU[31]~31_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~65_combout\,
	datab => \ALT_INV_inputALU[31]~31_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~41_combout\,
	datad => \ALT_INV_WDATA[16]~64_combout\,
	datae => \ALT_INV_WDATA[31]~125_combout\,
	dataf => \ALT_INV_WDATA[31]~124_combout\,
	combout => \WDATA[31]~126_combout\);

-- Location: MLABCELL_X28_Y9_N3
\WDATA[31]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[31]~127_combout\ = ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(31) & ( \WDATA[31]~126_combout\ & ( (!\CONTROL|Mux9~0_combout\) # (\Add0~117_sumout\) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(31) & ( 
-- \WDATA[31]~126_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (!\CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\ & ((\Add0~117_sumout\))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(31) & ( !\WDATA[31]~126_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & (\CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\ & ((\Add0~117_sumout\))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(31) & ( !\WDATA[31]~126_combout\ & ( (\Add0~117_sumout\ & 
-- \CONTROL|Mux9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001110100011101000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \ALT_INV_Add0~117_sumout\,
	datac => \CONTROL|ALT_INV_Mux9~0_combout\,
	datae => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \ALT_INV_WDATA[31]~126_combout\,
	combout => \WDATA[31]~127_combout\);

-- Location: FF_X26_Y8_N41
\REGFILE|registers[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[31]~127_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][31]~q\);

-- Location: LABCELL_X26_Y8_N27
\REGFILE|Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][31]~q\ & ( (\REGFILE|registers[14][31]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[13][31]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[15][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[14][31]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[15][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[13][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_registers[14][31]~q\,
	datac => \REGFILE|ALT_INV_registers[12][31]~q\,
	datad => \REGFILE|ALT_INV_registers[13][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[15][31]~q\,
	combout => \REGFILE|Mux32~7_combout\);

-- Location: MLABCELL_X28_Y12_N3
\REGFILE|Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][31]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][31]~q\,
	datab => \REGFILE|ALT_INV_registers[4][31]~q\,
	datac => \REGFILE|ALT_INV_registers[5][31]~q\,
	datad => \REGFILE|ALT_INV_registers[6][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux32~8_combout\);

-- Location: LABCELL_X31_Y9_N15
\REGFILE|Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~9_combout\ = ( \REGFILE|registers[3][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[1][31]~q\) ) ) ) # ( !\REGFILE|registers[3][31]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[1][31]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REGFILE|registers[3][31]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[0][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[2][31]~q\))) ) ) ) # ( !\REGFILE|registers[3][31]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[0][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[2][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][31]~q\,
	datab => \REGFILE|ALT_INV_registers[1][31]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[2][31]~q\,
	datae => \REGFILE|ALT_INV_registers[3][31]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux32~9_combout\);

-- Location: LABCELL_X26_Y8_N33
\REGFILE|Mux32~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~10_combout\ = ( \REGFILE|Mux32~8_combout\ & ( \REGFILE|Mux32~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux32~7_combout\)))) ) ) ) # ( !\REGFILE|Mux32~8_combout\ & ( \REGFILE|Mux32~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux32~7_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REGFILE|Mux32~8_combout\ & ( !\REGFILE|Mux32~9_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|Mux32~7_combout\)))) ) ) ) # ( !\REGFILE|Mux32~8_combout\ & ( !\REGFILE|Mux32~9_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux32~7_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000010100000001000010100000000100001111000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_Mux32~7_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_Mux32~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux32~9_combout\,
	combout => \REGFILE|Mux32~10_combout\);

-- Location: LABCELL_X26_Y8_N0
\REGFILE|Mux32~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux32~11_combout\ = ( \REGFILE|Mux32~4_combout\ & ( ((\REGFILE|Mux32~6_combout\) # (\REGFILE|Mux32~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REGFILE|Mux32~4_combout\ & ( (\REGFILE|Mux32~6_combout\) # 
-- (\REGFILE|Mux32~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux32~10_combout\,
	datad => \REGFILE|ALT_INV_Mux32~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux32~4_combout\,
	combout => \REGFILE|Mux32~11_combout\);

-- Location: LABCELL_X17_Y8_N21
\rtl~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~103_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \rtl~103_combout\);

-- Location: LABCELL_X24_Y3_N27
\ALU|ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~0_combout\ = ( \rtl~103_combout\ & ( \rtl~102_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_rtl~102_combout\,
	dataf => \ALT_INV_rtl~103_combout\,
	combout => \ALU|ShiftLeft0~0_combout\);

-- Location: LABCELL_X24_Y3_N15
\ALU|ShiftRight0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~53_combout\ = ( \REGFILE|Mux33~11_combout\ & ( \REGFILE|Mux32~11_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux33~11_combout\ & ( \REGFILE|Mux32~11_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & ((!\ALU|ShiftLeft0~0_combout\) # ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) # (\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) ) # ( \REGFILE|Mux33~11_combout\ & 
-- ( !\REGFILE|Mux32~11_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (\ALU|ShiftLeft0~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) # (\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) ) 
-- # ( !\REGFILE|Mux33~11_combout\ & ( !\REGFILE|Mux32~11_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & \CONTROL|Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110000001110100011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \REGFILE|ALT_INV_Mux33~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux32~11_combout\,
	combout => \ALU|ShiftRight0~53_combout\);

-- Location: LABCELL_X19_Y5_N15
\rtl~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~96_combout\ = ( \inputALU[20]~20_combout\ & ( \inputALU[21]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[22]~22_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[19]~19_combout\)))) ) ) ) # ( !\inputALU[20]~20_combout\ & ( \inputALU[21]~21_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[22]~22_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[19]~19_combout\)))) ) ) ) # ( \inputALU[20]~20_combout\ & ( !\inputALU[21]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[22]~22_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[19]~19_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- !\inputALU[20]~20_combout\ & ( !\inputALU[21]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[22]~22_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[19]~19_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[22]~22_combout\,
	datac => \ALT_INV_inputALU[19]~19_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[20]~20_combout\,
	dataf => \ALT_INV_inputALU[21]~21_combout\,
	combout => \rtl~96_combout\);

-- Location: LABCELL_X19_Y5_N0
\ALU|ShiftLeft0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~36_combout\ = ( \inputALU[29]~29_combout\ & ( \inputALU[30]~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[28]~28_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\))) ) ) ) # ( !\inputALU[29]~29_combout\ & ( \inputALU[30]~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[28]~28_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- \inputALU[29]~29_combout\ & ( !\inputALU[30]~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[28]~28_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[27]~27_combout\))) ) ) ) # ( !\inputALU[29]~29_combout\ & ( !\inputALU[30]~30_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[28]~28_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[27]~27_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[28]~28_combout\,
	datae => \ALT_INV_inputALU[29]~29_combout\,
	dataf => \ALT_INV_inputALU[30]~30_combout\,
	combout => \ALU|ShiftLeft0~36_combout\);

-- Location: LABCELL_X20_Y6_N48
\rtl~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~92_combout\ = ( \inputALU[17]~17_combout\ & ( \inputALU[15]~15_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[18]~18_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[16]~16_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[17]~17_combout\ & ( \inputALU[15]~15_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[18]~18_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[16]~16_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( \inputALU[17]~17_combout\ & ( !\inputALU[15]~15_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[18]~18_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[16]~16_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( 
-- !\inputALU[17]~17_combout\ & ( !\inputALU[15]~15_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[18]~18_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[16]~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[18]~18_combout\,
	datad => \ALT_INV_inputALU[16]~16_combout\,
	datae => \ALT_INV_inputALU[17]~17_combout\,
	dataf => \ALT_INV_inputALU[15]~15_combout\,
	combout => \rtl~92_combout\);

-- Location: LABCELL_X19_Y5_N36
\ALU|ShiftLeft0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~37_combout\ = ( \rtl~92_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~36_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~96_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) # ( !\rtl~92_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~36_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~96_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ALT_INV_rtl~96_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~36_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ALT_INV_rtl~92_combout\,
	combout => \ALU|ShiftLeft0~37_combout\);

-- Location: LABCELL_X20_Y10_N21
\inputALU[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~32_combout\ = ( !\CONTROL|Mux7~0_combout\ & ( \REGFILE|Mux57~9_combout\ ) ) # ( !\CONTROL|Mux7~0_combout\ & ( !\REGFILE|Mux57~9_combout\ & ( ((\REGFILE|Mux57~4_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # 
-- (\REGFILE|Mux57~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux57~5_combout\,
	datac => \REGFILE|ALT_INV_Mux57~4_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \CONTROL|ALT_INV_Mux7~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux57~9_combout\,
	combout => \inputALU[6]~32_combout\);

-- Location: LABCELL_X19_Y6_N30
\rtl~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~47_combout\ = ( \inputALU[3]~3_combout\ & ( \inputALU[6]~32_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[4]~4_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[5]~5_combout\)))) ) ) ) # ( !\inputALU[3]~3_combout\ & ( \inputALU[6]~32_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[4]~4_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[5]~5_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \inputALU[3]~3_combout\ & ( !\inputALU[6]~32_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[4]~4_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[5]~5_combout\)))) ) ) ) # ( !\inputALU[3]~3_combout\ & ( 
-- !\inputALU[6]~32_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[4]~4_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\inputALU[5]~5_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[4]~4_combout\,
	datac => \ALT_INV_inputALU[5]~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[3]~3_combout\,
	dataf => \ALT_INV_inputALU[6]~32_combout\,
	combout => \rtl~47_combout\);

-- Location: LABCELL_X16_Y6_N15
\inputALU[7]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~33_combout\ = ( !\REGFILE|Mux56~5_combout\ & ( !\REGFILE|Mux56~9_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (!\REGFILE|Mux56~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux56~4_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux56~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux56~9_combout\,
	combout => \inputALU[7]~33_combout\);

-- Location: LABCELL_X19_Y6_N48
\rtl~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~70_combout\ = ( \inputALU[7]~33_combout\ & ( \inputALU[8]~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[10]~10_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[9]~9_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\inputALU[7]~33_combout\ & ( \inputALU[8]~8_combout\ & ( 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[10]~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[9]~9_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( 
-- \inputALU[7]~33_combout\ & ( !\inputALU[8]~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[10]~10_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[9]~9_combout\))))) ) ) ) # ( !\inputALU[7]~33_combout\ & ( !\inputALU[8]~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[10]~10_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[9]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101010101001001110000000000100111111111110010011110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[10]~10_combout\,
	datac => \ALT_INV_inputALU[9]~9_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[7]~33_combout\,
	dataf => \ALT_INV_inputALU[8]~8_combout\,
	combout => \rtl~70_combout\);

-- Location: LABCELL_X19_Y6_N54
\rtl~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~23_combout\ = ( \inputALU[1]~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) 
-- & (\inputALU[0]~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) # ( !\inputALU[1]~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[0]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111001000100101111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[0]~0_combout\,
	datac => \ALT_INV_inputALU[2]~2_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALT_INV_inputALU[1]~1_combout\,
	combout => \rtl~23_combout\);

-- Location: LABCELL_X19_Y6_N24
\rtl~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~86_combout\ = ( \inputALU[14]~14_combout\ & ( \inputALU[13]~13_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[12]~12_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[11]~11_combout\))) ) ) ) # ( !\inputALU[14]~14_combout\ & ( \inputALU[13]~13_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[12]~12_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[11]~11_combout\)))) ) ) ) # ( \inputALU[14]~14_combout\ & ( !\inputALU[13]~13_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[12]~12_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[11]~11_combout\)))) ) ) ) # ( !\inputALU[14]~14_combout\ & ( !\inputALU[13]~13_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[12]~12_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[11]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[11]~11_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[12]~12_combout\,
	datae => \ALT_INV_inputALU[14]~14_combout\,
	dataf => \ALT_INV_inputALU[13]~13_combout\,
	combout => \rtl~86_combout\);

-- Location: LABCELL_X19_Y6_N15
\rtl~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~87_combout\ = ( \rtl~23_combout\ & ( \rtl~86_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\rtl~47_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\rtl~70_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\rtl~23_combout\ & ( \rtl~86_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\rtl~47_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~70_combout\)))) ) ) ) # ( \rtl~23_combout\ & 
-- ( !\rtl~86_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~47_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\rtl~70_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\rtl~23_combout\ & ( !\rtl~86_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~47_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~70_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~47_combout\,
	datad => \ALT_INV_rtl~70_combout\,
	datae => \ALT_INV_rtl~23_combout\,
	dataf => \ALT_INV_rtl~86_combout\,
	combout => \rtl~87_combout\);

-- Location: LABCELL_X20_Y4_N24
\rtl~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~100_combout\ = ( \inputALU[26]~26_combout\ & ( \inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[25]~25_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[23]~23_combout\))) ) ) ) # ( !\inputALU[26]~26_combout\ & ( \inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & \inputALU[25]~25_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\inputALU[23]~23_combout\))) ) ) ) # ( 
-- \inputALU[26]~26_combout\ & ( !\inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # (\inputALU[25]~25_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[23]~23_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\inputALU[26]~26_combout\ & ( !\inputALU[24]~24_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[25]~25_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[23]~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALT_INV_inputALU[23]~23_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[25]~25_combout\,
	datae => \ALT_INV_inputALU[26]~26_combout\,
	dataf => \ALT_INV_inputALU[24]~24_combout\,
	combout => \rtl~100_combout\);

-- Location: LABCELL_X19_Y5_N24
\ALU|ShiftLeft0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~38_combout\ = ( \rtl~87_combout\ & ( \rtl~100_combout\ & ( ((\ALU|ShiftRight0~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) # (\ALU|ShiftLeft0~37_combout\) ) ) ) # ( !\rtl~87_combout\ & ( \rtl~100_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\ALU|ShiftRight0~0_combout\) # (\ALU|ShiftLeft0~37_combout\))) ) ) ) # ( \rtl~87_combout\ & ( !\rtl~100_combout\ & ( ((\ALU|ShiftLeft0~37_combout\ & !\ALU|ShiftRight0~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\rtl~87_combout\ & ( !\rtl~100_combout\ & ( (\ALU|ShiftLeft0~37_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\ALU|ShiftRight0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000011100110111001101001100010011000111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~37_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALU|ALT_INV_ShiftRight0~0_combout\,
	datae => \ALT_INV_rtl~87_combout\,
	dataf => \ALT_INV_rtl~100_combout\,
	combout => \ALU|ShiftLeft0~38_combout\);

-- Location: LABCELL_X29_Y8_N51
\WDATA[30]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[30]~121_combout\ = ( \ALU|Add0~121_sumout\ & ( \WDATA[8]~3_combout\ & ( (!\WDATA[8]~4_combout\) # ((\REGFILE|Mux1~10_combout\) # (\inputALU[30]~30_combout\)) ) ) ) # ( !\ALU|Add0~121_sumout\ & ( \WDATA[8]~3_combout\ & ( (\WDATA[8]~4_combout\ & 
-- ((\REGFILE|Mux1~10_combout\) # (\inputALU[30]~30_combout\))) ) ) ) # ( \ALU|Add0~121_sumout\ & ( !\WDATA[8]~3_combout\ & ( (!\WDATA[8]~4_combout\ & (\inputALU[30]~30_combout\ & \REGFILE|Mux1~10_combout\)) ) ) ) # ( !\ALU|Add0~121_sumout\ & ( 
-- !\WDATA[8]~3_combout\ & ( (!\WDATA[8]~4_combout\ & (\inputALU[30]~30_combout\ & \REGFILE|Mux1~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001010101011011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datab => \ALT_INV_inputALU[30]~30_combout\,
	datad => \REGFILE|ALT_INV_Mux1~10_combout\,
	datae => \ALU|ALT_INV_Add0~121_sumout\,
	dataf => \ALT_INV_WDATA[8]~3_combout\,
	combout => \WDATA[30]~121_combout\);

-- Location: MLABCELL_X28_Y7_N30
\WDATA[30]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[30]~120_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~121_sumout\ & ( ((!\inputALU[30]~30_combout\ & !\REGFILE|Mux1~10_combout\)) # (\WDATA[16]~61_combout\) ) ) ) # ( !\WDATA[8]~1_combout\ & ( \ALU|Add1~121_sumout\ & ( (\WDATA[16]~61_combout\ & 
-- \inputALU[14]~14_combout\) ) ) ) # ( \WDATA[8]~1_combout\ & ( !\ALU|Add1~121_sumout\ & ( (!\WDATA[16]~61_combout\ & (!\inputALU[30]~30_combout\ & !\REGFILE|Mux1~10_combout\)) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\ALU|Add1~121_sumout\ & ( 
-- (\WDATA[16]~61_combout\ & \inputALU[14]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101100010000000000000000101000001011101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~61_combout\,
	datab => \ALT_INV_inputALU[30]~30_combout\,
	datac => \ALT_INV_inputALU[14]~14_combout\,
	datad => \REGFILE|ALT_INV_Mux1~10_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~121_sumout\,
	combout => \WDATA[30]~120_combout\);

-- Location: LABCELL_X29_Y5_N42
\WDATA[30]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[30]~122_combout\ = ( \WDATA[30]~121_combout\ & ( \WDATA[30]~120_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~38_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~53_combout\))) ) ) ) # ( 
-- !\WDATA[30]~121_combout\ & ( \WDATA[30]~120_combout\ & ( (!\WDATA[16]~65_combout\ & (((!\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~38_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~53_combout\)))) ) ) ) # ( \WDATA[30]~121_combout\ & ( !\WDATA[30]~120_combout\ & ( (!\WDATA[16]~65_combout\ & (((\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~38_combout\))) # 
-- (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~53_combout\)))) ) ) ) # ( !\WDATA[30]~121_combout\ & ( !\WDATA[30]~120_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~38_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~53_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~53_combout\,
	datab => \ALT_INV_WDATA[16]~65_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~38_combout\,
	datad => \ALT_INV_WDATA[16]~64_combout\,
	datae => \ALT_INV_WDATA[30]~121_combout\,
	dataf => \ALT_INV_WDATA[30]~120_combout\,
	combout => \WDATA[30]~122_combout\);

-- Location: LABCELL_X29_Y5_N18
\WDATA[30]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[30]~123_combout\ = ( \CONTROL|Mux16~0_combout\ & ( \WDATA[30]~122_combout\ & ( (!\CONTROL|Mux9~0_combout\ & ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(30)))) # (\CONTROL|Mux9~0_combout\ & (\Add0~113_sumout\)) ) ) ) # ( 
-- !\CONTROL|Mux16~0_combout\ & ( \WDATA[30]~122_combout\ & ( (!\CONTROL|Mux9~0_combout\) # (\Add0~113_sumout\) ) ) ) # ( \CONTROL|Mux16~0_combout\ & ( !\WDATA[30]~122_combout\ & ( (!\CONTROL|Mux9~0_combout\ & 
-- ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(30)))) # (\CONTROL|Mux9~0_combout\ & (\Add0~113_sumout\)) ) ) ) # ( !\CONTROL|Mux16~0_combout\ & ( !\WDATA[30]~122_combout\ & ( (\Add0~113_sumout\ & \CONTROL|Mux9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111010001110111011101110111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~113_sumout\,
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datae => \CONTROL|ALT_INV_Mux16~0_combout\,
	dataf => \ALT_INV_WDATA[30]~122_combout\,
	combout => \WDATA[30]~123_combout\);

-- Location: FF_X23_Y4_N56
\REGFILE|registers[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[30]~123_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][30]~q\);

-- Location: MLABCELL_X23_Y4_N57
\REGFILE|Mux33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[10][30]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[11][30]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) 
-- # (\REGFILE|registers[9][30]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[8][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[10][30]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[11][30]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[8][30]~q\ & ( (\REGFILE|registers[9][30]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][30]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[11][30]~q\,
	datad => \REGFILE|ALT_INV_registers[10][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[8][30]~q\,
	combout => \REGFILE|Mux33~5_combout\);

-- Location: MLABCELL_X23_Y4_N39
\REGFILE|Mux33~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~6_combout\ = ( \REGFILE|Mux33~5_combout\ & ( \REGFILE|Mux53~0_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux33~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux53~0_combout\,
	combout => \REGFILE|Mux33~6_combout\);

-- Location: LABCELL_X26_Y8_N54
\REGFILE|Mux33~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux33~11_combout\ = ( \REGFILE|Mux33~4_combout\ & ( ((\REGFILE|Mux33~10_combout\) # (\REGFILE|Mux33~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REGFILE|Mux33~4_combout\ & ( (\REGFILE|Mux33~10_combout\) # 
-- (\REGFILE|Mux33~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux33~6_combout\,
	datad => \REGFILE|ALT_INV_Mux33~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux33~4_combout\,
	combout => \REGFILE|Mux33~11_combout\);

-- Location: LABCELL_X24_Y5_N57
\rtl~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~95_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[21]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[20]~20_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) 
-- & ((\inputALU[18]~18_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[21]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[19]~19_combout\) ) ) ) # ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\inputALU[21]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[20]~20_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[18]~18_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\inputALU[21]~21_combout\ & ( (\inputALU[19]~19_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[19]~19_combout\,
	datab => \ALT_INV_inputALU[20]~20_combout\,
	datac => \ALT_INV_inputALU[18]~18_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \ALT_INV_inputALU[21]~21_combout\,
	combout => \rtl~95_combout\);

-- Location: LABCELL_X25_Y5_N36
\ALU|ShiftLeft0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~33_combout\ = ( \inputALU[28]~28_combout\ & ( \inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\)))) ) ) ) # ( !\inputALU[28]~28_combout\ & ( \inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))))) ) ) ) # ( \inputALU[28]~28_combout\ & ( !\inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))))) ) ) ) # ( !\inputALU[28]~28_combout\ & ( !\inputALU[29]~29_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALT_INV_inputALU[27]~27_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[26]~26_combout\,
	datae => \ALT_INV_inputALU[28]~28_combout\,
	dataf => \ALT_INV_inputALU[29]~29_combout\,
	combout => \ALU|ShiftLeft0~33_combout\);

-- Location: LABCELL_X24_Y5_N42
\rtl~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~91_combout\ = ( \inputALU[16]~16_combout\ & ( \inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[15]~15_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[14]~14_combout\))) ) ) ) # ( !\inputALU[16]~16_combout\ & ( \inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[15]~15_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[14]~14_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- \inputALU[16]~16_combout\ & ( !\inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[15]~15_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[14]~14_combout\))) ) ) ) # ( !\inputALU[16]~16_combout\ & ( !\inputALU[17]~17_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[15]~15_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[14]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[14]~14_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[15]~15_combout\,
	datae => \ALT_INV_inputALU[16]~16_combout\,
	dataf => \ALT_INV_inputALU[17]~17_combout\,
	combout => \rtl~91_combout\);

-- Location: LABCELL_X24_Y5_N33
\ALU|ShiftLeft0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~34_combout\ = ( \ALU|ShiftLeft0~33_combout\ & ( \rtl~91_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~95_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))))) ) ) ) # ( !\ALU|ShiftLeft0~33_combout\ & ( 
-- \rtl~91_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~95_combout\)))) ) ) ) # ( 
-- \ALU|ShiftLeft0~33_combout\ & ( !\rtl~91_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~95_combout\)))) 
-- ) ) ) # ( !\ALU|ShiftLeft0~33_combout\ & ( !\rtl~91_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\rtl~95_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000101000000010000000000000001010101010000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALT_INV_rtl~95_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALU|ALT_INV_ShiftLeft0~33_combout\,
	dataf => \ALT_INV_rtl~91_combout\,
	combout => \ALU|ShiftLeft0~34_combout\);

-- Location: LABCELL_X24_Y5_N36
\rtl~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~99_combout\ = ( \inputALU[22]~22_combout\ & ( \inputALU[23]~23_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[25]~25_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[24]~24_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[22]~22_combout\ & ( \inputALU[23]~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[25]~25_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[24]~24_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( \inputALU[22]~22_combout\ & ( !\inputALU[23]~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[25]~25_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[24]~24_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( 
-- !\inputALU[22]~22_combout\ & ( !\inputALU[23]~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[25]~25_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[24]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[24]~24_combout\,
	datab => \ALT_INV_inputALU[25]~25_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \ALT_INV_inputALU[22]~22_combout\,
	dataf => \ALT_INV_inputALU[23]~23_combout\,
	combout => \rtl~99_combout\);

-- Location: LABCELL_X19_Y8_N45
\ALU|ShiftLeft0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~32_combout\ = ( \rtl~99_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftRight0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALT_INV_rtl~99_combout\,
	combout => \ALU|ShiftLeft0~32_combout\);

-- Location: LABCELL_X21_Y8_N30
\rtl~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~43_combout\ = ( \inputALU[5]~5_combout\ & ( \inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[4]~4_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\)))) ) ) ) # ( !\inputALU[5]~5_combout\ & ( \inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[4]~4_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # (\inputALU[2]~2_combout\)))) ) ) ) # ( \inputALU[5]~5_combout\ & ( 
-- !\inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\inputALU[4]~4_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & \inputALU[2]~2_combout\)))) ) ) ) # ( !\inputALU[5]~5_combout\ & ( !\inputALU[3]~3_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[4]~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALT_INV_inputALU[4]~4_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[2]~2_combout\,
	datae => \ALT_INV_inputALU[5]~5_combout\,
	dataf => \ALT_INV_inputALU[3]~3_combout\,
	combout => \rtl~43_combout\);

-- Location: LABCELL_X20_Y6_N39
\rtl~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~107_combout\ = ( \inputALU[1]~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # (\inputALU[0]~0_combout\))) ) ) # ( !\inputALU[1]~1_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000010100000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[0]~0_combout\,
	dataf => \ALT_INV_inputALU[1]~1_combout\,
	combout => \rtl~107_combout\);

-- Location: LABCELL_X20_Y5_N42
\rtl~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~84_combout\ = ( \inputALU[11]~11_combout\ & ( \inputALU[10]~10_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[13]~13_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[12]~12_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[11]~11_combout\ & ( \inputALU[10]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[13]~13_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[12]~12_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( \inputALU[11]~11_combout\ & ( !\inputALU[10]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[13]~13_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[12]~12_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( 
-- !\inputALU[11]~11_combout\ & ( !\inputALU[10]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[13]~13_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[12]~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[13]~13_combout\,
	datad => \ALT_INV_inputALU[12]~12_combout\,
	datae => \ALT_INV_inputALU[11]~11_combout\,
	dataf => \ALT_INV_inputALU[10]~10_combout\,
	combout => \rtl~84_combout\);

-- Location: LABCELL_X20_Y6_N15
\rtl~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~63_combout\ = ( \inputALU[6]~34_combout\ & ( \inputALU[7]~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[9]~9_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~8_combout\)))) ) ) ) # ( !\inputALU[6]~34_combout\ & ( \inputALU[7]~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[9]~9_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[8]~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- \inputALU[6]~34_combout\ & ( !\inputALU[7]~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[9]~9_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[8]~8_combout\))) ) ) ) # ( !\inputALU[6]~34_combout\ & ( !\inputALU[7]~33_combout\ & ( 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[9]~9_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011110111111001001101010111000010101100111010000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[8]~8_combout\,
	datad => \ALT_INV_inputALU[9]~9_combout\,
	datae => \ALT_INV_inputALU[6]~34_combout\,
	dataf => \ALT_INV_inputALU[7]~33_combout\,
	combout => \rtl~63_combout\);

-- Location: LABCELL_X19_Y8_N54
\rtl~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~85_combout\ = ( \rtl~84_combout\ & ( \rtl~63_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~43_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~107_combout\)))) ) ) ) # ( !\rtl~84_combout\ & ( \rtl~63_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\rtl~43_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\rtl~107_combout\)))) ) ) ) # ( \rtl~84_combout\ & ( !\rtl~63_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\rtl~43_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~107_combout\)))) ) ) ) # ( !\rtl~84_combout\ & ( !\rtl~63_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\rtl~43_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~107_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~43_combout\,
	datad => \ALT_INV_rtl~107_combout\,
	datae => \ALT_INV_rtl~84_combout\,
	dataf => \ALT_INV_rtl~63_combout\,
	combout => \rtl~85_combout\);

-- Location: MLABCELL_X28_Y7_N6
\ALU|ShiftLeft0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~35_combout\ = ( !\ALU|ShiftLeft0~32_combout\ & ( \rtl~85_combout\ & ( (!\ALU|ShiftLeft0~34_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\ALU|ShiftLeft0~32_combout\ & ( !\rtl~85_combout\ & ( 
-- !\ALU|ShiftLeft0~34_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ShiftLeft0~34_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALU|ALT_INV_ShiftLeft0~32_combout\,
	dataf => \ALT_INV_rtl~85_combout\,
	combout => \ALU|ShiftLeft0~35_combout\);

-- Location: LABCELL_X26_Y8_N3
\rtl~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~105_combout\ = ( \REGFILE|Mux34~4_combout\ & ( (\rtl~103_combout\ & (((\REGFILE|Mux34~10_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # (\REGFILE|Mux34~6_combout\))) ) ) # ( !\REGFILE|Mux34~4_combout\ & ( (\rtl~103_combout\ 
-- & ((\REGFILE|Mux34~10_combout\) # (\REGFILE|Mux34~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100000111000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux34~6_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_rtl~103_combout\,
	datad => \REGFILE|ALT_INV_Mux34~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux34~4_combout\,
	combout => \rtl~105_combout\);

-- Location: LABCELL_X26_Y8_N48
\rtl~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~104_combout\ = ( \REGFILE|Mux33~10_combout\ & ( \REGFILE|Mux33~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\REGFILE|Mux33~10_combout\ & ( 
-- \REGFILE|Mux33~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\REGFILE|Mux33~6_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) ) ) ) # ( 
-- \REGFILE|Mux33~10_combout\ & ( !\REGFILE|Mux33~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\REGFILE|Mux33~10_combout\ & ( !\REGFILE|Mux33~4_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\REGFILE|Mux33~6_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000010101010000000000010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux33~6_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \REGFILE|ALT_INV_Mux33~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux33~4_combout\,
	combout => \rtl~104_combout\);

-- Location: LABCELL_X26_Y8_N57
\rtl~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~116_combout\ = ( !\rtl~104_combout\ & ( (!\rtl~105_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (!\REGFILE|Mux32~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~105_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \REGFILE|ALT_INV_Mux32~11_combout\,
	dataf => \ALT_INV_rtl~104_combout\,
	combout => \rtl~116_combout\);

-- Location: LABCELL_X29_Y7_N12
\ALU|ShiftRight0~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~52_combout\ = ( \rtl~102_combout\ & ( \CONTROL|Mux7~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) ) ) # ( !\rtl~102_combout\ & ( \CONTROL|Mux7~0_combout\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) ) ) # ( \rtl~102_combout\ & ( !\CONTROL|Mux7~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\rtl~116_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\REGFILE|Mux32~11_combout\)) ) ) ) # ( !\rtl~102_combout\ & ( !\CONTROL|Mux7~0_combout\ & ( \REGFILE|Mux32~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011101100011011000100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \REGFILE|ALT_INV_Mux32~11_combout\,
	datac => \ALT_INV_rtl~116_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \ALT_INV_rtl~102_combout\,
	dataf => \CONTROL|ALT_INV_Mux7~0_combout\,
	combout => \ALU|ShiftRight0~52_combout\);

-- Location: LABCELL_X12_Y7_N57
\WDATA[29]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[29]~117_combout\ = ( \REGFILE|Mux2~11_combout\ & ( \ALU|Add0~117_sumout\ & ( ((!\WDATA[8]~4_combout\ & \inputALU[29]~29_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\REGFILE|Mux2~11_combout\ & ( \ALU|Add0~117_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\inputALU[29]~29_combout\))) ) ) ) # ( \REGFILE|Mux2~11_combout\ & ( !\ALU|Add0~117_sumout\ & ( (!\WDATA[8]~4_combout\ & (!\WDATA[8]~3_combout\ & \inputALU[29]~29_combout\)) # (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\)) ) ) 
-- ) # ( !\REGFILE|Mux2~11_combout\ & ( !\ALU|Add0~117_sumout\ & ( (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\ & \inputALU[29]~29_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000001011010010100001010000011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datac => \ALT_INV_WDATA[8]~3_combout\,
	datad => \ALT_INV_inputALU[29]~29_combout\,
	datae => \REGFILE|ALT_INV_Mux2~11_combout\,
	dataf => \ALU|ALT_INV_Add0~117_sumout\,
	combout => \WDATA[29]~117_combout\);

-- Location: MLABCELL_X28_Y7_N54
\WDATA[29]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[29]~116_combout\ = ( \REGFILE|Mux2~11_combout\ & ( \ALU|Add1~117_sumout\ & ( (\WDATA[16]~61_combout\ & ((\inputALU[13]~13_combout\) # (\WDATA[8]~1_combout\))) ) ) ) # ( !\REGFILE|Mux2~11_combout\ & ( \ALU|Add1~117_sumout\ & ( 
-- (!\WDATA[16]~61_combout\ & (!\inputALU[29]~29_combout\ & (\WDATA[8]~1_combout\))) # (\WDATA[16]~61_combout\ & (((\inputALU[13]~13_combout\) # (\WDATA[8]~1_combout\)))) ) ) ) # ( \REGFILE|Mux2~11_combout\ & ( !\ALU|Add1~117_sumout\ & ( 
-- (\WDATA[16]~61_combout\ & (!\WDATA[8]~1_combout\ & \inputALU[13]~13_combout\)) ) ) ) # ( !\REGFILE|Mux2~11_combout\ & ( !\ALU|Add1~117_sumout\ & ( (!\WDATA[16]~61_combout\ & (!\inputALU[29]~29_combout\ & (\WDATA[8]~1_combout\))) # (\WDATA[16]~61_combout\ 
-- & (((!\WDATA[8]~1_combout\ & \inputALU[13]~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011000000000000101000000001101010111010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~61_combout\,
	datab => \ALT_INV_inputALU[29]~29_combout\,
	datac => \ALT_INV_WDATA[8]~1_combout\,
	datad => \ALT_INV_inputALU[13]~13_combout\,
	datae => \REGFILE|ALT_INV_Mux2~11_combout\,
	dataf => \ALU|ALT_INV_Add1~117_sumout\,
	combout => \WDATA[29]~116_combout\);

-- Location: LABCELL_X29_Y7_N42
\WDATA[29]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[29]~118_combout\ = ( \WDATA[29]~117_combout\ & ( \WDATA[29]~116_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~35_combout\)) # (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~52_combout\)))) ) ) ) # ( 
-- !\WDATA[29]~117_combout\ & ( \WDATA[29]~116_combout\ & ( (!\WDATA[16]~64_combout\ & ((!\WDATA[16]~65_combout\) # ((!\ALU|ShiftLeft0~35_combout\)))) # (\WDATA[16]~64_combout\ & (\WDATA[16]~65_combout\ & ((\ALU|ShiftRight0~52_combout\)))) ) ) ) # ( 
-- \WDATA[29]~117_combout\ & ( !\WDATA[29]~116_combout\ & ( (!\WDATA[16]~64_combout\ & (\WDATA[16]~65_combout\ & (!\ALU|ShiftLeft0~35_combout\))) # (\WDATA[16]~64_combout\ & ((!\WDATA[16]~65_combout\) # ((\ALU|ShiftRight0~52_combout\)))) ) ) ) # ( 
-- !\WDATA[29]~117_combout\ & ( !\WDATA[29]~116_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~35_combout\)) # (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~52_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000110001011001000111010110101000101110011110110011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~64_combout\,
	datab => \ALT_INV_WDATA[16]~65_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~35_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~52_combout\,
	datae => \ALT_INV_WDATA[29]~117_combout\,
	dataf => \ALT_INV_WDATA[29]~116_combout\,
	combout => \WDATA[29]~118_combout\);

-- Location: LABCELL_X29_Y7_N54
\WDATA[29]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[29]~119_combout\ = ( \Add0~109_sumout\ & ( \WDATA[29]~118_combout\ & ( ((!\CONTROL|Mux16~0_combout\) # (\CONTROL|Mux9~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(29)) ) ) ) # ( !\Add0~109_sumout\ & ( \WDATA[29]~118_combout\ & 
-- ( (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(29)))) ) ) ) # ( \Add0~109_sumout\ & ( !\WDATA[29]~118_combout\ & ( ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(29) & 
-- \CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\Add0~109_sumout\ & ( !\WDATA[29]~118_combout\ & ( (\DATAMEMM|altsyncram_component|auto_generated|q_a\(29) & (!\CONTROL|Mux9~0_combout\ & \CONTROL|Mux16~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000011110101111111110000010100001111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \CONTROL|ALT_INV_Mux9~0_combout\,
	datad => \CONTROL|ALT_INV_Mux16~0_combout\,
	datae => \ALT_INV_Add0~109_sumout\,
	dataf => \ALT_INV_WDATA[29]~118_combout\,
	combout => \WDATA[29]~119_combout\);

-- Location: LABCELL_X29_Y8_N9
\REGFILE|registers[2][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][29]~feeder_combout\ = ( \WDATA[29]~119_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[29]~119_combout\,
	combout => \REGFILE|registers[2][29]~feeder_combout\);

-- Location: FF_X29_Y8_N11
\REGFILE|registers[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][29]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][29]~q\);

-- Location: LABCELL_X32_Y8_N33
\REGFILE|Mux34~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][29]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][29]~q\,
	datab => \REGFILE|ALT_INV_registers[3][29]~q\,
	datac => \REGFILE|ALT_INV_registers[1][29]~q\,
	datad => \REGFILE|ALT_INV_registers[0][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux34~9_combout\);

-- Location: LABCELL_X32_Y9_N39
\REGFILE|Mux34~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[15][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[12][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][29]~q\,
	datab => \REGFILE|ALT_INV_registers[13][29]~q\,
	datac => \REGFILE|ALT_INV_registers[12][29]~q\,
	datad => \REGFILE|ALT_INV_registers[14][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux34~7_combout\);

-- Location: LABCELL_X26_Y4_N27
\REGFILE|Mux34~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][29]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][29]~q\,
	datab => \REGFILE|ALT_INV_registers[4][29]~q\,
	datac => \REGFILE|ALT_INV_registers[7][29]~q\,
	datad => \REGFILE|ALT_INV_registers[6][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux34~8_combout\);

-- Location: LABCELL_X29_Y8_N42
\REGFILE|Mux34~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~10_combout\ = ( \REGFILE|Mux34~7_combout\ & ( \REGFILE|Mux34~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux34~9_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux34~7_combout\ & ( \REGFILE|Mux34~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux34~9_combout\)))) ) ) ) # ( \REGFILE|Mux34~7_combout\ & ( !\REGFILE|Mux34~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|Mux34~9_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))))) ) ) ) # ( !\REGFILE|Mux34~7_combout\ & ( !\REGFILE|Mux34~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\REGFILE|Mux34~9_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000100010000001000100010000000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux34~9_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_Mux34~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux34~8_combout\,
	combout => \REGFILE|Mux34~10_combout\);

-- Location: LABCELL_X25_Y8_N45
\REGFILE|Mux34~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux34~11_combout\ = ( \REGFILE|Mux34~6_combout\ ) # ( !\REGFILE|Mux34~6_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux34~4_combout\)) # (\REGFILE|Mux34~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux34~10_combout\,
	datad => \REGFILE|ALT_INV_Mux34~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux34~6_combout\,
	combout => \REGFILE|Mux34~11_combout\);

-- Location: MLABCELL_X23_Y7_N54
\rtl~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~3_combout\ = ( \inputALU[30]~30_combout\ & ( \inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[28]~28_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[31]~31_combout\)))) ) ) ) # ( !\inputALU[30]~30_combout\ & ( \inputALU[29]~29_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[28]~28_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[31]~31_combout\))) ) ) ) # ( \inputALU[30]~30_combout\ & ( !\inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[28]~28_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[31]~31_combout\)))) ) ) ) # ( 
-- !\inputALU[30]~30_combout\ & ( !\inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[28]~28_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[31]~31_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[31]~31_combout\,
	datad => \ALT_INV_inputALU[28]~28_combout\,
	datae => \ALT_INV_inputALU[30]~30_combout\,
	dataf => \ALT_INV_inputALU[29]~29_combout\,
	combout => \rtl~3_combout\);

-- Location: LABCELL_X29_Y7_N36
\ALU|ShiftRight0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~51_combout\ = ( \rtl~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~102_combout\)) # (\inputALU[31]~31_combout\) ) ) # ( !\rtl~3_combout\ & ( (\inputALU[31]~31_combout\ & ((!\rtl~102_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010001001100110001000100110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALT_INV_inputALU[31]~31_combout\,
	datad => \ALT_INV_rtl~102_combout\,
	dataf => \ALT_INV_rtl~3_combout\,
	combout => \ALU|ShiftRight0~51_combout\);

-- Location: LABCELL_X19_Y6_N57
\ALU|ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~2_combout\ = ( \rtl~103_combout\ & ( \inputALU[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[0]~0_combout\,
	dataf => \ALT_INV_rtl~103_combout\,
	combout => \ALU|ShiftLeft0~2_combout\);

-- Location: LABCELL_X19_Y6_N21
\rtl~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~82_combout\ = ( \inputALU[9]~9_combout\ & ( \inputALU[10]~10_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[11]~11_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[9]~9_combout\ & ( \inputALU[10]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[12]~12_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[11]~11_combout\)))) ) ) ) # ( 
-- \inputALU[9]~9_combout\ & ( !\inputALU[10]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[11]~11_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\inputALU[9]~9_combout\ & ( !\inputALU[10]~10_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[11]~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[12]~12_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[11]~11_combout\,
	datae => \ALT_INV_inputALU[9]~9_combout\,
	dataf => \ALT_INV_inputALU[10]~10_combout\,
	combout => \rtl~82_combout\);

-- Location: LABCELL_X20_Y6_N54
\rtl~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~39_combout\ = ( \inputALU[3]~3_combout\ & ( \inputALU[1]~1_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[4]~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[3]~3_combout\ & ( \inputALU[1]~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[4]~4_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[2]~2_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( \inputALU[3]~3_combout\ & ( 
-- !\inputALU[1]~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\inputALU[4]~4_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & \inputALU[2]~2_combout\)))) ) ) ) # ( !\inputALU[3]~3_combout\ & ( !\inputALU[1]~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[4]~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALT_INV_inputALU[4]~4_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[2]~2_combout\,
	datae => \ALT_INV_inputALU[3]~3_combout\,
	dataf => \ALT_INV_inputALU[1]~1_combout\,
	combout => \rtl~39_combout\);

-- Location: LABCELL_X21_Y6_N18
\rtl~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~56_combout\ = ( \inputALU[7]~35_combout\ & ( \inputALU[6]~32_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[8]~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[5]~5_combout\)))) ) ) ) # ( !\inputALU[7]~35_combout\ & ( \inputALU[6]~32_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[8]~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[5]~5_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \inputALU[7]~35_combout\ & ( !\inputALU[6]~32_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~8_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[5]~5_combout\)))) ) ) ) # ( !\inputALU[7]~35_combout\ & ( 
-- !\inputALU[6]~32_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~8_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\inputALU[5]~5_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[8]~8_combout\,
	datac => \ALT_INV_inputALU[5]~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[7]~35_combout\,
	dataf => \ALT_INV_inputALU[6]~32_combout\,
	combout => \rtl~56_combout\);

-- Location: LABCELL_X20_Y6_N6
\rtl~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~83_combout\ = ( \rtl~39_combout\ & ( \rtl~56_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~82_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\ALU|ShiftLeft0~2_combout\))) ) ) ) # ( !\rtl~39_combout\ & ( \rtl~56_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~82_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~2_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( \rtl~39_combout\ & ( !\rtl~56_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\rtl~82_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\ALU|ShiftLeft0~2_combout\))) ) ) ) # ( !\rtl~39_combout\ & ( !\rtl~56_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\rtl~82_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~2_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datac => \ALT_INV_rtl~82_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_rtl~39_combout\,
	dataf => \ALT_INV_rtl~56_combout\,
	combout => \rtl~83_combout\);

-- Location: MLABCELL_X28_Y5_N6
\rtl~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~98_combout\ = ( \inputALU[22]~22_combout\ & ( \inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[23]~23_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[21]~21_combout\)))) ) ) ) # ( !\inputALU[22]~22_combout\ & ( \inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[23]~23_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[21]~21_combout\))))) ) ) ) # ( \inputALU[22]~22_combout\ & ( !\inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[23]~23_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[21]~21_combout\))))) ) ) ) # ( !\inputALU[22]~22_combout\ & ( !\inputALU[24]~24_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[23]~23_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[21]~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[23]~23_combout\,
	datad => \ALT_INV_inputALU[21]~21_combout\,
	datae => \ALT_INV_inputALU[22]~22_combout\,
	dataf => \ALT_INV_inputALU[24]~24_combout\,
	combout => \rtl~98_combout\);

-- Location: LABCELL_X20_Y6_N27
\ALU|ShiftLeft0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~29_combout\ = ( \inputALU[27]~27_combout\ & ( \inputALU[26]~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[28]~28_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[25]~25_combout\)))) ) ) ) # ( !\inputALU[27]~27_combout\ & ( \inputALU[26]~26_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[28]~28_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[25]~25_combout\))) ) ) ) # ( \inputALU[27]~27_combout\ & ( !\inputALU[26]~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[28]~28_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[25]~25_combout\)))) ) ) ) # ( 
-- !\inputALU[27]~27_combout\ & ( !\inputALU[26]~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[28]~28_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[25]~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[25]~25_combout\,
	datad => \ALT_INV_inputALU[28]~28_combout\,
	datae => \ALT_INV_inputALU[27]~27_combout\,
	dataf => \ALT_INV_inputALU[26]~26_combout\,
	combout => \ALU|ShiftLeft0~29_combout\);

-- Location: MLABCELL_X23_Y5_N57
\rtl~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~90_combout\ = ( \inputALU[16]~16_combout\ & ( \inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[15]~15_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~13_combout\))) ) ) ) # ( !\inputALU[16]~16_combout\ & ( \inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[15]~15_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~13_combout\)))) ) ) ) # ( \inputALU[16]~16_combout\ & ( !\inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[15]~15_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~13_combout\)))) ) ) ) # ( !\inputALU[16]~16_combout\ & ( !\inputALU[14]~14_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[15]~15_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[13]~13_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[15]~15_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[16]~16_combout\,
	dataf => \ALT_INV_inputALU[14]~14_combout\,
	combout => \rtl~90_combout\);

-- Location: MLABCELL_X28_Y5_N12
\rtl~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~94_combout\ = ( \inputALU[19]~19_combout\ & ( \inputALU[17]~17_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[20]~20_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[18]~18_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[19]~19_combout\ & ( \inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[20]~20_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[18]~18_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \inputALU[19]~19_combout\ & ( !\inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[20]~20_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[18]~18_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- !\inputALU[19]~19_combout\ & ( !\inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[20]~20_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[18]~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[20]~20_combout\,
	datac => \ALT_INV_inputALU[18]~18_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[19]~19_combout\,
	dataf => \ALT_INV_inputALU[17]~17_combout\,
	combout => \rtl~94_combout\);

-- Location: LABCELL_X19_Y6_N0
\ALU|ShiftLeft0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~30_combout\ = ( \rtl~94_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftLeft0~29_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\rtl~90_combout\)))) ) ) # ( !\rtl~94_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftLeft0~29_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\rtl~90_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftLeft0~29_combout\,
	datad => \ALT_INV_rtl~90_combout\,
	dataf => \ALT_INV_rtl~94_combout\,
	combout => \ALU|ShiftLeft0~30_combout\);

-- Location: LABCELL_X20_Y6_N33
\ALU|ShiftLeft0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~31_combout\ = ( \ALU|ShiftLeft0~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\ALU|ShiftRight0~0_combout\) # ((\rtl~98_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (((\rtl~83_combout\)))) ) ) # ( !\ALU|ShiftLeft0~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\ALU|ShiftRight0~0_combout\ & ((\rtl~98_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (((\rtl~83_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALU|ALT_INV_ShiftRight0~0_combout\,
	datac => \ALT_INV_rtl~83_combout\,
	datad => \ALT_INV_rtl~98_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~30_combout\,
	combout => \ALU|ShiftLeft0~31_combout\);

-- Location: LABCELL_X29_Y7_N0
\WDATA[28]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[28]~113_combout\ = ( \ALU|Add0~113_sumout\ & ( \WDATA[8]~4_combout\ & ( (\WDATA[8]~3_combout\ & ((\REGFILE|Mux3~10_combout\) # (\inputALU[28]~28_combout\))) ) ) ) # ( !\ALU|Add0~113_sumout\ & ( \WDATA[8]~4_combout\ & ( (\WDATA[8]~3_combout\ & 
-- ((\REGFILE|Mux3~10_combout\) # (\inputALU[28]~28_combout\))) ) ) ) # ( \ALU|Add0~113_sumout\ & ( !\WDATA[8]~4_combout\ & ( ((\inputALU[28]~28_combout\ & \REGFILE|Mux3~10_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\ALU|Add0~113_sumout\ & ( 
-- !\WDATA[8]~4_combout\ & ( (\inputALU[28]~28_combout\ & (!\WDATA[8]~3_combout\ & \REGFILE|Mux3~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000011110101111100000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[28]~28_combout\,
	datac => \ALT_INV_WDATA[8]~3_combout\,
	datad => \REGFILE|ALT_INV_Mux3~10_combout\,
	datae => \ALU|ALT_INV_Add0~113_sumout\,
	dataf => \ALT_INV_WDATA[8]~4_combout\,
	combout => \WDATA[28]~113_combout\);

-- Location: MLABCELL_X28_Y7_N12
\WDATA[28]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[28]~112_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~113_sumout\ & ( ((!\inputALU[28]~28_combout\ & !\REGFILE|Mux3~10_combout\)) # (\WDATA[16]~61_combout\) ) ) ) # ( !\WDATA[8]~1_combout\ & ( \ALU|Add1~113_sumout\ & ( (\WDATA[16]~61_combout\ & 
-- \inputALU[12]~12_combout\) ) ) ) # ( \WDATA[8]~1_combout\ & ( !\ALU|Add1~113_sumout\ & ( (!\WDATA[16]~61_combout\ & (!\inputALU[28]~28_combout\ & !\REGFILE|Mux3~10_combout\)) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\ALU|Add1~113_sumout\ & ( 
-- (\WDATA[16]~61_combout\ & \inputALU[12]~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101100010000000000000000101000001011101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~61_combout\,
	datab => \ALT_INV_inputALU[28]~28_combout\,
	datac => \ALT_INV_inputALU[12]~12_combout\,
	datad => \REGFILE|ALT_INV_Mux3~10_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~113_sumout\,
	combout => \WDATA[28]~112_combout\);

-- Location: LABCELL_X29_Y7_N6
\WDATA[28]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[28]~114_combout\ = ( \WDATA[28]~113_combout\ & ( \WDATA[28]~112_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~31_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~51_combout\))) ) ) ) # ( 
-- !\WDATA[28]~113_combout\ & ( \WDATA[28]~112_combout\ & ( (!\WDATA[16]~64_combout\ & (((!\WDATA[16]~65_combout\) # (\ALU|ShiftLeft0~31_combout\)))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~51_combout\ & ((\WDATA[16]~65_combout\)))) ) ) ) # ( 
-- \WDATA[28]~113_combout\ & ( !\WDATA[28]~112_combout\ & ( (!\WDATA[16]~64_combout\ & (((\ALU|ShiftLeft0~31_combout\ & \WDATA[16]~65_combout\)))) # (\WDATA[16]~64_combout\ & (((!\WDATA[16]~65_combout\)) # (\ALU|ShiftRight0~51_combout\))) ) ) ) # ( 
-- !\WDATA[28]~113_combout\ & ( !\WDATA[28]~112_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~31_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~51_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~64_combout\,
	datab => \ALU|ALT_INV_ShiftRight0~51_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~31_combout\,
	datad => \ALT_INV_WDATA[16]~65_combout\,
	datae => \ALT_INV_WDATA[28]~113_combout\,
	dataf => \ALT_INV_WDATA[28]~112_combout\,
	combout => \WDATA[28]~114_combout\);

-- Location: LABCELL_X29_Y7_N27
\WDATA[28]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[28]~115_combout\ = ( \CONTROL|Mux9~0_combout\ & ( \WDATA[28]~114_combout\ & ( \Add0~105_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( \WDATA[28]~114_combout\ & ( (!\CONTROL|Mux16~0_combout\) # 
-- (\DATAMEMM|altsyncram_component|auto_generated|q_a\(28)) ) ) ) # ( \CONTROL|Mux9~0_combout\ & ( !\WDATA[28]~114_combout\ & ( \Add0~105_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( !\WDATA[28]~114_combout\ & ( 
-- (\DATAMEMM|altsyncram_component|auto_generated|q_a\(28) & \CONTROL|Mux16~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011110000111111011101110111010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datab => \CONTROL|ALT_INV_Mux16~0_combout\,
	datac => \ALT_INV_Add0~105_sumout\,
	datae => \CONTROL|ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_WDATA[28]~114_combout\,
	combout => \WDATA[28]~115_combout\);

-- Location: FF_X20_Y10_N11
\REGFILE|registers[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[28]~115_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][28]~q\);

-- Location: LABCELL_X24_Y10_N45
\REGFILE|Mux35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][28]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][28]~q\,
	datab => \REGFILE|ALT_INV_registers[1][28]~q\,
	datac => \REGFILE|ALT_INV_registers[0][28]~q\,
	datad => \REGFILE|ALT_INV_registers[3][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux35~9_combout\);

-- Location: LABCELL_X26_Y3_N3
\REGFILE|Mux35~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~8_combout\ = ( \REGFILE|registers[7][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[6][28]~q\) ) ) ) # ( !\REGFILE|registers[7][28]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[6][28]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REGFILE|registers[7][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[4][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[5][28]~q\)) ) ) ) # ( !\REGFILE|registers[7][28]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[4][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[5][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][28]~q\,
	datab => \REGFILE|ALT_INV_registers[5][28]~q\,
	datac => \REGFILE|ALT_INV_registers[4][28]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[7][28]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux35~8_combout\);

-- Location: LABCELL_X25_Y10_N33
\REGFILE|Mux35~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][28]~q\,
	datab => \REGFILE|ALT_INV_registers[15][28]~q\,
	datac => \REGFILE|ALT_INV_registers[13][28]~q\,
	datad => \REGFILE|ALT_INV_registers[14][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux35~7_combout\);

-- Location: LABCELL_X25_Y8_N18
\REGFILE|Mux35~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~10_combout\ = ( \REGFILE|Mux35~8_combout\ & ( \REGFILE|Mux35~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux35~9_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux35~8_combout\ & ( \REGFILE|Mux35~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|Mux35~9_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))))) ) ) ) # ( \REGFILE|Mux35~8_combout\ & ( 
-- !\REGFILE|Mux35~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux35~9_combout\)))) ) ) ) # ( 
-- !\REGFILE|Mux35~8_combout\ & ( !\REGFILE|Mux35~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\REGFILE|Mux35~9_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010001000100000001000010001000000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux35~9_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_Mux35~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux35~7_combout\,
	combout => \REGFILE|Mux35~10_combout\);

-- Location: LABCELL_X25_Y8_N6
\REGFILE|Mux35~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux35~11_combout\ = ( \REGFILE|Mux35~6_combout\ ) # ( !\REGFILE|Mux35~6_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux35~4_combout\)) # (\REGFILE|Mux35~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux35~10_combout\,
	datad => \REGFILE|ALT_INV_Mux35~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux35~6_combout\,
	combout => \REGFILE|Mux35~11_combout\);

-- Location: LABCELL_X19_Y5_N39
\rtl~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~117_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \rtl~117_combout\);

-- Location: LABCELL_X20_Y5_N3
\rtl~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~81_combout\ = ( \rtl~77_combout\ & ( \rtl~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~51_combout\)) ) ) ) # ( !\rtl~77_combout\ & ( \rtl~31_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~51_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) 
-- ) ) ) # ( \rtl~77_combout\ & ( !\rtl~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~51_combout\))) ) ) ) # ( !\rtl~77_combout\ & ( !\rtl~31_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~51_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010100010101000101001000110010001101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_rtl~51_combout\,
	datae => \ALT_INV_rtl~77_combout\,
	dataf => \ALT_INV_rtl~31_combout\,
	combout => \rtl~81_combout\);

-- Location: LABCELL_X20_Y5_N6
\ALU|ShiftLeft0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~27_combout\ = ( \rtl~101_combout\ & ( \rtl~97_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~88_combout\)) ) ) ) # ( !\rtl~101_combout\ & ( 
-- \rtl~97_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~88_combout\))) ) ) ) # ( \rtl~101_combout\ & ( !\rtl~97_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~88_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( !\rtl~101_combout\ & ( !\rtl~97_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~88_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011110011000000001100110011000000111111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_rtl~88_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_rtl~101_combout\,
	dataf => \ALT_INV_rtl~97_combout\,
	combout => \ALU|ShiftLeft0~27_combout\);

-- Location: LABCELL_X20_Y5_N12
\ALU|ShiftLeft0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~28_combout\ = ( \ALU|ShiftLeft0~27_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\rtl~81_combout\) ) ) # ( !\ALU|ShiftLeft0~27_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\rtl~117_combout\) # ((!\rtl~93_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((!\rtl~81_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111100000111011111110000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~117_combout\,
	datab => \ALT_INV_rtl~93_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~81_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~27_combout\,
	combout => \ALU|ShiftLeft0~28_combout\);

-- Location: LABCELL_X25_Y8_N48
\rtl~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~34_combout\ = ( \inputALU[30]~30_combout\ & ( \inputALU[29]~29_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[28]~28_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[30]~30_combout\ & ( \inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[27]~27_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[28]~28_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- \inputALU[30]~30_combout\ & ( !\inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[28]~28_combout\)))) ) ) ) # ( !\inputALU[30]~30_combout\ & ( !\inputALU[29]~29_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[28]~28_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[27]~27_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[28]~28_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[30]~30_combout\,
	dataf => \ALT_INV_inputALU[29]~29_combout\,
	combout => \rtl~34_combout\);

-- Location: MLABCELL_X13_Y7_N12
\ALU|ShiftRight0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~50_combout\ = ( \rtl~34_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~102_combout\)) # (\inputALU[31]~31_combout\) ) ) # ( !\rtl~34_combout\ & ( (\inputALU[31]~31_combout\ & ((!\rtl~102_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010001001100110001000100110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALT_INV_inputALU[31]~31_combout\,
	datad => \ALT_INV_rtl~102_combout\,
	dataf => \ALT_INV_rtl~34_combout\,
	combout => \ALU|ShiftRight0~50_combout\);

-- Location: MLABCELL_X13_Y7_N3
\ALU|process_0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~13_combout\ = ( !\REGFILE|Mux4~10_combout\ & ( !\inputALU[27]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[27]~27_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~10_combout\,
	combout => \ALU|process_0~13_combout\);

-- Location: MLABCELL_X13_Y7_N0
\WDATA[27]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[27]~108_combout\ = ( \ALU|Add1~109_sumout\ & ( (!\WDATA[8]~1_combout\ & (((\inputALU[11]~11_combout\ & \WDATA[16]~61_combout\)))) # (\WDATA[8]~1_combout\ & (((\WDATA[16]~61_combout\)) # (\ALU|process_0~13_combout\))) ) ) # ( !\ALU|Add1~109_sumout\ 
-- & ( (!\WDATA[8]~1_combout\ & (((\inputALU[11]~11_combout\ & \WDATA[16]~61_combout\)))) # (\WDATA[8]~1_combout\ & (\ALU|process_0~13_combout\ & ((!\WDATA[16]~61_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010000110000010001001111110001000100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_process_0~13_combout\,
	datab => \ALT_INV_WDATA[8]~1_combout\,
	datac => \ALT_INV_inputALU[11]~11_combout\,
	datad => \ALT_INV_WDATA[16]~61_combout\,
	dataf => \ALU|ALT_INV_Add1~109_sumout\,
	combout => \WDATA[27]~108_combout\);

-- Location: MLABCELL_X13_Y7_N15
\ALU|process_0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~14_combout\ = ( \REGFILE|Mux4~10_combout\ & ( \inputALU[27]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[27]~27_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~10_combout\,
	combout => \ALU|process_0~14_combout\);

-- Location: MLABCELL_X13_Y7_N39
\WDATA[27]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[27]~109_combout\ = ( \ALU|Add0~109_sumout\ & ( (!\WDATA[8]~4_combout\ & (((\ALU|process_0~14_combout\)) # (\WDATA[8]~3_combout\))) # (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\ & ((!\ALU|process_0~13_combout\)))) ) ) # ( !\ALU|Add0~109_sumout\ & 
-- ( (!\WDATA[8]~4_combout\ & (!\WDATA[8]~3_combout\ & (\ALU|process_0~14_combout\))) # (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\ & ((!\ALU|process_0~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100100001000000110010000100000111011001010100011101100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datab => \ALT_INV_WDATA[8]~3_combout\,
	datac => \ALU|ALT_INV_process_0~14_combout\,
	datad => \ALU|ALT_INV_process_0~13_combout\,
	dataf => \ALU|ALT_INV_Add0~109_sumout\,
	combout => \WDATA[27]~109_combout\);

-- Location: MLABCELL_X13_Y7_N6
\WDATA[27]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[27]~110_combout\ = ( \WDATA[27]~108_combout\ & ( \WDATA[27]~109_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~28_combout\)) # (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~50_combout\)))) ) ) ) # ( 
-- !\WDATA[27]~108_combout\ & ( \WDATA[27]~109_combout\ & ( (!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~28_combout\ & (\WDATA[16]~65_combout\))) # (\WDATA[16]~64_combout\ & (((!\WDATA[16]~65_combout\) # (\ALU|ShiftRight0~50_combout\)))) ) ) ) # ( 
-- \WDATA[27]~108_combout\ & ( !\WDATA[27]~109_combout\ & ( (!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~28_combout\) # ((!\WDATA[16]~65_combout\)))) # (\WDATA[16]~64_combout\ & (((\WDATA[16]~65_combout\ & \ALU|ShiftRight0~50_combout\)))) ) ) ) # ( 
-- !\WDATA[27]~108_combout\ & ( !\WDATA[27]~109_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~28_combout\)) # (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~50_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001101101010001010110101011000010111011111100011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~64_combout\,
	datab => \ALU|ALT_INV_ShiftLeft0~28_combout\,
	datac => \ALT_INV_WDATA[16]~65_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~50_combout\,
	datae => \ALT_INV_WDATA[27]~108_combout\,
	dataf => \ALT_INV_WDATA[27]~109_combout\,
	combout => \WDATA[27]~110_combout\);

-- Location: LABCELL_X26_Y7_N48
\WDATA[27]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[27]~111_combout\ = ( \Add0~101_sumout\ & ( \WDATA[27]~110_combout\ & ( (!\CONTROL|Mux16~0_combout\) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(27)) # (\CONTROL|Mux9~0_combout\)) ) ) ) # ( !\Add0~101_sumout\ & ( \WDATA[27]~110_combout\ & 
-- ( (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(27)))) ) ) ) # ( \Add0~101_sumout\ & ( !\WDATA[27]~110_combout\ & ( ((\CONTROL|Mux16~0_combout\ & 
-- \DATAMEMM|altsyncram_component|auto_generated|q_a\(27))) # (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\Add0~101_sumout\ & ( !\WDATA[27]~110_combout\ & ( (\CONTROL|Mux16~0_combout\ & (!\CONTROL|Mux9~0_combout\ & 
-- \DATAMEMM|altsyncram_component|auto_generated|q_a\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100001100110111011110001000110011001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datad => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \ALT_INV_Add0~101_sumout\,
	dataf => \ALT_INV_WDATA[27]~110_combout\,
	combout => \WDATA[27]~111_combout\);

-- Location: FF_X21_Y9_N56
\REGFILE|registers[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[27]~111_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][27]~q\);

-- Location: LABCELL_X21_Y9_N36
\REGFILE|Mux36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[11][27]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][27]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[9][27]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[10][27]~q\ & ( (\REGFILE|registers[11][27]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[10][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][27]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[9][27]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][27]~q\,
	datab => \REGFILE|ALT_INV_registers[8][27]~q\,
	datac => \REGFILE|ALT_INV_registers[9][27]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[10][27]~q\,
	combout => \REGFILE|Mux36~5_combout\);

-- Location: LABCELL_X24_Y8_N51
\REGFILE|Mux36~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~6_combout\ = ( \REGFILE|Mux53~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux36~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux36~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux53~0_combout\,
	combout => \REGFILE|Mux36~6_combout\);

-- Location: LABCELL_X24_Y8_N48
\REGFILE|Mux36~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux36~11_combout\ = ( \REGFILE|Mux36~10_combout\ ) # ( !\REGFILE|Mux36~10_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux36~4_combout\)) # (\REGFILE|Mux36~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux36~6_combout\,
	datad => \REGFILE|ALT_INV_Mux36~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux36~10_combout\,
	combout => \REGFILE|Mux36~11_combout\);

-- Location: LABCELL_X26_Y8_N42
\ALU|ShiftRight0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~7_combout\ = ( \rtl~103_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux33~11_combout\))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\rtl~103_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux32~11_combout\))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	datac => \REGFILE|ALT_INV_Mux32~11_combout\,
	datad => \REGFILE|ALT_INV_Mux33~11_combout\,
	dataf => \ALT_INV_rtl~103_combout\,
	combout => \ALU|ShiftRight0~7_combout\);

-- Location: LABCELL_X25_Y7_N0
\rtl~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~26_combout\ = ( \inputALU[28]~28_combout\ & ( \inputALU[29]~29_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[27]~27_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[28]~28_combout\ & ( \inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[26]~26_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[27]~27_combout\))) ) ) ) # ( 
-- \inputALU[28]~28_combout\ & ( !\inputALU[29]~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[26]~26_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\inputALU[28]~28_combout\ & ( !\inputALU[29]~29_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[27]~27_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[26]~26_combout\,
	datae => \ALT_INV_inputALU[28]~28_combout\,
	dataf => \ALT_INV_inputALU[29]~29_combout\,
	combout => \rtl~26_combout\);

-- Location: LABCELL_X25_Y4_N24
\rtl~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~115_combout\ = ( \rtl~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftRight0~7_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) 
-- & (((\inputALU[31]~31_combout\)))) ) ) # ( !\rtl~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\inputALU[31]~31_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_inputALU[31]~31_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~7_combout\,
	dataf => \ALT_INV_rtl~26_combout\,
	combout => \rtl~115_combout\);

-- Location: LABCELL_X24_Y4_N51
\ALU|ShiftRight0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~49_combout\ = ( \inputALU[31]~31_combout\ & ( \rtl~115_combout\ ) ) # ( !\inputALU[31]~31_combout\ & ( \rtl~115_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( \inputALU[31]~31_combout\ & ( 
-- !\rtl~115_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \ALT_INV_rtl~115_combout\,
	combout => \ALU|ShiftRight0~49_combout\);

-- Location: LABCELL_X19_Y6_N3
\rtl~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~74_combout\ = ( \rtl~70_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\rtl~23_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~47_combout\))) ) ) # ( !\rtl~70_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~23_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~47_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~47_combout\,
	datad => \ALT_INV_rtl~23_combout\,
	dataf => \ALT_INV_rtl~70_combout\,
	combout => \rtl~74_combout\);

-- Location: LABCELL_X19_Y5_N57
\ALU|ShiftLeft0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~25_combout\ = ( \rtl~100_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\rtl~96_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) 
-- & (((\rtl~86_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) # ( !\rtl~100_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~96_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~86_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011110101010001001111010101000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ALT_INV_rtl~96_combout\,
	datac => \ALT_INV_rtl~86_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ALT_INV_rtl~100_combout\,
	combout => \ALU|ShiftLeft0~25_combout\);

-- Location: LABCELL_X19_Y5_N42
\ALU|ShiftLeft0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~26_combout\ = ( \rtl~92_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((!\rtl~117_combout\ & !\ALU|ShiftLeft0~25_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\rtl~74_combout\)) ) ) 
-- # ( !\rtl~92_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\ALU|ShiftLeft0~25_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\rtl~74_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000001010111110100000101011001010000010101100101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~74_combout\,
	datab => \ALT_INV_rtl~117_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftLeft0~25_combout\,
	dataf => \ALT_INV_rtl~92_combout\,
	combout => \ALU|ShiftLeft0~26_combout\);

-- Location: MLABCELL_X13_Y7_N57
\ALU|process_0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~12_combout\ = (!\REGFILE|Mux5~10_combout\ & !\inputALU[26]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux5~10_combout\,
	datad => \ALT_INV_inputALU[26]~26_combout\,
	combout => \ALU|process_0~12_combout\);

-- Location: MLABCELL_X13_Y7_N54
\WDATA[26]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[26]~104_combout\ = ( \ALU|Add1~105_sumout\ & ( (!\WDATA[16]~61_combout\ & (\WDATA[8]~1_combout\ & ((\ALU|process_0~12_combout\)))) # (\WDATA[16]~61_combout\ & (((\inputALU[10]~10_combout\)) # (\WDATA[8]~1_combout\))) ) ) # ( !\ALU|Add1~105_sumout\ 
-- & ( (!\WDATA[16]~61_combout\ & (\WDATA[8]~1_combout\ & ((\ALU|process_0~12_combout\)))) # (\WDATA[16]~61_combout\ & (!\WDATA[8]~1_combout\ & (\inputALU[10]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~61_combout\,
	datab => \ALT_INV_WDATA[8]~1_combout\,
	datac => \ALT_INV_inputALU[10]~10_combout\,
	datad => \ALU|ALT_INV_process_0~12_combout\,
	dataf => \ALU|ALT_INV_Add1~105_sumout\,
	combout => \WDATA[26]~104_combout\);

-- Location: MLABCELL_X13_Y7_N24
\WDATA[26]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[26]~105_combout\ = ( \ALU|process_0~12_combout\ & ( \ALU|Add0~105_sumout\ & ( (!\WDATA[8]~4_combout\ & (((\REGFILE|Mux5~10_combout\ & \inputALU[26]~26_combout\)) # (\WDATA[8]~3_combout\))) ) ) ) # ( !\ALU|process_0~12_combout\ & ( 
-- \ALU|Add0~105_sumout\ & ( ((!\WDATA[8]~4_combout\ & (\REGFILE|Mux5~10_combout\ & \inputALU[26]~26_combout\))) # (\WDATA[8]~3_combout\) ) ) ) # ( \ALU|process_0~12_combout\ & ( !\ALU|Add0~105_sumout\ & ( (!\WDATA[8]~4_combout\ & (\REGFILE|Mux5~10_combout\ 
-- & (\inputALU[26]~26_combout\ & !\WDATA[8]~3_combout\))) ) ) ) # ( !\ALU|process_0~12_combout\ & ( !\ALU|Add0~105_sumout\ & ( (!\WDATA[8]~4_combout\ & (\REGFILE|Mux5~10_combout\ & (\inputALU[26]~26_combout\ & !\WDATA[8]~3_combout\))) # 
-- (\WDATA[8]~4_combout\ & (((\WDATA[8]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010101000000100000000000000010111111110000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datab => \REGFILE|ALT_INV_Mux5~10_combout\,
	datac => \ALT_INV_inputALU[26]~26_combout\,
	datad => \ALT_INV_WDATA[8]~3_combout\,
	datae => \ALU|ALT_INV_process_0~12_combout\,
	dataf => \ALU|ALT_INV_Add0~105_sumout\,
	combout => \WDATA[26]~105_combout\);

-- Location: MLABCELL_X13_Y7_N18
\WDATA[26]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[26]~106_combout\ = ( \WDATA[26]~104_combout\ & ( \WDATA[26]~105_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~26_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~49_combout\))) ) ) ) # ( 
-- !\WDATA[26]~104_combout\ & ( \WDATA[26]~105_combout\ & ( (!\WDATA[16]~65_combout\ & (\WDATA[16]~64_combout\)) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~26_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~49_combout\)))) ) ) ) # ( \WDATA[26]~104_combout\ & ( !\WDATA[26]~105_combout\ & ( (!\WDATA[16]~65_combout\ & (!\WDATA[16]~64_combout\)) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~26_combout\))) # 
-- (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~49_combout\)))) ) ) ) # ( !\WDATA[26]~104_combout\ & ( !\WDATA[26]~105_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~26_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~49_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000001110011011000100101100111001000111110111110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~65_combout\,
	datab => \ALT_INV_WDATA[16]~64_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~49_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~26_combout\,
	datae => \ALT_INV_WDATA[26]~104_combout\,
	dataf => \ALT_INV_WDATA[26]~105_combout\,
	combout => \WDATA[26]~106_combout\);

-- Location: LABCELL_X12_Y9_N24
\WDATA[26]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[26]~107_combout\ = ( \Add0~97_sumout\ & ( \WDATA[26]~106_combout\ & ( (!\CONTROL|Mux16~0_combout\) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(26)) # (\CONTROL|Mux9~0_combout\)) ) ) ) # ( !\Add0~97_sumout\ & ( \WDATA[26]~106_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(26)))) ) ) ) # ( \Add0~97_sumout\ & ( !\WDATA[26]~106_combout\ & ( ((\CONTROL|Mux16~0_combout\ & 
-- \DATAMEMM|altsyncram_component|auto_generated|q_a\(26))) # (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\Add0~97_sumout\ & ( !\WDATA[26]~106_combout\ & ( (\CONTROL|Mux16~0_combout\ & (!\CONTROL|Mux9~0_combout\ & 
-- \DATAMEMM|altsyncram_component|auto_generated|q_a\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100001100110111011110001000110011001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datad => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \ALT_INV_Add0~97_sumout\,
	dataf => \ALT_INV_WDATA[26]~106_combout\,
	combout => \WDATA[26]~107_combout\);

-- Location: LABCELL_X25_Y11_N36
\REGFILE|registers[18][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][26]~feeder_combout\ = ( \WDATA[26]~107_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[26]~107_combout\,
	combout => \REGFILE|registers[18][26]~feeder_combout\);

-- Location: FF_X25_Y11_N37
\REGFILE|registers[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][26]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][26]~q\);

-- Location: LABCELL_X24_Y9_N15
\REGFILE|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][26]~q\ & ( (\REGFILE|registers[26][26]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[18][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[22][26]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[30][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[26][26]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[30][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[18][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[22][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][26]~q\,
	datab => \REGFILE|ALT_INV_registers[22][26]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[26][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[30][26]~q\,
	combout => \REGFILE|Mux37~2_combout\);

-- Location: MLABCELL_X23_Y12_N45
\REGFILE|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[20][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][26]~q\,
	datab => \REGFILE|ALT_INV_registers[24][26]~q\,
	datac => \REGFILE|ALT_INV_registers[20][26]~q\,
	datad => \REGFILE|ALT_INV_registers[28][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux37~0_combout\);

-- Location: LABCELL_X24_Y13_N24
\REGFILE|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][26]~q\,
	datab => \REGFILE|ALT_INV_registers[23][26]~q\,
	datac => \REGFILE|ALT_INV_registers[27][26]~q\,
	datad => \REGFILE|ALT_INV_registers[31][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux37~3_combout\);

-- Location: MLABCELL_X18_Y9_N9
\REGFILE|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[29][26]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][26]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[25][26]~q\ & ( (\REGFILE|registers[29][26]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[25][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][26]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][26]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][26]~q\,
	datab => \REGFILE|ALT_INV_registers[21][26]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[17][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[25][26]~q\,
	combout => \REGFILE|Mux37~1_combout\);

-- Location: LABCELL_X24_Y9_N54
\REGFILE|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~4_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|Mux37~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux37~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux37~3_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|Mux37~1_combout\ & ( (\REGFILE|Mux37~0_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|Mux37~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux37~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux37~3_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|Mux37~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- \REGFILE|Mux37~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_Mux37~2_combout\,
	datac => \REGFILE|ALT_INV_Mux37~0_combout\,
	datad => \REGFILE|ALT_INV_Mux37~3_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_Mux37~1_combout\,
	combout => \REGFILE|Mux37~4_combout\);

-- Location: LABCELL_X24_Y9_N30
\REGFILE|Mux37~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux37~11_combout\ = ( \REGFILE|Mux37~6_combout\ & ( \REGFILE|Mux37~10_combout\ ) ) # ( !\REGFILE|Mux37~6_combout\ & ( \REGFILE|Mux37~10_combout\ ) ) # ( \REGFILE|Mux37~6_combout\ & ( !\REGFILE|Mux37~10_combout\ ) ) # ( !\REGFILE|Mux37~6_combout\ 
-- & ( !\REGFILE|Mux37~10_combout\ & ( (\REGFILE|Mux37~4_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux37~4_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux37~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux37~10_combout\,
	combout => \REGFILE|Mux37~11_combout\);

-- Location: LABCELL_X24_Y6_N36
\rtl~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~12_combout\ = ( \inputALU[27]~27_combout\ & ( \inputALU[28]~28_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[25]~25_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[26]~26_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[27]~27_combout\ & ( \inputALU[28]~28_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[25]~25_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[26]~26_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- \inputALU[27]~27_combout\ & ( !\inputALU[28]~28_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[25]~25_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[26]~26_combout\)))) ) ) ) # ( !\inputALU[27]~27_combout\ & ( !\inputALU[28]~28_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[25]~25_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[25]~25_combout\,
	datad => \ALT_INV_inputALU[26]~26_combout\,
	datae => \ALT_INV_inputALU[27]~27_combout\,
	dataf => \ALT_INV_inputALU[28]~28_combout\,
	combout => \rtl~12_combout\);

-- Location: LABCELL_X26_Y8_N12
\rtl~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~106_combout\ = ( \rtl~105_combout\ & ( \rtl~104_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & \CONTROL|Mux7~0_combout\) ) ) ) # ( !\rtl~105_combout\ & ( \rtl~104_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & \CONTROL|Mux7~0_combout\) ) ) ) # ( \rtl~105_combout\ & ( !\rtl~104_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & \CONTROL|Mux7~0_combout\) ) ) ) # ( !\rtl~105_combout\ 
-- & ( !\rtl~104_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\REGFILE|Mux32~11_combout\)))) # (\CONTROL|Mux7~0_combout\ & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \REGFILE|ALT_INV_Mux32~11_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_rtl~105_combout\,
	dataf => \ALT_INV_rtl~104_combout\,
	combout => \rtl~106_combout\);

-- Location: LABCELL_X25_Y4_N18
\rtl~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~114_combout\ = ( \inputALU[31]~31_combout\ & ( \rtl~106_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( !\inputALU[31]~31_combout\ & ( 
-- \rtl~106_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~12_combout\)) ) ) ) # ( \inputALU[31]~31_combout\ & ( !\rtl~106_combout\ & ( ((\rtl~12_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\inputALU[31]~31_combout\ & ( !\rtl~106_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\rtl~12_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001001100011111110111111100001000000010000011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~12_combout\,
	datae => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \ALT_INV_rtl~106_combout\,
	combout => \rtl~114_combout\);

-- Location: LABCELL_X29_Y7_N51
\ALU|ShiftRight0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~48_combout\ = ( \rtl~114_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (\inputALU[31]~31_combout\) ) ) # ( !\rtl~114_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- \inputALU[31]~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_inputALU[31]~31_combout\,
	datae => \ALT_INV_rtl~114_combout\,
	combout => \ALU|ShiftRight0~48_combout\);

-- Location: LABCELL_X19_Y8_N24
\rtl~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~67_combout\ = ( \rtl~63_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\rtl~107_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\rtl~43_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) # ( !\rtl~63_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~107_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\rtl~43_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010010001010101111001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ALT_INV_rtl~107_combout\,
	datac => \ALT_INV_rtl~43_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALT_INV_rtl~63_combout\,
	combout => \rtl~67_combout\);

-- Location: LABCELL_X24_Y5_N27
\ALU|ShiftLeft0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~23_combout\ = ( \rtl~95_combout\ & ( \rtl~84_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~99_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~91_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\rtl~95_combout\ & ( \rtl~84_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~99_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~91_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( \rtl~95_combout\ & ( !\rtl~84_combout\ & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~99_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~91_combout\))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\rtl~95_combout\ & ( !\rtl~84_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~99_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~91_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~99_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_rtl~91_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_rtl~95_combout\,
	dataf => \ALT_INV_rtl~84_combout\,
	combout => \ALU|ShiftLeft0~23_combout\);

-- Location: LABCELL_X29_Y7_N39
\ALU|ShiftLeft0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~24_combout\ = ( \ALU|ShiftLeft0~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (\rtl~67_combout\) ) ) # ( !\ALU|ShiftLeft0~23_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- \rtl~67_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_rtl~67_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~23_combout\,
	combout => \ALU|ShiftLeft0~24_combout\);

-- Location: LABCELL_X29_Y7_N21
\WDATA[25]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[25]~101_combout\ = ( \REGFILE|Mux6~10_combout\ & ( \ALU|Add0~101_sumout\ & ( ((!\WDATA[8]~4_combout\ & \inputALU[25]~25_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\REGFILE|Mux6~10_combout\ & ( \ALU|Add0~101_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\inputALU[25]~25_combout\))) ) ) ) # ( \REGFILE|Mux6~10_combout\ & ( !\ALU|Add0~101_sumout\ & ( (!\WDATA[8]~4_combout\ & (\inputALU[25]~25_combout\ & !\WDATA[8]~3_combout\)) # (\WDATA[8]~4_combout\ & ((\WDATA[8]~3_combout\))) ) 
-- ) ) # ( !\REGFILE|Mux6~10_combout\ & ( !\ALU|Add0~101_sumout\ & ( (\WDATA[8]~4_combout\ & (\inputALU[25]~25_combout\ & \WDATA[8]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001001000100101010100000000101110110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datab => \ALT_INV_inputALU[25]~25_combout\,
	datad => \ALT_INV_WDATA[8]~3_combout\,
	datae => \REGFILE|ALT_INV_Mux6~10_combout\,
	dataf => \ALU|ALT_INV_Add0~101_sumout\,
	combout => \WDATA[25]~101_combout\);

-- Location: MLABCELL_X13_Y7_N33
\WDATA[25]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[25]~100_combout\ = ( \WDATA[16]~61_combout\ & ( \ALU|Add1~101_sumout\ & ( (\WDATA[8]~1_combout\) # (\inputALU[9]~9_combout\) ) ) ) # ( !\WDATA[16]~61_combout\ & ( \ALU|Add1~101_sumout\ & ( (!\REGFILE|Mux6~10_combout\ & (\WDATA[8]~1_combout\ & 
-- !\inputALU[25]~25_combout\)) ) ) ) # ( \WDATA[16]~61_combout\ & ( !\ALU|Add1~101_sumout\ & ( (\inputALU[9]~9_combout\ & !\WDATA[8]~1_combout\) ) ) ) # ( !\WDATA[16]~61_combout\ & ( !\ALU|Add1~101_sumout\ & ( (!\REGFILE|Mux6~10_combout\ & 
-- (\WDATA[8]~1_combout\ & !\inputALU[25]~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000010100000101000000001100000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[9]~9_combout\,
	datab => \REGFILE|ALT_INV_Mux6~10_combout\,
	datac => \ALT_INV_WDATA[8]~1_combout\,
	datad => \ALT_INV_inputALU[25]~25_combout\,
	datae => \ALT_INV_WDATA[16]~61_combout\,
	dataf => \ALU|ALT_INV_Add1~101_sumout\,
	combout => \WDATA[25]~100_combout\);

-- Location: LABCELL_X29_Y7_N30
\WDATA[25]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[25]~102_combout\ = ( \WDATA[25]~101_combout\ & ( \WDATA[25]~100_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~24_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~48_combout\))) ) ) ) # ( 
-- !\WDATA[25]~101_combout\ & ( \WDATA[25]~100_combout\ & ( (!\WDATA[16]~65_combout\ & (((!\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~24_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~48_combout\)))) ) ) ) # ( \WDATA[25]~101_combout\ & ( !\WDATA[25]~100_combout\ & ( (!\WDATA[16]~65_combout\ & (((\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~24_combout\))) # 
-- (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~48_combout\)))) ) ) ) # ( !\WDATA[25]~101_combout\ & ( !\WDATA[25]~100_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~24_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~48_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~48_combout\,
	datab => \ALT_INV_WDATA[16]~65_combout\,
	datac => \ALT_INV_WDATA[16]~64_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~24_combout\,
	datae => \ALT_INV_WDATA[25]~101_combout\,
	dataf => \ALT_INV_WDATA[25]~100_combout\,
	combout => \WDATA[25]~102_combout\);

-- Location: MLABCELL_X28_Y7_N36
\WDATA[25]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[25]~103_combout\ = ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(25) & ( \WDATA[25]~102_combout\ & ( (!\CONTROL|Mux9~0_combout\) # (\Add0~93_sumout\) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(25) & ( 
-- \WDATA[25]~102_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (!\CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\ & ((\Add0~93_sumout\))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(25) & ( !\WDATA[25]~102_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & (\CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\ & ((\Add0~93_sumout\))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(25) & ( !\WDATA[25]~102_combout\ & ( (\CONTROL|Mux9~0_combout\ & \Add0~93_sumout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001001110010011110001101100011011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux9~0_combout\,
	datab => \CONTROL|ALT_INV_Mux16~0_combout\,
	datac => \ALT_INV_Add0~93_sumout\,
	datae => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \ALT_INV_WDATA[25]~102_combout\,
	combout => \WDATA[25]~103_combout\);

-- Location: FF_X23_Y10_N35
\REGFILE|registers[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[25]~103_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][25]~q\);

-- Location: MLABCELL_X23_Y10_N27
\REGFILE|Mux38~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][25]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][25]~q\,
	datab => \REGFILE|ALT_INV_registers[0][25]~q\,
	datac => \REGFILE|ALT_INV_registers[2][25]~q\,
	datad => \REGFILE|ALT_INV_registers[1][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux38~9_combout\);

-- Location: LABCELL_X26_Y4_N57
\REGFILE|Mux38~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][25]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][25]~q\,
	datab => \REGFILE|ALT_INV_registers[4][25]~q\,
	datac => \REGFILE|ALT_INV_registers[7][25]~q\,
	datad => \REGFILE|ALT_INV_registers[6][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux38~8_combout\);

-- Location: LABCELL_X25_Y10_N3
\REGFILE|Mux38~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~7_combout\ = ( \REGFILE|registers[13][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[15][25]~q\) ) ) ) # ( 
-- !\REGFILE|registers[13][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[15][25]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REGFILE|registers[13][25]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[12][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[14][25]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[13][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[12][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[14][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][25]~q\,
	datab => \REGFILE|ALT_INV_registers[15][25]~q\,
	datac => \REGFILE|ALT_INV_registers[14][25]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[13][25]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux38~7_combout\);

-- Location: LABCELL_X26_Y6_N54
\REGFILE|Mux38~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~10_combout\ = ( \REGFILE|Mux38~8_combout\ & ( \REGFILE|Mux38~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux38~9_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux38~8_combout\ & ( \REGFILE|Mux38~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux38~9_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REGFILE|Mux38~8_combout\ & ( 
-- !\REGFILE|Mux38~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|Mux38~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REGFILE|Mux38~8_combout\ & ( !\REGFILE|Mux38~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- \REGFILE|Mux38~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000010000001100000000000100100001000100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_Mux38~9_combout\,
	datae => \REGFILE|ALT_INV_Mux38~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux38~7_combout\,
	combout => \REGFILE|Mux38~10_combout\);

-- Location: LABCELL_X12_Y7_N36
\REGFILE|Mux38~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux38~11_combout\ = ( \REGFILE|Mux38~6_combout\ & ( \REGFILE|Mux38~4_combout\ ) ) # ( !\REGFILE|Mux38~6_combout\ & ( \REGFILE|Mux38~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux38~10_combout\) ) ) ) # ( 
-- \REGFILE|Mux38~6_combout\ & ( !\REGFILE|Mux38~4_combout\ ) ) # ( !\REGFILE|Mux38~6_combout\ & ( !\REGFILE|Mux38~4_combout\ & ( \REGFILE|Mux38~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux38~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux38~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux38~4_combout\,
	combout => \REGFILE|Mux38~11_combout\);

-- Location: MLABCELL_X28_Y5_N36
\ALU|ShiftLeft0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~21_combout\ = ( \rtl~82_combout\ & ( \rtl~94_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~98_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\rtl~82_combout\ & ( 
-- \rtl~94_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~98_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( \rtl~82_combout\ & ( !\rtl~94_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~98_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) 
-- ) ) ) # ( !\rtl~82_combout\ & ( !\rtl~94_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~98_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000111100001100001100110011000000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALT_INV_rtl~98_combout\,
	datae => \ALT_INV_rtl~82_combout\,
	dataf => \ALT_INV_rtl~94_combout\,
	combout => \ALU|ShiftLeft0~21_combout\);

-- Location: LABCELL_X20_Y6_N3
\rtl~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~60_combout\ = ( \rtl~56_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~39_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftLeft0~2_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) # ( !\rtl~56_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- \rtl~39_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~2_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000100000001101010110000101110101011000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALT_INV_rtl~39_combout\,
	dataf => \ALT_INV_rtl~56_combout\,
	combout => \rtl~60_combout\);

-- Location: MLABCELL_X28_Y5_N30
\ALU|ShiftLeft0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~22_combout\ = ( !\ALU|ShiftLeft0~21_combout\ & ( \rtl~60_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\rtl~117_combout\) # (!\rtl~90_combout\))) ) ) ) # ( \ALU|ShiftLeft0~21_combout\ & ( !\rtl~60_combout\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( !\ALU|ShiftLeft0~21_combout\ & ( !\rtl~60_combout\ & ( (!\rtl~117_combout\) # ((!\rtl~90_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111111000000001111111111111100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rtl~117_combout\,
	datac => \ALT_INV_rtl~90_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALU|ALT_INV_ShiftLeft0~21_combout\,
	dataf => \ALT_INV_rtl~60_combout\,
	combout => \ALU|ShiftLeft0~22_combout\);

-- Location: LABCELL_X24_Y5_N48
\rtl~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~2_combout\ = ( \inputALU[25]~25_combout\ & ( \inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\))) ) ) ) # ( !\inputALU[25]~25_combout\ & ( \inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)))) ) ) ) # ( \inputALU[25]~25_combout\ & ( !\inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)))) ) ) ) # ( !\inputALU[25]~25_combout\ & ( !\inputALU[24]~24_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[26]~26_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[27]~27_combout\,
	datad => \ALT_INV_inputALU[26]~26_combout\,
	datae => \ALT_INV_inputALU[25]~25_combout\,
	dataf => \ALT_INV_inputALU[24]~24_combout\,
	combout => \rtl~2_combout\);

-- Location: LABCELL_X24_Y4_N18
\rtl~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~113_combout\ = ( \rtl~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\rtl~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\inputALU[31]~31_combout\)))) ) ) # ( !\rtl~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\inputALU[31]~31_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_inputALU[31]~31_combout\,
	datad => \ALT_INV_rtl~2_combout\,
	dataf => \ALT_INV_rtl~3_combout\,
	combout => \rtl~113_combout\);

-- Location: LABCELL_X29_Y9_N42
\ALU|ShiftRight0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~47_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( \rtl~113_combout\ & ( \inputALU[31]~31_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( \rtl~113_combout\ ) ) # ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( !\rtl~113_combout\ & ( \inputALU[31]~31_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[31]~31_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_rtl~113_combout\,
	combout => \ALU|ShiftRight0~47_combout\);

-- Location: LABCELL_X29_Y9_N21
\ALU|process_0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~11_combout\ = ( !\inputALU[24]~24_combout\ & ( !\REGFILE|Mux7~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux7~10_combout\,
	datae => \ALT_INV_inputALU[24]~24_combout\,
	combout => \ALU|process_0~11_combout\);

-- Location: LABCELL_X29_Y9_N0
\WDATA[24]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[24]~96_combout\ = ( \WDATA[16]~61_combout\ & ( \ALU|Add1~97_sumout\ & ( (\inputALU[8]~8_combout\) # (\WDATA[8]~1_combout\) ) ) ) # ( !\WDATA[16]~61_combout\ & ( \ALU|Add1~97_sumout\ & ( (\ALU|process_0~11_combout\ & \WDATA[8]~1_combout\) ) ) ) # ( 
-- \WDATA[16]~61_combout\ & ( !\ALU|Add1~97_sumout\ & ( (!\WDATA[8]~1_combout\ & \inputALU[8]~8_combout\) ) ) ) # ( !\WDATA[16]~61_combout\ & ( !\ALU|Add1~97_sumout\ & ( (\ALU|process_0~11_combout\ & \WDATA[8]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000000110000010001000100010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_process_0~11_combout\,
	datab => \ALT_INV_WDATA[8]~1_combout\,
	datac => \ALT_INV_inputALU[8]~8_combout\,
	datae => \ALT_INV_WDATA[16]~61_combout\,
	dataf => \ALU|ALT_INV_Add1~97_sumout\,
	combout => \WDATA[24]~96_combout\);

-- Location: LABCELL_X29_Y9_N12
\WDATA[24]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[24]~97_combout\ = ( \inputALU[24]~24_combout\ & ( \ALU|Add0~97_sumout\ & ( (!\WDATA[8]~3_combout\ & (\REGFILE|Mux7~10_combout\ & ((!\WDATA[8]~4_combout\)))) # (\WDATA[8]~3_combout\ & (((!\ALU|process_0~11_combout\) # (!\WDATA[8]~4_combout\)))) ) ) 
-- ) # ( !\inputALU[24]~24_combout\ & ( \ALU|Add0~97_sumout\ & ( (\WDATA[8]~3_combout\ & ((!\ALU|process_0~11_combout\) # (!\WDATA[8]~4_combout\))) ) ) ) # ( \inputALU[24]~24_combout\ & ( !\ALU|Add0~97_sumout\ & ( (!\WDATA[8]~3_combout\ & 
-- (\REGFILE|Mux7~10_combout\ & ((!\WDATA[8]~4_combout\)))) # (\WDATA[8]~3_combout\ & (((!\ALU|process_0~11_combout\ & \WDATA[8]~4_combout\)))) ) ) ) # ( !\inputALU[24]~24_combout\ & ( !\ALU|Add0~97_sumout\ & ( (!\ALU|process_0~11_combout\ & 
-- (\WDATA[8]~3_combout\ & \WDATA[8]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100010100000000110000001111000011000101111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux7~10_combout\,
	datab => \ALU|ALT_INV_process_0~11_combout\,
	datac => \ALT_INV_WDATA[8]~3_combout\,
	datad => \ALT_INV_WDATA[8]~4_combout\,
	datae => \ALT_INV_inputALU[24]~24_combout\,
	dataf => \ALU|ALT_INV_Add0~97_sumout\,
	combout => \WDATA[24]~97_combout\);

-- Location: LABCELL_X29_Y9_N48
\WDATA[24]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[24]~98_combout\ = ( \WDATA[24]~96_combout\ & ( \WDATA[24]~97_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~22_combout\)) # (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~47_combout\)))) ) ) ) # ( 
-- !\WDATA[24]~96_combout\ & ( \WDATA[24]~97_combout\ & ( (!\WDATA[16]~65_combout\ & (((\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~22_combout\)) # (\WDATA[16]~64_combout\ & 
-- ((\ALU|ShiftRight0~47_combout\))))) ) ) ) # ( \WDATA[24]~96_combout\ & ( !\WDATA[24]~97_combout\ & ( (!\WDATA[16]~65_combout\ & (((!\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~22_combout\)) # 
-- (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~47_combout\))))) ) ) ) # ( !\WDATA[24]~96_combout\ & ( !\WDATA[24]~97_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~22_combout\)) # (\WDATA[16]~64_combout\ & 
-- ((\ALU|ShiftRight0~47_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100011111000001110001100101100001011111110110011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~22_combout\,
	datab => \ALT_INV_WDATA[16]~65_combout\,
	datac => \ALT_INV_WDATA[16]~64_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~47_combout\,
	datae => \ALT_INV_WDATA[24]~96_combout\,
	dataf => \ALT_INV_WDATA[24]~97_combout\,
	combout => \WDATA[24]~98_combout\);

-- Location: LABCELL_X29_Y9_N33
\WDATA[24]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[24]~99_combout\ = ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(24) & ( \WDATA[24]~98_combout\ & ( (!\CONTROL|Mux9~0_combout\) # (\Add0~89_sumout\) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(24) & ( \WDATA[24]~98_combout\ 
-- & ( (!\CONTROL|Mux9~0_combout\ & (!\CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\ & ((\Add0~89_sumout\))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(24) & ( !\WDATA[24]~98_combout\ & ( (!\CONTROL|Mux9~0_combout\ & 
-- (\CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\ & ((\Add0~89_sumout\))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(24) & ( !\WDATA[24]~98_combout\ & ( (\CONTROL|Mux9~0_combout\ & \Add0~89_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011110001011100010111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \ALT_INV_Add0~89_sumout\,
	datae => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \ALT_INV_WDATA[24]~98_combout\,
	combout => \WDATA[24]~99_combout\);

-- Location: FF_X31_Y8_N44
\REGFILE|registers[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[24]~99_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][24]~q\);

-- Location: LABCELL_X31_Y8_N15
\REGFILE|Mux39~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[9][24]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][24]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][24]~q\ & ( (\REGFILE|registers[8][24]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[10][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[9][24]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][24]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[10][24]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[8][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][24]~q\,
	datab => \REGFILE|ALT_INV_registers[9][24]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[8][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[10][24]~q\,
	combout => \REGFILE|Mux39~5_combout\);

-- Location: LABCELL_X25_Y8_N15
\REGFILE|Mux39~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~6_combout\ = ( \REGFILE|Mux39~5_combout\ & ( (\REGFILE|Mux53~0_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux53~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux39~5_combout\,
	combout => \REGFILE|Mux39~6_combout\);

-- Location: LABCELL_X25_Y7_N42
\REGFILE|Mux39~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux39~11_combout\ = ( \REGFILE|Mux39~4_combout\ & ( ((\REGFILE|Mux39~10_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # (\REGFILE|Mux39~6_combout\) ) ) # ( !\REGFILE|Mux39~4_combout\ & ( (\REGFILE|Mux39~10_combout\) # 
-- (\REGFILE|Mux39~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux39~6_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux39~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux39~4_combout\,
	combout => \REGFILE|Mux39~11_combout\);

-- Location: LABCELL_X25_Y7_N18
\rtl~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~33_combout\ = ( \inputALU[23]~23_combout\ & ( \inputALU[25]~25_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[24]~24_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[26]~26_combout\)))) ) ) ) # ( !\inputALU[23]~23_combout\ & ( \inputALU[25]~25_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[24]~24_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # (\inputALU[26]~26_combout\)))) ) ) ) # ( \inputALU[23]~23_combout\ & ( 
-- !\inputALU[25]~25_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\inputALU[24]~24_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & \inputALU[26]~26_combout\)))) ) ) ) # ( !\inputALU[23]~23_combout\ & ( !\inputALU[25]~25_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[24]~24_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[26]~26_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALT_INV_inputALU[24]~24_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[26]~26_combout\,
	datae => \ALT_INV_inputALU[23]~23_combout\,
	dataf => \ALT_INV_inputALU[25]~25_combout\,
	combout => \rtl~33_combout\);

-- Location: LABCELL_X24_Y7_N51
\rtl~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~111_combout\ = ( \rtl~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\rtl~33_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\inputALU[31]~31_combout\)))) ) ) # ( !\rtl~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~33_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\inputALU[31]~31_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~33_combout\,
	datad => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \ALT_INV_rtl~34_combout\,
	combout => \rtl~111_combout\);

-- Location: LABCELL_X31_Y5_N0
\ALU|ShiftRight0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~46_combout\ = ( \rtl~111_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (\inputALU[31]~31_combout\) ) ) # ( !\rtl~111_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- \inputALU[31]~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \ALT_INV_rtl~111_combout\,
	combout => \ALU|ShiftRight0~46_combout\);

-- Location: LABCELL_X19_Y5_N48
\ALU|ShiftLeft0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~18_combout\ = ( \rtl~31_combout\ & ( \rtl~77_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\rtl~51_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( 
-- !\rtl~31_combout\ & ( \rtl~77_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~51_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( \rtl~31_combout\ & ( !\rtl~77_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\rtl~51_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\rtl~31_combout\ & ( !\rtl~77_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~51_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000100010001000000100001001000000011000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALT_INV_rtl~51_combout\,
	datae => \ALT_INV_rtl~31_combout\,
	dataf => \ALT_INV_rtl~77_combout\,
	combout => \ALU|ShiftLeft0~18_combout\);

-- Location: LABCELL_X20_Y5_N24
\ALU|ShiftLeft0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~19_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( \rtl~97_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\rtl~88_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( \rtl~97_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~93_combout\))) ) ) ) # ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( !\rtl~97_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\rtl~88_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( !\rtl~97_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\rtl~93_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000010100000000010101010001000100000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALT_INV_rtl~93_combout\,
	datac => \ALT_INV_rtl~88_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALT_INV_rtl~97_combout\,
	combout => \ALU|ShiftLeft0~19_combout\);

-- Location: LABCELL_X20_Y5_N48
\ALU|ShiftLeft0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~20_combout\ = ( !\ALU|ShiftLeft0~19_combout\ & ( !\ALU|ShiftLeft0~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ShiftLeft0~18_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~19_combout\,
	combout => \ALU|ShiftLeft0~20_combout\);

-- Location: LABCELL_X31_Y5_N57
\WDATA[23]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[23]~92_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~93_sumout\ & ( ((!\inputALU[23]~23_combout\ & !\REGFILE|Mux8~10_combout\)) # (\WDATA[16]~61_combout\) ) ) ) # ( !\WDATA[8]~1_combout\ & ( \ALU|Add1~93_sumout\ & ( (\WDATA[16]~61_combout\ & 
-- \inputALU[7]~7_combout\) ) ) ) # ( \WDATA[8]~1_combout\ & ( !\ALU|Add1~93_sumout\ & ( (!\inputALU[23]~23_combout\ & (!\REGFILE|Mux8~10_combout\ & !\WDATA[16]~61_combout\)) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\ALU|Add1~93_sumout\ & ( 
-- (\WDATA[16]~61_combout\ & \inputALU[7]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111100000001000000000000000000011111000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[23]~23_combout\,
	datab => \REGFILE|ALT_INV_Mux8~10_combout\,
	datac => \ALT_INV_WDATA[16]~61_combout\,
	datad => \ALT_INV_inputALU[7]~7_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~93_sumout\,
	combout => \WDATA[23]~92_combout\);

-- Location: LABCELL_X29_Y8_N27
\WDATA[23]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[23]~93_combout\ = ( \REGFILE|Mux8~10_combout\ & ( \ALU|Add0~93_sumout\ & ( ((\inputALU[23]~23_combout\ & !\WDATA[8]~4_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\REGFILE|Mux8~10_combout\ & ( \ALU|Add0~93_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\inputALU[23]~23_combout\))) ) ) ) # ( \REGFILE|Mux8~10_combout\ & ( !\ALU|Add0~93_sumout\ & ( (!\WDATA[8]~3_combout\ & (\inputALU[23]~23_combout\ & !\WDATA[8]~4_combout\)) # (\WDATA[8]~3_combout\ & ((\WDATA[8]~4_combout\))) ) 
-- ) ) # ( !\REGFILE|Mux8~10_combout\ & ( !\ALU|Add0~93_sumout\ & ( (\inputALU[23]~23_combout\ & (\WDATA[8]~3_combout\ & \WDATA[8]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010100000000111100001111000001010101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[23]~23_combout\,
	datac => \ALT_INV_WDATA[8]~3_combout\,
	datad => \ALT_INV_WDATA[8]~4_combout\,
	datae => \REGFILE|ALT_INV_Mux8~10_combout\,
	dataf => \ALU|ALT_INV_Add0~93_sumout\,
	combout => \WDATA[23]~93_combout\);

-- Location: LABCELL_X31_Y5_N15
\WDATA[23]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[23]~94_combout\ = ( \WDATA[23]~92_combout\ & ( \WDATA[23]~93_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~20_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~46_combout\))) ) ) ) # ( 
-- !\WDATA[23]~92_combout\ & ( \WDATA[23]~93_combout\ & ( (!\WDATA[16]~65_combout\ & (((\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~20_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~46_combout\)))) ) ) ) # ( \WDATA[23]~92_combout\ & ( !\WDATA[23]~93_combout\ & ( (!\WDATA[16]~65_combout\ & (((!\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~20_combout\))) # 
-- (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~46_combout\)))) ) ) ) # ( !\WDATA[23]~92_combout\ & ( !\WDATA[23]~93_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~20_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100000001111100011100000100111101000011011111110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~46_combout\,
	datab => \ALT_INV_WDATA[16]~65_combout\,
	datac => \ALT_INV_WDATA[16]~64_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~20_combout\,
	datae => \ALT_INV_WDATA[23]~92_combout\,
	dataf => \ALT_INV_WDATA[23]~93_combout\,
	combout => \WDATA[23]~94_combout\);

-- Location: LABCELL_X29_Y5_N39
\WDATA[23]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[23]~95_combout\ = ( \Add0~85_sumout\ & ( \WDATA[23]~94_combout\ & ( (!\CONTROL|Mux16~0_combout\) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(23)) # (\CONTROL|Mux9~0_combout\)) ) ) ) # ( !\Add0~85_sumout\ & ( \WDATA[23]~94_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( \Add0~85_sumout\ & ( !\WDATA[23]~94_combout\ & ( ((\CONTROL|Mux16~0_combout\ & 
-- \DATAMEMM|altsyncram_component|auto_generated|q_a\(23))) # (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\Add0~85_sumout\ & ( !\WDATA[23]~94_combout\ & ( (\CONTROL|Mux16~0_combout\ & (!\CONTROL|Mux9~0_combout\ & 
-- \DATAMEMM|altsyncram_component|auto_generated|q_a\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000011110101111110100000111100001010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datac => \CONTROL|ALT_INV_Mux9~0_combout\,
	datad => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \ALT_INV_Add0~85_sumout\,
	dataf => \ALT_INV_WDATA[23]~94_combout\,
	combout => \WDATA[23]~95_combout\);

-- Location: MLABCELL_X28_Y3_N12
\REGFILE|registers[29][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][23]~feeder_combout\ = ( \WDATA[23]~95_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[23]~95_combout\,
	combout => \REGFILE|registers[29][23]~feeder_combout\);

-- Location: FF_X28_Y3_N14
\REGFILE|registers[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][23]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][23]~q\);

-- Location: MLABCELL_X23_Y3_N33
\REGFILE|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~1_combout\ = ( \REGFILE|registers[25][23]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[29][23]~q\) ) ) ) # ( 
-- !\REGFILE|registers[25][23]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[29][23]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REGFILE|registers[25][23]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][23]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[21][23]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[25][23]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][23]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[21][23]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][23]~q\,
	datab => \REGFILE|ALT_INV_registers[17][23]~q\,
	datac => \REGFILE|ALT_INV_registers[21][23]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[25][23]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux40~1_combout\);

-- Location: LABCELL_X25_Y3_N33
\REGFILE|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][23]~q\,
	datab => \REGFILE|ALT_INV_registers[27][23]~q\,
	datac => \REGFILE|ALT_INV_registers[31][23]~q\,
	datad => \REGFILE|ALT_INV_registers[19][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux40~3_combout\);

-- Location: MLABCELL_X23_Y12_N3
\REGFILE|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[20][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][23]~q\,
	datab => \REGFILE|ALT_INV_registers[24][23]~q\,
	datac => \REGFILE|ALT_INV_registers[28][23]~q\,
	datad => \REGFILE|ALT_INV_registers[20][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux40~0_combout\);

-- Location: LABCELL_X29_Y6_N21
\REGFILE|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][23]~q\,
	datab => \REGFILE|ALT_INV_registers[26][23]~q\,
	datac => \REGFILE|ALT_INV_registers[30][23]~q\,
	datad => \REGFILE|ALT_INV_registers[22][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux40~2_combout\);

-- Location: LABCELL_X26_Y6_N51
\REGFILE|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~4_combout\ = ( \REGFILE|Mux40~0_combout\ & ( \REGFILE|Mux40~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux40~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux40~3_combout\)))) ) ) ) # ( !\REGFILE|Mux40~0_combout\ & ( \REGFILE|Mux40~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux40~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux40~3_combout\))))) ) ) ) # ( \REGFILE|Mux40~0_combout\ & ( !\REGFILE|Mux40~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux40~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux40~3_combout\))))) ) ) ) # ( !\REGFILE|Mux40~0_combout\ & ( !\REGFILE|Mux40~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux40~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux40~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux40~1_combout\,
	datad => \REGFILE|ALT_INV_Mux40~3_combout\,
	datae => \REGFILE|ALT_INV_Mux40~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux40~2_combout\,
	combout => \REGFILE|Mux40~4_combout\);

-- Location: LABCELL_X26_Y6_N0
\REGFILE|Mux40~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux40~11_combout\ = ( \REGFILE|Mux40~6_combout\ ) # ( !\REGFILE|Mux40~6_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux40~4_combout\)) # (\REGFILE|Mux40~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux40~4_combout\,
	datad => \REGFILE|ALT_INV_Mux40~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux40~6_combout\,
	combout => \REGFILE|Mux40~11_combout\);

-- Location: MLABCELL_X23_Y6_N12
\rtl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~1_combout\ = ( \inputALU[21]~21_combout\ & ( \inputALU[23]~23_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[20]~20_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[22]~22_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[21]~21_combout\ & ( \inputALU[23]~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[20]~20_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[22]~22_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( 
-- \inputALU[21]~21_combout\ & ( !\inputALU[23]~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[20]~20_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[22]~22_combout\)))) ) ) ) # ( !\inputALU[21]~21_combout\ & ( !\inputALU[23]~23_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[20]~20_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[22]~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[20]~20_combout\,
	datad => \ALT_INV_inputALU[22]~22_combout\,
	datae => \ALT_INV_inputALU[21]~21_combout\,
	dataf => \ALT_INV_inputALU[23]~23_combout\,
	combout => \rtl~1_combout\);

-- Location: MLABCELL_X23_Y7_N24
\rtl~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~42_combout\ = ( \rtl~1_combout\ & ( \rtl~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~3_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\inputALU[31]~31_combout\)))) ) ) ) # ( !\rtl~1_combout\ & ( \rtl~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~3_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) 
-- & ((\inputALU[31]~31_combout\))))) ) ) ) # ( \rtl~1_combout\ & ( !\rtl~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~3_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\inputALU[31]~31_combout\))))) ) ) ) # ( 
-- !\rtl~1_combout\ & ( !\rtl~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~3_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((\inputALU[31]~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_rtl~3_combout\,
	datad => \ALT_INV_inputALU[31]~31_combout\,
	datae => \ALT_INV_rtl~1_combout\,
	dataf => \ALT_INV_rtl~2_combout\,
	combout => \rtl~42_combout\);

-- Location: LABCELL_X29_Y4_N45
\ALU|ShiftRight0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~43_combout\ = ( \rtl~42_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (\inputALU[31]~31_combout\) ) ) # ( !\rtl~42_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- \inputALU[31]~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \ALT_INV_rtl~42_combout\,
	combout => \ALU|ShiftRight0~43_combout\);

-- Location: MLABCELL_X23_Y5_N18
\ALU|ShiftLeft0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~15_combout\ = ( \rtl~90_combout\ & ( \rtl~56_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~82_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\rtl~90_combout\ & ( \rtl~56_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~82_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( \rtl~90_combout\ & ( !\rtl~56_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~82_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\rtl~90_combout\ & ( !\rtl~56_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~82_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000010000000100100000000100000011000100010001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_rtl~82_combout\,
	datae => \ALT_INV_rtl~90_combout\,
	dataf => \ALT_INV_rtl~56_combout\,
	combout => \ALU|ShiftLeft0~15_combout\);

-- Location: MLABCELL_X23_Y5_N12
\ALU|ShiftLeft0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~50_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~94_combout\))) # 
-- (\ALU|ShiftLeft0~15_combout\)) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~39_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~2_combout\))))) # (\ALU|ShiftLeft0~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000001000000001001000110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datad => \ALT_INV_rtl~39_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALU|ALT_INV_ShiftLeft0~15_combout\,
	datag => \ALT_INV_rtl~94_combout\,
	combout => \ALU|ShiftLeft0~50_combout\);

-- Location: LABCELL_X29_Y8_N0
\WDATA[20]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[20]~80_combout\ = ( \WDATA[16]~61_combout\ & ( \ALU|Add1~81_sumout\ & ( (\inputALU[4]~4_combout\) # (\WDATA[8]~1_combout\) ) ) ) # ( !\WDATA[16]~61_combout\ & ( \ALU|Add1~81_sumout\ & ( (!\inputALU[20]~20_combout\ & (\WDATA[8]~1_combout\ & 
-- !\REGFILE|Mux11~10_combout\)) ) ) ) # ( \WDATA[16]~61_combout\ & ( !\ALU|Add1~81_sumout\ & ( (!\WDATA[8]~1_combout\ & \inputALU[4]~4_combout\) ) ) ) # ( !\WDATA[16]~61_combout\ & ( !\ALU|Add1~81_sumout\ & ( (!\inputALU[20]~20_combout\ & 
-- (\WDATA[8]~1_combout\ & !\REGFILE|Mux11~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000001100110000100000001000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[20]~20_combout\,
	datab => \ALT_INV_WDATA[8]~1_combout\,
	datac => \REGFILE|ALT_INV_Mux11~10_combout\,
	datad => \ALT_INV_inputALU[4]~4_combout\,
	datae => \ALT_INV_WDATA[16]~61_combout\,
	dataf => \ALU|ALT_INV_Add1~81_sumout\,
	combout => \WDATA[20]~80_combout\);

-- Location: LABCELL_X29_Y8_N36
\WDATA[20]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[20]~81_combout\ = ( \REGFILE|Mux11~10_combout\ & ( \ALU|Add0~81_sumout\ & ( ((!\WDATA[8]~4_combout\ & \inputALU[20]~20_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\REGFILE|Mux11~10_combout\ & ( \ALU|Add0~81_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\inputALU[20]~20_combout\))) ) ) ) # ( \REGFILE|Mux11~10_combout\ & ( !\ALU|Add0~81_sumout\ & ( (!\WDATA[8]~4_combout\ & (!\WDATA[8]~3_combout\ & \inputALU[20]~20_combout\)) # (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\)) ) ) 
-- ) # ( !\REGFILE|Mux11~10_combout\ & ( !\ALU|Add0~81_sumout\ & ( (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\ & \inputALU[20]~20_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000110010001100100100011001000110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datab => \ALT_INV_WDATA[8]~3_combout\,
	datac => \ALT_INV_inputALU[20]~20_combout\,
	datae => \REGFILE|ALT_INV_Mux11~10_combout\,
	dataf => \ALU|ALT_INV_Add0~81_sumout\,
	combout => \WDATA[20]~81_combout\);

-- Location: LABCELL_X29_Y4_N12
\WDATA[20]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[20]~82_combout\ = ( \WDATA[20]~80_combout\ & ( \WDATA[20]~81_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~50_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~43_combout\))) ) ) ) # ( 
-- !\WDATA[20]~80_combout\ & ( \WDATA[20]~81_combout\ & ( (!\WDATA[16]~64_combout\ & (((\WDATA[16]~65_combout\ & \ALU|ShiftLeft0~50_combout\)))) # (\WDATA[16]~64_combout\ & (((!\WDATA[16]~65_combout\)) # (\ALU|ShiftRight0~43_combout\))) ) ) ) # ( 
-- \WDATA[20]~80_combout\ & ( !\WDATA[20]~81_combout\ & ( (!\WDATA[16]~64_combout\ & (((!\WDATA[16]~65_combout\) # (\ALU|ShiftLeft0~50_combout\)))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~43_combout\ & (\WDATA[16]~65_combout\))) ) ) ) # ( 
-- !\WDATA[20]~80_combout\ & ( !\WDATA[20]~81_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~50_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~64_combout\,
	datab => \ALU|ALT_INV_ShiftRight0~43_combout\,
	datac => \ALT_INV_WDATA[16]~65_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~50_combout\,
	datae => \ALT_INV_WDATA[20]~80_combout\,
	dataf => \ALT_INV_WDATA[20]~81_combout\,
	combout => \WDATA[20]~82_combout\);

-- Location: LABCELL_X29_Y4_N21
\WDATA[20]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[20]~83_combout\ = ( \CONTROL|Mux9~0_combout\ & ( \WDATA[20]~82_combout\ & ( \Add0~73_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( \WDATA[20]~82_combout\ & ( (!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(20)) 
-- ) ) ) # ( \CONTROL|Mux9~0_combout\ & ( !\WDATA[20]~82_combout\ & ( \Add0~73_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( !\WDATA[20]~82_combout\ & ( (\CONTROL|Mux16~0_combout\ & \DATAMEMM|altsyncram_component|auto_generated|q_a\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000001111111110101111101011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datac => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_Add0~73_sumout\,
	datae => \CONTROL|ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_WDATA[20]~82_combout\,
	combout => \WDATA[20]~83_combout\);

-- Location: FF_X29_Y3_N53
\REGFILE|registers[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[20]~83_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][20]~q\);

-- Location: MLABCELL_X28_Y5_N45
\REGFILE|Mux43~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][20]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][20]~q\,
	datab => \REGFILE|ALT_INV_registers[3][20]~q\,
	datac => \REGFILE|ALT_INV_registers[1][20]~q\,
	datad => \REGFILE|ALT_INV_registers[2][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux43~8_combout\);

-- Location: LABCELL_X29_Y4_N57
\REGFILE|Mux43~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[7][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[6][20]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[4][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][20]~q\,
	datab => \REGFILE|ALT_INV_registers[6][20]~q\,
	datac => \REGFILE|ALT_INV_registers[4][20]~q\,
	datad => \REGFILE|ALT_INV_registers[5][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux43~7_combout\);

-- Location: LABCELL_X21_Y5_N39
\REGFILE|Mux43~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[15][20]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[13][20]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[14][20]~q\ & ( (\REGFILE|registers[15][20]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[14][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[13][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][20]~q\,
	datab => \REGFILE|ALT_INV_registers[15][20]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[13][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[14][20]~q\,
	combout => \REGFILE|Mux43~6_combout\);

-- Location: MLABCELL_X28_Y5_N54
\REGFILE|Mux43~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~9_combout\ = ( \REGFILE|Mux43~7_combout\ & ( \REGFILE|Mux43~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux43~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux43~7_combout\ & ( \REGFILE|Mux43~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux43~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REGFILE|Mux43~7_combout\ & ( 
-- !\REGFILE|Mux43~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux43~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REGFILE|Mux43~7_combout\ & ( !\REGFILE|Mux43~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \REGFILE|Mux43~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000001000001010000000010000100100000011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux43~8_combout\,
	datae => \REGFILE|ALT_INV_Mux43~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux43~6_combout\,
	combout => \REGFILE|Mux43~9_combout\);

-- Location: MLABCELL_X28_Y5_N24
\REGFILE|Mux43~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux43~10_combout\ = ( \REGFILE|Mux43~4_combout\ & ( ((\REGFILE|Mux43~5_combout\) # (\REGFILE|Mux43~9_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REGFILE|Mux43~4_combout\ & ( (\REGFILE|Mux43~5_combout\) # 
-- (\REGFILE|Mux43~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux43~9_combout\,
	datad => \REGFILE|ALT_INV_Mux43~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux43~4_combout\,
	combout => \REGFILE|Mux43~10_combout\);

-- Location: LABCELL_X24_Y4_N21
\ALU|ShiftRight0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~30_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ShiftRight0~30_combout\);

-- Location: MLABCELL_X23_Y4_N12
\ALU|ShiftLeft0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~12_combout\ = ( \rtl~93_combout\ & ( (\ALU|ShiftRight0~30_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~77_combout\))) ) ) # ( !\rtl~93_combout\ & ( (\ALU|ShiftRight0~30_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~77_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010001010100010100000001000000010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~30_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~77_combout\,
	datae => \ALT_INV_rtl~93_combout\,
	combout => \ALU|ShiftLeft0~12_combout\);

-- Location: LABCELL_X20_Y8_N0
\ALU|ShiftLeft0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~13_combout\ = ( \rtl~51_combout\ & ( \rtl~88_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~31_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) ) ) ) # ( !\rtl~51_combout\ & ( \rtl~88_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~31_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) 
-- & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))))) ) ) ) # ( \rtl~51_combout\ & ( !\rtl~88_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~31_combout\ 
-- & \PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) ) ) ) # ( 
-- !\rtl~51_combout\ & ( !\rtl~88_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~31_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000100010000100000100010000010000011001100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_rtl~31_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_rtl~51_combout\,
	dataf => \ALT_INV_rtl~88_combout\,
	combout => \ALU|ShiftLeft0~13_combout\);

-- Location: MLABCELL_X23_Y4_N27
\ALU|ShiftLeft0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~14_combout\ = ( !\ALU|ShiftLeft0~13_combout\ & ( !\ALU|ShiftLeft0~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ShiftLeft0~12_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~13_combout\,
	combout => \ALU|ShiftLeft0~14_combout\);

-- Location: LABCELL_X25_Y7_N24
\rtl~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~35_combout\ = ( \rtl~32_combout\ & ( \rtl~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~33_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\inputALU[31]~31_combout\)))) ) ) ) # ( !\rtl~32_combout\ & ( \rtl~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~33_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) 
-- & ((\inputALU[31]~31_combout\))))) ) ) ) # ( \rtl~32_combout\ & ( !\rtl~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~33_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\inputALU[31]~31_combout\))))) ) ) ) # ( 
-- !\rtl~32_combout\ & ( !\rtl~34_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~33_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\inputALU[31]~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~33_combout\,
	datad => \ALT_INV_inputALU[31]~31_combout\,
	datae => \ALT_INV_rtl~32_combout\,
	dataf => \ALT_INV_rtl~34_combout\,
	combout => \rtl~35_combout\);

-- Location: LABCELL_X25_Y7_N45
\ALU|ShiftRight0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~42_combout\ = ( \rtl~35_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (\inputALU[31]~31_combout\) ) ) # ( !\rtl~35_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- \inputALU[31]~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \ALT_INV_rtl~35_combout\,
	combout => \ALU|ShiftRight0~42_combout\);

-- Location: MLABCELL_X13_Y9_N57
\WDATA[19]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[19]~77_combout\ = ( \REGFILE|Mux12~10_combout\ & ( \ALU|Add0~77_sumout\ & ( ((!\WDATA[8]~4_combout\ & \inputALU[19]~19_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\REGFILE|Mux12~10_combout\ & ( \ALU|Add0~77_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\inputALU[19]~19_combout\))) ) ) ) # ( \REGFILE|Mux12~10_combout\ & ( !\ALU|Add0~77_sumout\ & ( (!\WDATA[8]~4_combout\ & (\inputALU[19]~19_combout\ & !\WDATA[8]~3_combout\)) # (\WDATA[8]~4_combout\ & ((\WDATA[8]~3_combout\))) ) 
-- ) ) # ( !\REGFILE|Mux12~10_combout\ & ( !\ALU|Add0~77_sumout\ & ( (\WDATA[8]~4_combout\ & (\inputALU[19]~19_combout\ & \WDATA[8]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000010100101010100000000101011110000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datac => \ALT_INV_inputALU[19]~19_combout\,
	datad => \ALT_INV_WDATA[8]~3_combout\,
	datae => \REGFILE|ALT_INV_Mux12~10_combout\,
	dataf => \ALU|ALT_INV_Add0~77_sumout\,
	combout => \WDATA[19]~77_combout\);

-- Location: LABCELL_X14_Y6_N12
\WDATA[19]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[19]~76_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~77_sumout\ & ( ((!\inputALU[19]~19_combout\ & !\REGFILE|Mux12~10_combout\)) # (\WDATA[16]~61_combout\) ) ) ) # ( !\WDATA[8]~1_combout\ & ( \ALU|Add1~77_sumout\ & ( (\inputALU[3]~3_combout\ & 
-- \WDATA[16]~61_combout\) ) ) ) # ( \WDATA[8]~1_combout\ & ( !\ALU|Add1~77_sumout\ & ( (!\inputALU[19]~19_combout\ & (!\WDATA[16]~61_combout\ & !\REGFILE|Mux12~10_combout\)) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\ALU|Add1~77_sumout\ & ( 
-- (\inputALU[3]~3_combout\ & \WDATA[16]~61_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011101000000000000000000011000000111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[19]~19_combout\,
	datab => \ALT_INV_inputALU[3]~3_combout\,
	datac => \ALT_INV_WDATA[16]~61_combout\,
	datad => \REGFILE|ALT_INV_Mux12~10_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~77_sumout\,
	combout => \WDATA[19]~76_combout\);

-- Location: LABCELL_X29_Y4_N30
\WDATA[19]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[19]~78_combout\ = ( \WDATA[19]~77_combout\ & ( \WDATA[19]~76_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~14_combout\)) # (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~42_combout\)))) ) ) ) # ( 
-- !\WDATA[19]~77_combout\ & ( \WDATA[19]~76_combout\ & ( (!\WDATA[16]~65_combout\ & (((!\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~14_combout\)) # (\WDATA[16]~64_combout\ & 
-- ((\ALU|ShiftRight0~42_combout\))))) ) ) ) # ( \WDATA[19]~77_combout\ & ( !\WDATA[19]~76_combout\ & ( (!\WDATA[16]~65_combout\ & (((\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~14_combout\)) # 
-- (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~42_combout\))))) ) ) ) # ( !\WDATA[19]~77_combout\ & ( !\WDATA[19]~76_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (!\ALU|ShiftLeft0~14_combout\)) # (\WDATA[16]~64_combout\ & 
-- ((\ALU|ShiftRight0~42_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000011001000101100111111101110000000111110111011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~14_combout\,
	datab => \ALT_INV_WDATA[16]~65_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~42_combout\,
	datad => \ALT_INV_WDATA[16]~64_combout\,
	datae => \ALT_INV_WDATA[19]~77_combout\,
	dataf => \ALT_INV_WDATA[19]~76_combout\,
	combout => \WDATA[19]~78_combout\);

-- Location: LABCELL_X29_Y4_N9
\WDATA[19]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[19]~79_combout\ = ( \CONTROL|Mux9~0_combout\ & ( \WDATA[19]~78_combout\ & ( \Add0~69_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( \WDATA[19]~78_combout\ & ( (!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(19)) 
-- ) ) ) # ( \CONTROL|Mux9~0_combout\ & ( !\WDATA[19]~78_combout\ & ( \Add0~69_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( !\WDATA[19]~78_combout\ & ( (\CONTROL|Mux16~0_combout\ & \DATAMEMM|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000001111111110111011101110110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ALT_INV_Add0~69_sumout\,
	datae => \CONTROL|ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_WDATA[19]~78_combout\,
	combout => \WDATA[19]~79_combout\);

-- Location: FF_X21_Y9_N5
\REGFILE|registers[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[19]~79_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][19]~q\);

-- Location: LABCELL_X21_Y9_N24
\REGFILE|Mux44~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[11][19]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[9][19]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[10][19]~q\ & ( (\REGFILE|registers[11][19]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[10][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[9][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][19]~q\,
	datab => \REGFILE|ALT_INV_registers[9][19]~q\,
	datac => \REGFILE|ALT_INV_registers[11][19]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[10][19]~q\,
	combout => \REGFILE|Mux44~11_combout\);

-- Location: LABCELL_X21_Y9_N57
\REGFILE|Mux44~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~5_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( \REGFILE|Mux44~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux44~11_combout\,
	combout => \REGFILE|Mux44~5_combout\);

-- Location: LABCELL_X14_Y5_N36
\REGFILE|Mux44~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux44~10_combout\ = ( \REGFILE|Mux44~9_combout\ & ( \REGFILE|Mux44~4_combout\ ) ) # ( !\REGFILE|Mux44~9_combout\ & ( \REGFILE|Mux44~4_combout\ & ( (\REGFILE|Mux44~5_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( 
-- \REGFILE|Mux44~9_combout\ & ( !\REGFILE|Mux44~4_combout\ ) ) # ( !\REGFILE|Mux44~9_combout\ & ( !\REGFILE|Mux44~4_combout\ & ( \REGFILE|Mux44~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux44~5_combout\,
	datae => \REGFILE|ALT_INV_Mux44~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux44~4_combout\,
	combout => \REGFILE|Mux44~10_combout\);

-- Location: LABCELL_X25_Y6_N42
\rtl~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~25_combout\ = ( \inputALU[22]~22_combout\ & ( \inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[23]~23_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[25]~25_combout\))) ) ) ) # ( !\inputALU[22]~22_combout\ & ( \inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[23]~23_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[25]~25_combout\)))) ) ) ) # ( 
-- \inputALU[22]~22_combout\ & ( !\inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[23]~23_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[25]~25_combout\))) ) ) ) # ( !\inputALU[22]~22_combout\ & ( !\inputALU[24]~24_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[23]~23_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[25]~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[25]~25_combout\,
	datad => \ALT_INV_inputALU[23]~23_combout\,
	datae => \ALT_INV_inputALU[22]~22_combout\,
	dataf => \ALT_INV_inputALU[24]~24_combout\,
	combout => \rtl~25_combout\);

-- Location: MLABCELL_X28_Y6_N18
\rtl~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~24_combout\ = ( \inputALU[19]~19_combout\ & ( \inputALU[20]~20_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[18]~18_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[21]~21_combout\)))) ) ) ) # ( !\inputALU[19]~19_combout\ & ( \inputALU[20]~20_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[18]~18_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[21]~21_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \inputALU[19]~19_combout\ & ( !\inputALU[20]~20_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~18_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[21]~21_combout\)))) ) ) ) # ( !\inputALU[19]~19_combout\ & ( 
-- !\inputALU[20]~20_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~18_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\inputALU[21]~21_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[18]~18_combout\,
	datac => \ALT_INV_inputALU[21]~21_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[19]~19_combout\,
	dataf => \ALT_INV_inputALU[20]~20_combout\,
	combout => \rtl~24_combout\);

-- Location: LABCELL_X24_Y7_N30
\rtl~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~27_combout\ = ( \rtl~25_combout\ & ( \rtl~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~26_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~7_combout\))) ) ) ) # ( !\rtl~25_combout\ & ( \rtl~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~26_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~7_combout\)))) ) ) ) # ( \rtl~25_combout\ & ( !\rtl~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~26_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~7_combout\)))) ) ) ) # ( !\rtl~25_combout\ & ( !\rtl~24_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~26_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~7_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~26_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_rtl~25_combout\,
	dataf => \ALT_INV_rtl~24_combout\,
	combout => \rtl~27_combout\);

-- Location: LABCELL_X24_Y4_N9
\ALU|ShiftRight0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~41_combout\ = ( \inputALU[31]~31_combout\ & ( (\rtl~27_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) # ( !\inputALU[31]~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- \rtl~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~27_combout\,
	datae => \ALT_INV_inputALU[31]~31_combout\,
	combout => \ALU|ShiftRight0~41_combout\);

-- Location: MLABCELL_X23_Y4_N42
\ALU|ShiftLeft0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~9_combout\ = ( \rtl~70_combout\ & ( \rtl~92_combout\ & ( \ALU|ShiftRight0~30_combout\ ) ) ) # ( !\rtl~70_combout\ & ( \rtl~92_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \ALU|ShiftRight0~30_combout\) ) ) ) # ( 
-- \rtl~70_combout\ & ( !\rtl~92_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \ALU|ShiftRight0~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100001010000010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~30_combout\,
	datae => \ALT_INV_rtl~70_combout\,
	dataf => \ALT_INV_rtl~92_combout\,
	combout => \ALU|ShiftLeft0~9_combout\);

-- Location: LABCELL_X19_Y6_N36
\ALU|ShiftLeft0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~10_combout\ = ( \rtl~23_combout\ & ( \rtl~86_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~47_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\rtl~23_combout\ & ( \rtl~86_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~47_combout\)))) ) ) ) # ( \rtl~23_combout\ & ( !\rtl~86_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\rtl~47_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\rtl~23_combout\ & ( !\rtl~86_combout\ & ( (\rtl~47_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000011100000000001101000000000000110111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~47_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_rtl~23_combout\,
	dataf => \ALT_INV_rtl~86_combout\,
	combout => \ALU|ShiftLeft0~10_combout\);

-- Location: LABCELL_X24_Y4_N0
\ALU|ShiftLeft0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~11_combout\ = ( !\ALU|ShiftLeft0~9_combout\ & ( !\ALU|ShiftLeft0~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALU|ALT_INV_ShiftLeft0~9_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~10_combout\,
	combout => \ALU|ShiftLeft0~11_combout\);

-- Location: MLABCELL_X13_Y9_N33
\WDATA[18]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[18]~73_combout\ = ( \ALU|Add0~73_sumout\ & ( (!\WDATA[8]~3_combout\ & (\inputALU[18]~18_combout\ & (!\WDATA[8]~4_combout\ & \REGFILE|Mux13~10_combout\))) # (\WDATA[8]~3_combout\ & (((!\WDATA[8]~4_combout\) # (\REGFILE|Mux13~10_combout\)) # 
-- (\inputALU[18]~18_combout\))) ) ) # ( !\ALU|Add0~73_sumout\ & ( (!\WDATA[8]~3_combout\ & (\inputALU[18]~18_combout\ & (!\WDATA[8]~4_combout\ & \REGFILE|Mux13~10_combout\))) # (\WDATA[8]~3_combout\ & (\WDATA[8]~4_combout\ & ((\REGFILE|Mux13~10_combout\) # 
-- (\inputALU[18]~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100101000000010010010101010001011101010101000101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~3_combout\,
	datab => \ALT_INV_inputALU[18]~18_combout\,
	datac => \ALT_INV_WDATA[8]~4_combout\,
	datad => \REGFILE|ALT_INV_Mux13~10_combout\,
	dataf => \ALU|ALT_INV_Add0~73_sumout\,
	combout => \WDATA[18]~73_combout\);

-- Location: LABCELL_X14_Y5_N30
\WDATA[18]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[18]~72_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~73_sumout\ & ( ((!\inputALU[18]~18_combout\ & !\REGFILE|Mux13~10_combout\)) # (\WDATA[16]~61_combout\) ) ) ) # ( !\WDATA[8]~1_combout\ & ( \ALU|Add1~73_sumout\ & ( (\WDATA[16]~61_combout\ & 
-- \inputALU[2]~2_combout\) ) ) ) # ( \WDATA[8]~1_combout\ & ( !\ALU|Add1~73_sumout\ & ( (!\inputALU[18]~18_combout\ & (!\WDATA[16]~61_combout\ & !\REGFILE|Mux13~10_combout\)) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\ALU|Add1~73_sumout\ & ( 
-- (\WDATA[16]~61_combout\ & \inputALU[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011100010000000000000000011000000111011101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[18]~18_combout\,
	datab => \ALT_INV_WDATA[16]~61_combout\,
	datac => \ALT_INV_inputALU[2]~2_combout\,
	datad => \REGFILE|ALT_INV_Mux13~10_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~73_sumout\,
	combout => \WDATA[18]~72_combout\);

-- Location: LABCELL_X24_Y4_N24
\WDATA[18]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[18]~74_combout\ = ( \WDATA[18]~73_combout\ & ( \WDATA[18]~72_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~11_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~41_combout\))) ) ) ) # ( 
-- !\WDATA[18]~73_combout\ & ( \WDATA[18]~72_combout\ & ( (!\WDATA[16]~64_combout\ & (((!\ALU|ShiftLeft0~11_combout\) # (!\WDATA[16]~65_combout\)))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~41_combout\ & ((\WDATA[16]~65_combout\)))) ) ) ) # ( 
-- \WDATA[18]~73_combout\ & ( !\WDATA[18]~72_combout\ & ( (!\WDATA[16]~64_combout\ & (((!\ALU|ShiftLeft0~11_combout\ & \WDATA[16]~65_combout\)))) # (\WDATA[16]~64_combout\ & (((!\WDATA[16]~65_combout\)) # (\ALU|ShiftRight0~41_combout\))) ) ) ) # ( 
-- !\WDATA[18]~73_combout\ & ( !\WDATA[18]~72_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~11_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~41_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110001010101011011000110101010101100011111111110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~64_combout\,
	datab => \ALU|ALT_INV_ShiftRight0~41_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~11_combout\,
	datad => \ALT_INV_WDATA[16]~65_combout\,
	datae => \ALT_INV_WDATA[18]~73_combout\,
	dataf => \ALT_INV_WDATA[18]~72_combout\,
	combout => \WDATA[18]~74_combout\);

-- Location: LABCELL_X24_Y4_N33
\WDATA[18]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[18]~75_combout\ = ( \Add0~65_sumout\ & ( \WDATA[18]~74_combout\ & ( (!\CONTROL|Mux16~0_combout\) # ((\CONTROL|Mux9~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( !\Add0~65_sumout\ & ( \WDATA[18]~74_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \Add0~65_sumout\ & ( !\WDATA[18]~74_combout\ & ( ((\CONTROL|Mux16~0_combout\ & 
-- \DATAMEMM|altsyncram_component|auto_generated|q_a\(18))) # (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\Add0~65_sumout\ & ( !\WDATA[18]~74_combout\ & ( (\CONTROL|Mux16~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(18) & 
-- !\CONTROL|Mux9~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100011111111110111011000000001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \CONTROL|ALT_INV_Mux9~0_combout\,
	datae => \ALT_INV_Add0~65_sumout\,
	dataf => \ALT_INV_WDATA[18]~74_combout\,
	combout => \WDATA[18]~75_combout\);

-- Location: FF_X21_Y4_N50
\REGFILE|registers[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[18]~75_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][18]~q\);

-- Location: LABCELL_X21_Y4_N51
\REGFILE|Mux45~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~11_combout\ = ( \REGFILE|registers[10][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][18]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][18]~q\))) ) ) ) # ( !\REGFILE|registers[10][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][18]~q\))) ) ) ) # ( \REGFILE|registers[10][18]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[8][18]~q\) ) ) ) # ( !\REGFILE|registers[10][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ( (\REGFILE|registers[8][18]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][18]~q\,
	datab => \REGFILE|ALT_INV_registers[11][18]~q\,
	datac => \REGFILE|ALT_INV_registers[8][18]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[10][18]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux45~11_combout\);

-- Location: LABCELL_X29_Y6_N6
\REGFILE|Mux45~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~5_combout\ = ( \REGFILE|Mux45~11_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_Mux45~11_combout\,
	combout => \REGFILE|Mux45~5_combout\);

-- Location: LABCELL_X29_Y6_N51
\REGFILE|Mux45~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux45~10_combout\ = ( \REGFILE|Mux45~4_combout\ & ( \REGFILE|Mux45~9_combout\ ) ) # ( !\REGFILE|Mux45~4_combout\ & ( \REGFILE|Mux45~9_combout\ ) ) # ( \REGFILE|Mux45~4_combout\ & ( !\REGFILE|Mux45~9_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux45~5_combout\) ) ) ) # ( !\REGFILE|Mux45~4_combout\ & ( !\REGFILE|Mux45~9_combout\ & ( \REGFILE|Mux45~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux45~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux45~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux45~9_combout\,
	combout => \REGFILE|Mux45~10_combout\);

-- Location: LABCELL_X25_Y5_N48
\rtl~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~10_combout\ = ( \inputALU[19]~19_combout\ & ( \inputALU[18]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[17]~17_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[20]~20_combout\))) ) ) ) # ( !\inputALU[19]~19_combout\ & ( \inputALU[18]~18_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[17]~17_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[20]~20_combout\))) ) ) ) # ( \inputALU[19]~19_combout\ & ( !\inputALU[18]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[17]~17_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[20]~20_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- !\inputALU[19]~19_combout\ & ( !\inputALU[18]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[17]~17_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[20]~20_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[20]~20_combout\,
	datac => \ALT_INV_inputALU[17]~17_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[19]~19_combout\,
	dataf => \ALT_INV_inputALU[18]~18_combout\,
	combout => \rtl~10_combout\);

-- Location: LABCELL_X24_Y6_N18
\rtl~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~11_combout\ = ( \inputALU[21]~21_combout\ & ( \inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[23]~23_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[22]~22_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\inputALU[21]~21_combout\ & ( \inputALU[24]~24_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[23]~23_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[22]~22_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( \inputALU[21]~21_combout\ & ( !\inputALU[24]~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # 
-- ((\inputALU[23]~23_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[22]~22_combout\)))) ) ) ) # ( !\inputALU[21]~21_combout\ & ( !\inputALU[24]~24_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[23]~23_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[22]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[23]~23_combout\,
	datad => \ALT_INV_inputALU[22]~22_combout\,
	datae => \ALT_INV_inputALU[21]~21_combout\,
	dataf => \ALT_INV_inputALU[24]~24_combout\,
	combout => \rtl~11_combout\);

-- Location: LABCELL_X25_Y5_N21
\rtl~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~16_combout\ = ( \rtl~106_combout\ & ( \rtl~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~10_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~12_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\rtl~106_combout\ & ( \rtl~11_combout\ 
-- & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~12_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( \rtl~106_combout\ & 
-- ( !\rtl~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~12_combout\))))) ) ) ) # 
-- ( !\rtl~106_combout\ & ( !\rtl~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\rtl~12_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000111111010001000000110001110111001111110111011100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~10_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_rtl~12_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_rtl~106_combout\,
	dataf => \ALT_INV_rtl~11_combout\,
	combout => \rtl~16_combout\);

-- Location: LABCELL_X26_Y5_N33
\ALU|ShiftRight0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~40_combout\ = ( \rtl~16_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (\inputALU[31]~31_combout\) ) ) # ( !\rtl~16_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- \inputALU[31]~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_inputALU[31]~31_combout\,
	datae => \ALT_INV_rtl~16_combout\,
	combout => \ALU|ShiftRight0~40_combout\);

-- Location: LABCELL_X26_Y5_N51
\WDATA[17]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[17]~69_combout\ = ( \inputALU[17]~17_combout\ & ( \ALU|Add0~69_sumout\ & ( ((!\WDATA[8]~4_combout\ & \REGFILE|Mux14~10_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\inputALU[17]~17_combout\ & ( \ALU|Add0~69_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\REGFILE|Mux14~10_combout\))) ) ) ) # ( \inputALU[17]~17_combout\ & ( !\ALU|Add0~69_sumout\ & ( (!\WDATA[8]~3_combout\ & (!\WDATA[8]~4_combout\ & \REGFILE|Mux14~10_combout\)) # (\WDATA[8]~3_combout\ & (\WDATA[8]~4_combout\)) ) 
-- ) ) # ( !\inputALU[17]~17_combout\ & ( !\ALU|Add0~69_sumout\ & ( (\WDATA[8]~3_combout\ & (\WDATA[8]~4_combout\ & \REGFILE|Mux14~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000111100001100110000001100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WDATA[8]~3_combout\,
	datac => \ALT_INV_WDATA[8]~4_combout\,
	datad => \REGFILE|ALT_INV_Mux14~10_combout\,
	datae => \ALT_INV_inputALU[17]~17_combout\,
	dataf => \ALU|ALT_INV_Add0~69_sumout\,
	combout => \WDATA[17]~69_combout\);

-- Location: LABCELL_X20_Y5_N54
\ALU|ShiftLeft0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~7_combout\ = ( \rtl~107_combout\ & ( \rtl~84_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # 
-- (\rtl~43_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\rtl~107_combout\ & ( \rtl~84_combout\ & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~43_combout\)))) ) ) ) # ( \rtl~107_combout\ & ( !\rtl~84_combout\ & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~43_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\rtl~107_combout\ & ( !\rtl~84_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~43_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010010001000000001000100010000000100110011000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_rtl~43_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_rtl~107_combout\,
	dataf => \ALT_INV_rtl~84_combout\,
	combout => \ALU|ShiftLeft0~7_combout\);

-- Location: LABCELL_X20_Y5_N51
\ALU|ShiftLeft0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~6_combout\ = ( \rtl~91_combout\ & ( (\ALU|ShiftRight0~30_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~63_combout\))) ) ) # ( !\rtl~91_combout\ & ( (\ALU|ShiftRight0~30_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~63_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ShiftRight0~30_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_rtl~63_combout\,
	dataf => \ALT_INV_rtl~91_combout\,
	combout => \ALU|ShiftLeft0~6_combout\);

-- Location: LABCELL_X20_Y5_N15
\ALU|ShiftLeft0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~8_combout\ = ( !\ALU|ShiftLeft0~6_combout\ & ( !\ALU|ShiftLeft0~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ShiftLeft0~7_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~6_combout\,
	combout => \ALU|ShiftLeft0~8_combout\);

-- Location: LABCELL_X16_Y5_N36
\WDATA[17]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[17]~68_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~69_sumout\ & ( ((!\inputALU[17]~17_combout\ & !\REGFILE|Mux14~10_combout\)) # (\WDATA[16]~61_combout\) ) ) ) # ( !\WDATA[8]~1_combout\ & ( \ALU|Add1~69_sumout\ & ( (\inputALU[1]~1_combout\ & 
-- \WDATA[16]~61_combout\) ) ) ) # ( \WDATA[8]~1_combout\ & ( !\ALU|Add1~69_sumout\ & ( (!\inputALU[17]~17_combout\ & (!\WDATA[16]~61_combout\ & !\REGFILE|Mux14~10_combout\)) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\ALU|Add1~69_sumout\ & ( 
-- (\inputALU[1]~1_combout\ & \WDATA[16]~61_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110000000000000000000101000001011100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[1]~1_combout\,
	datab => \ALT_INV_inputALU[17]~17_combout\,
	datac => \ALT_INV_WDATA[16]~61_combout\,
	datad => \REGFILE|ALT_INV_Mux14~10_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~69_sumout\,
	combout => \WDATA[17]~68_combout\);

-- Location: LABCELL_X26_Y5_N12
\WDATA[17]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[17]~70_combout\ = ( \WDATA[16]~64_combout\ & ( \WDATA[17]~68_combout\ & ( (!\WDATA[16]~65_combout\ & ((\WDATA[17]~69_combout\))) # (\WDATA[16]~65_combout\ & (\ALU|ShiftRight0~40_combout\)) ) ) ) # ( !\WDATA[16]~64_combout\ & ( 
-- \WDATA[17]~68_combout\ & ( (!\WDATA[16]~65_combout\) # (!\ALU|ShiftLeft0~8_combout\) ) ) ) # ( \WDATA[16]~64_combout\ & ( !\WDATA[17]~68_combout\ & ( (!\WDATA[16]~65_combout\ & ((\WDATA[17]~69_combout\))) # (\WDATA[16]~65_combout\ & 
-- (\ALU|ShiftRight0~40_combout\)) ) ) ) # ( !\WDATA[16]~64_combout\ & ( !\WDATA[17]~68_combout\ & ( (\WDATA[16]~65_combout\ & !\ALU|ShiftLeft0~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000111010001110111111111110011000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~40_combout\,
	datab => \ALT_INV_WDATA[16]~65_combout\,
	datac => \ALT_INV_WDATA[17]~69_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~8_combout\,
	datae => \ALT_INV_WDATA[16]~64_combout\,
	dataf => \ALT_INV_WDATA[17]~68_combout\,
	combout => \WDATA[17]~70_combout\);

-- Location: LABCELL_X26_Y5_N42
\WDATA[17]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[17]~71_combout\ = ( \CONTROL|Mux9~0_combout\ & ( \WDATA[17]~70_combout\ & ( \Add0~61_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( \WDATA[17]~70_combout\ & ( (!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(17)) 
-- ) ) ) # ( \CONTROL|Mux9~0_combout\ & ( !\WDATA[17]~70_combout\ & ( \Add0~61_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( !\WDATA[17]~70_combout\ & ( (\CONTROL|Mux16~0_combout\ & \DATAMEMM|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101010101010111001111110011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~61_sumout\,
	datab => \CONTROL|ALT_INV_Mux16~0_combout\,
	datac => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \CONTROL|ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_WDATA[17]~70_combout\,
	combout => \WDATA[17]~71_combout\);

-- Location: FF_X24_Y11_N53
\REGFILE|registers[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[17]~71_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][17]~q\);

-- Location: LABCELL_X24_Y11_N33
\REGFILE|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~1_combout\ = ( \REGFILE|registers[25][17]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[21][17]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][17]~q\))) ) ) ) # ( !\REGFILE|registers[25][17]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[21][17]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][17]~q\))) ) ) ) # ( \REGFILE|registers[25][17]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[17][17]~q\) ) ) ) # ( !\REGFILE|registers[25][17]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ( (\REGFILE|registers[17][17]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][17]~q\,
	datab => \REGFILE|ALT_INV_registers[21][17]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[29][17]~q\,
	datae => \REGFILE|ALT_INV_registers[25][17]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux46~1_combout\);

-- Location: MLABCELL_X23_Y12_N57
\REGFILE|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[20][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][17]~q\,
	datab => \REGFILE|ALT_INV_registers[28][17]~q\,
	datac => \REGFILE|ALT_INV_registers[16][17]~q\,
	datad => \REGFILE|ALT_INV_registers[20][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux46~0_combout\);

-- Location: MLABCELL_X18_Y10_N3
\REGFILE|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[30][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[22][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[26][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[18][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][17]~q\,
	datab => \REGFILE|ALT_INV_registers[22][17]~q\,
	datac => \REGFILE|ALT_INV_registers[18][17]~q\,
	datad => \REGFILE|ALT_INV_registers[30][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux46~2_combout\);

-- Location: MLABCELL_X18_Y12_N21
\REGFILE|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][17]~q\,
	datab => \REGFILE|ALT_INV_registers[27][17]~q\,
	datac => \REGFILE|ALT_INV_registers[19][17]~q\,
	datad => \REGFILE|ALT_INV_registers[23][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux46~3_combout\);

-- Location: MLABCELL_X23_Y9_N30
\REGFILE|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~4_combout\ = ( \REGFILE|Mux46~2_combout\ & ( \REGFILE|Mux46~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux46~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|Mux46~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux46~2_combout\ & ( \REGFILE|Mux46~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux46~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux46~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( 
-- \REGFILE|Mux46~2_combout\ & ( !\REGFILE|Mux46~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux46~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux46~1_combout\))) ) ) ) # ( !\REGFILE|Mux46~2_combout\ & ( !\REGFILE|Mux46~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux46~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux46~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux46~1_combout\,
	datad => \REGFILE|ALT_INV_Mux46~0_combout\,
	datae => \REGFILE|ALT_INV_Mux46~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux46~3_combout\,
	combout => \REGFILE|Mux46~4_combout\);

-- Location: MLABCELL_X23_Y9_N36
\REGFILE|Mux46~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux46~10_combout\ = ( \REGFILE|Mux46~9_combout\ ) # ( !\REGFILE|Mux46~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux46~4_combout\)) # (\REGFILE|Mux46~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \REGFILE|ALT_INV_Mux46~4_combout\,
	datac => \REGFILE|ALT_INV_Mux46~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux46~9_combout\,
	combout => \REGFILE|Mux46~10_combout\);

-- Location: MLABCELL_X23_Y7_N6
\rtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = ( \inputALU[19]~19_combout\ & ( \inputALU[17]~17_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[16]~16_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[18]~18_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[19]~19_combout\ & ( \inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[16]~16_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[18]~18_combout\)))) ) ) ) # ( \inputALU[19]~19_combout\ & ( 
-- !\inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[16]~16_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\inputALU[18]~18_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\inputALU[19]~19_combout\ & ( !\inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[16]~16_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[18]~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[16]~16_combout\,
	datad => \ALT_INV_inputALU[18]~18_combout\,
	datae => \ALT_INV_inputALU[19]~19_combout\,
	dataf => \ALT_INV_inputALU[17]~17_combout\,
	combout => \rtl~0_combout\);

-- Location: LABCELL_X24_Y6_N0
\rtl~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~4_combout\ = ( \rtl~0_combout\ & ( \rtl~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\rtl~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\rtl~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\rtl~0_combout\ & ( \rtl~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\rtl~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( \rtl~0_combout\ & ( 
-- !\rtl~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\rtl~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~1_combout\))) ) ) ) # ( !\rtl~0_combout\ & ( !\rtl~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\rtl~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~1_combout\,
	datad => \ALT_INV_rtl~2_combout\,
	datae => \ALT_INV_rtl~0_combout\,
	dataf => \ALT_INV_rtl~3_combout\,
	combout => \rtl~4_combout\);

-- Location: LABCELL_X24_Y3_N21
\ALU|ShiftRight0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~39_combout\ = ( \inputALU[31]~31_combout\ & ( \rtl~4_combout\ ) ) # ( !\inputALU[31]~31_combout\ & ( \rtl~4_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( \inputALU[31]~31_combout\ & ( !\rtl~4_combout\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \ALT_INV_rtl~4_combout\,
	combout => \ALU|ShiftRight0~39_combout\);

-- Location: LABCELL_X21_Y5_N15
\ALU|ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~3_combout\ = ( \rtl~56_combout\ & ( (\ALU|ShiftRight0~30_combout\ & ((\rtl~90_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) # ( !\rtl~56_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftRight0~30_combout\ & \rtl~90_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~30_combout\,
	datad => \ALT_INV_rtl~90_combout\,
	dataf => \ALT_INV_rtl~56_combout\,
	combout => \ALU|ShiftLeft0~3_combout\);

-- Location: LABCELL_X21_Y4_N0
\ALU|ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~1_combout\ = ( \inputALU[0]~0_combout\ & ( \ALU|ShiftLeft0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_inputALU[0]~0_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~0_combout\,
	combout => \ALU|ShiftLeft0~1_combout\);

-- Location: LABCELL_X20_Y4_N54
\ALU|ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~4_combout\ = ( \ALU|ShiftLeft0~1_combout\ & ( \rtl~39_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~82_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\ALU|ShiftLeft0~1_combout\ & ( \rtl~39_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- ((\rtl~82_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( \ALU|ShiftLeft0~1_combout\ & ( !\rtl~39_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~82_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\ALU|ShiftLeft0~1_combout\ & ( !\rtl~39_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~82_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000011110010111100010000001100000001111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~82_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \ALT_INV_rtl~39_combout\,
	combout => \ALU|ShiftLeft0~4_combout\);

-- Location: LABCELL_X24_Y3_N30
\ALU|ShiftLeft0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~5_combout\ = ( !\ALU|ShiftLeft0~3_combout\ & ( !\ALU|ShiftLeft0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALU|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~4_combout\,
	combout => \ALU|ShiftLeft0~5_combout\);

-- Location: LABCELL_X14_Y5_N57
\WDATA[16]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[16]~63_combout\ = ( \REGFILE|Mux15~10_combout\ & ( \ALU|Add0~65_sumout\ & ( ((!\WDATA[8]~4_combout\ & \inputALU[16]~16_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\REGFILE|Mux15~10_combout\ & ( \ALU|Add0~65_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\inputALU[16]~16_combout\))) ) ) ) # ( \REGFILE|Mux15~10_combout\ & ( !\ALU|Add0~65_sumout\ & ( (!\WDATA[8]~3_combout\ & (!\WDATA[8]~4_combout\ & \inputALU[16]~16_combout\)) # (\WDATA[8]~3_combout\ & (\WDATA[8]~4_combout\)) ) ) 
-- ) # ( !\REGFILE|Mux15~10_combout\ & ( !\ALU|Add0~65_sumout\ & ( (\WDATA[8]~3_combout\ & (\WDATA[8]~4_combout\ & \inputALU[16]~16_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000001011010010101010000010101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~3_combout\,
	datac => \ALT_INV_WDATA[8]~4_combout\,
	datad => \ALT_INV_inputALU[16]~16_combout\,
	datae => \REGFILE|ALT_INV_Mux15~10_combout\,
	dataf => \ALU|ALT_INV_Add0~65_sumout\,
	combout => \WDATA[16]~63_combout\);

-- Location: LABCELL_X14_Y5_N42
\WDATA[16]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[16]~62_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~65_sumout\ & ( ((!\inputALU[16]~16_combout\ & !\REGFILE|Mux15~10_combout\)) # (\WDATA[16]~61_combout\) ) ) ) # ( !\WDATA[8]~1_combout\ & ( \ALU|Add1~65_sumout\ & ( (\inputALU[0]~0_combout\ & 
-- \WDATA[16]~61_combout\) ) ) ) # ( \WDATA[8]~1_combout\ & ( !\ALU|Add1~65_sumout\ & ( (!\WDATA[16]~61_combout\ & (!\inputALU[16]~16_combout\ & !\REGFILE|Mux15~10_combout\)) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\ALU|Add1~65_sumout\ & ( 
-- (\inputALU[0]~0_combout\ & \WDATA[16]~61_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110000000000000000010001000100011111001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[0]~0_combout\,
	datab => \ALT_INV_WDATA[16]~61_combout\,
	datac => \ALT_INV_inputALU[16]~16_combout\,
	datad => \REGFILE|ALT_INV_Mux15~10_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~65_sumout\,
	combout => \WDATA[16]~62_combout\);

-- Location: LABCELL_X24_Y3_N51
\WDATA[16]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[16]~66_combout\ = ( \WDATA[16]~63_combout\ & ( \WDATA[16]~62_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~5_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~39_combout\))) ) ) ) # ( 
-- !\WDATA[16]~63_combout\ & ( \WDATA[16]~62_combout\ & ( (!\WDATA[16]~65_combout\ & (((!\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~5_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~39_combout\)))) ) ) ) # ( \WDATA[16]~63_combout\ & ( !\WDATA[16]~62_combout\ & ( (!\WDATA[16]~65_combout\ & (((\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~5_combout\))) # 
-- (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~39_combout\)))) ) ) ) # ( !\WDATA[16]~63_combout\ & ( !\WDATA[16]~62_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((!\ALU|ShiftLeft0~5_combout\))) # (\WDATA[16]~64_combout\ & 
-- (\ALU|ShiftRight0~39_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000101000011001111010111111100000001011111110011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~39_combout\,
	datab => \ALU|ALT_INV_ShiftLeft0~5_combout\,
	datac => \ALT_INV_WDATA[16]~65_combout\,
	datad => \ALT_INV_WDATA[16]~64_combout\,
	datae => \ALT_INV_WDATA[16]~63_combout\,
	dataf => \ALT_INV_WDATA[16]~62_combout\,
	combout => \WDATA[16]~66_combout\);

-- Location: LABCELL_X24_Y3_N36
\WDATA[16]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[16]~67_combout\ = ( \CONTROL|Mux9~0_combout\ & ( \WDATA[16]~66_combout\ & ( \Add0~57_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( \WDATA[16]~66_combout\ & ( (!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(16)) 
-- ) ) ) # ( \CONTROL|Mux9~0_combout\ & ( !\WDATA[16]~66_combout\ & ( \Add0~57_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( !\WDATA[16]~66_combout\ & ( (\CONTROL|Mux16~0_combout\ & \DATAMEMM|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000001111111111001111110011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux16~0_combout\,
	datac => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ALT_INV_Add0~57_sumout\,
	datae => \CONTROL|ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_WDATA[16]~66_combout\,
	combout => \WDATA[16]~67_combout\);

-- Location: FF_X21_Y9_N41
\REGFILE|registers[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[16]~67_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][16]~q\);

-- Location: LABCELL_X25_Y12_N51
\REGFILE|Mux47~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~11_combout\ = ( \REGFILE|registers[8][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][16]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][16]~q\))) ) ) ) # ( !\REGFILE|registers[8][16]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) 
-- & (\REGFILE|registers[9][16]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][16]~q\))) ) ) ) # ( \REGFILE|registers[8][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[10][16]~q\) ) ) ) # ( !\REGFILE|registers[8][16]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[10][16]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][16]~q\,
	datab => \REGFILE|ALT_INV_registers[10][16]~q\,
	datac => \REGFILE|ALT_INV_registers[11][16]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[8][16]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux47~11_combout\);

-- Location: LABCELL_X25_Y9_N18
\REGFILE|Mux47~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~5_combout\ = ( \REGFILE|Mux47~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux47~11_combout\,
	combout => \REGFILE|Mux47~5_combout\);

-- Location: LABCELL_X25_Y9_N21
\REGFILE|Mux47~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux47~10_combout\ = ( \REGFILE|Mux47~9_combout\ ) # ( !\REGFILE|Mux47~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux47~4_combout\)) # (\REGFILE|Mux47~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux47~5_combout\,
	datad => \REGFILE|ALT_INV_Mux47~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux47~9_combout\,
	combout => \REGFILE|Mux47~10_combout\);

-- Location: LABCELL_X14_Y11_N48
\WDATA[15]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[15]~56_combout\ = ( !\CONTROL|Mux17~1_combout\ & ( \ALU|Add1~61_sumout\ & ( (\CONTROL|Mux18~2_combout\ & \WDATA[8]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datac => \ALT_INV_WDATA[8]~1_combout\,
	datae => \CONTROL|ALT_INV_Mux17~1_combout\,
	dataf => \ALU|ALT_INV_Add1~61_sumout\,
	combout => \WDATA[15]~56_combout\);

-- Location: LABCELL_X24_Y9_N48
\rtl~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~37_combout\ = ( \inputALU[15]~15_combout\ & ( \inputALU[18]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[17]~17_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[16]~16_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\inputALU[15]~15_combout\ & ( \inputALU[18]~18_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[17]~17_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[16]~16_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( \inputALU[15]~15_combout\ & ( !\inputALU[18]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # 
-- ((\inputALU[17]~17_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[16]~16_combout\))) ) ) ) # ( !\inputALU[15]~15_combout\ & ( !\inputALU[18]~18_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[17]~17_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[16]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[16]~16_combout\,
	datad => \ALT_INV_inputALU[17]~17_combout\,
	datae => \ALT_INV_inputALU[15]~15_combout\,
	dataf => \ALT_INV_inputALU[18]~18_combout\,
	combout => \rtl~37_combout\);

-- Location: LABCELL_X24_Y7_N24
\ALU|ShiftRight0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~37_combout\ = ( \rtl~33_combout\ & ( (\ALU|ShiftRight0~30_combout\ & ((\rtl~37_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) # ( !\rtl~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftRight0~30_combout\ & \rtl~37_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~30_combout\,
	datad => \ALT_INV_rtl~37_combout\,
	dataf => \ALT_INV_rtl~33_combout\,
	combout => \ALU|ShiftRight0~37_combout\);

-- Location: LABCELL_X24_Y7_N15
\ALU|ShiftRight0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~38_combout\ = ( \rtl~32_combout\ & ( \rtl~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\inputALU[31]~31_combout\)) ) ) ) # ( !\rtl~32_combout\ & ( \rtl~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\inputALU[31]~31_combout\)) ) ) ) # ( \rtl~32_combout\ & ( !\rtl~34_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\inputALU[31]~31_combout\)) ) ) ) # ( !\rtl~32_combout\ & ( !\rtl~34_combout\ & ( (\inputALU[31]~31_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100000101010100000011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~31_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_rtl~32_combout\,
	dataf => \ALT_INV_rtl~34_combout\,
	combout => \ALU|ShiftRight0~38_combout\);

-- Location: LABCELL_X24_Y7_N18
\WDATA[15]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[15]~57_combout\ = ( \ALU|ShiftRight0~38_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~89_combout\)) # (\CONTROL|Mux20~2_combout\) ) ) # ( !\ALU|ShiftRight0~38_combout\ & ( (!\CONTROL|Mux20~2_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\rtl~89_combout\)))) # (\CONTROL|Mux20~2_combout\ & (((\ALU|ShiftRight0~37_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101100110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~37_combout\,
	datad => \ALT_INV_rtl~89_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~38_combout\,
	combout => \WDATA[15]~57_combout\);

-- Location: LABCELL_X24_Y7_N27
\ALU|process_0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~9_combout\ = ( !\REGFILE|Mux16~10_combout\ & ( !\inputALU[15]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[15]~15_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~10_combout\,
	combout => \ALU|process_0~9_combout\);

-- Location: LABCELL_X20_Y9_N6
\WDATA[15]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[15]~58_combout\ = ( \WDATA[8]~3_combout\ & ( \ALU|Add0~61_sumout\ & ( ((!\WDATA[8]~4_combout\) # (\inputALU[15]~15_combout\)) # (\REGFILE|Mux16~10_combout\) ) ) ) # ( !\WDATA[8]~3_combout\ & ( \ALU|Add0~61_sumout\ & ( (\REGFILE|Mux16~10_combout\ & 
-- (!\WDATA[8]~4_combout\ & \inputALU[15]~15_combout\)) ) ) ) # ( \WDATA[8]~3_combout\ & ( !\ALU|Add0~61_sumout\ & ( (\WDATA[8]~4_combout\ & ((\inputALU[15]~15_combout\) # (\REGFILE|Mux16~10_combout\))) ) ) ) # ( !\WDATA[8]~3_combout\ & ( 
-- !\ALU|Add0~61_sumout\ & ( (\REGFILE|Mux16~10_combout\ & (!\WDATA[8]~4_combout\ & \inputALU[15]~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000110000111100000000001100001111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux16~10_combout\,
	datac => \ALT_INV_WDATA[8]~4_combout\,
	datad => \ALT_INV_inputALU[15]~15_combout\,
	datae => \ALT_INV_WDATA[8]~3_combout\,
	dataf => \ALU|ALT_INV_Add0~61_sumout\,
	combout => \WDATA[15]~58_combout\);

-- Location: LABCELL_X24_Y7_N42
\WDATA[15]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[15]~59_combout\ = ( \ALU|process_0~9_combout\ & ( \WDATA[15]~58_combout\ & ( (!\CONTROL|Mux17~1_combout\ & (((!\CONTROL|Mux18~2_combout\)))) # (\CONTROL|Mux17~1_combout\ & ((!\CONTROL|Mux18~2_combout\ & (\WDATA[15]~57_combout\)) # 
-- (\CONTROL|Mux18~2_combout\ & ((\WDATA[8]~1_combout\))))) ) ) ) # ( !\ALU|process_0~9_combout\ & ( \WDATA[15]~58_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\) # (\WDATA[15]~57_combout\))) ) ) ) # ( \ALU|process_0~9_combout\ & ( 
-- !\WDATA[15]~58_combout\ & ( (\CONTROL|Mux17~1_combout\ & ((!\CONTROL|Mux18~2_combout\ & (\WDATA[15]~57_combout\)) # (\CONTROL|Mux18~2_combout\ & ((\WDATA[8]~1_combout\))))) ) ) ) # ( !\ALU|process_0~9_combout\ & ( !\WDATA[15]~58_combout\ & ( 
-- (\WDATA[15]~57_combout\ & (\CONTROL|Mux17~1_combout\ & !\CONTROL|Mux18~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001001111010000110100001101000011010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[15]~57_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \CONTROL|ALT_INV_Mux18~2_combout\,
	datad => \ALT_INV_WDATA[8]~1_combout\,
	datae => \ALU|ALT_INV_process_0~9_combout\,
	dataf => \ALT_INV_WDATA[15]~58_combout\,
	combout => \WDATA[15]~59_combout\);

-- Location: LABCELL_X20_Y7_N9
\WDATA[15]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[15]~60_combout\ = ( \WDATA[15]~56_combout\ & ( \WDATA[15]~59_combout\ & ( (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(15))))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~53_sumout\)))) ) ) ) # ( !\WDATA[15]~56_combout\ & ( \WDATA[15]~59_combout\ & ( (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(15))))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~53_sumout\)))) ) ) ) # ( \WDATA[15]~56_combout\ & ( !\WDATA[15]~59_combout\ & ( (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(15))))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~53_sumout\)))) ) ) ) # ( !\WDATA[15]~56_combout\ & ( !\WDATA[15]~59_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (\CONTROL|Mux16~0_combout\ & ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(15))))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~53_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011101000111111001110100011111100111010001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \ALT_INV_Add0~53_sumout\,
	datac => \CONTROL|ALT_INV_Mux9~0_combout\,
	datad => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \ALT_INV_WDATA[15]~56_combout\,
	dataf => \ALT_INV_WDATA[15]~59_combout\,
	combout => \WDATA[15]~60_combout\);

-- Location: FF_X23_Y9_N26
\REGFILE|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[15]~60_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][15]~q\);

-- Location: MLABCELL_X23_Y9_N42
\REGFILE|Mux48~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~11_combout\ = ( \REGFILE|registers[10][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[9][15]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][15]~q\)) ) ) ) # ( !\REGFILE|registers[10][15]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\REGFILE|registers[9][15]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[11][15]~q\)) ) ) ) # ( \REGFILE|registers[10][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[8][15]~q\) ) ) ) # ( !\REGFILE|registers[10][15]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[8][15]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][15]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_registers[11][15]~q\,
	datad => \REGFILE|ALT_INV_registers[9][15]~q\,
	datae => \REGFILE|ALT_INV_registers[10][15]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux48~11_combout\);

-- Location: MLABCELL_X23_Y9_N39
\REGFILE|Mux48~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~5_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\REGFILE|Mux48~11_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux48~11_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux48~5_combout\);

-- Location: MLABCELL_X23_Y9_N48
\REGFILE|Mux48~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux48~10_combout\ = ( \REGFILE|Mux48~9_combout\ ) # ( !\REGFILE|Mux48~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux48~4_combout\)) # (\REGFILE|Mux48~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \REGFILE|ALT_INV_Mux48~5_combout\,
	datad => \REGFILE|ALT_INV_Mux48~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux48~9_combout\,
	combout => \REGFILE|Mux48~10_combout\);

-- Location: LABCELL_X14_Y4_N9
\ALU|process_0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~8_combout\ = ( !\REGFILE|Mux17~10_combout\ & ( !\inputALU[14]~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[14]~14_combout\,
	dataf => \REGFILE|ALT_INV_Mux17~10_combout\,
	combout => \ALU|process_0~8_combout\);

-- Location: MLABCELL_X23_Y5_N0
\rtl~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~29_combout\ = ( \inputALU[16]~16_combout\ & ( \inputALU[17]~17_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[14]~14_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[15]~15_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[16]~16_combout\ & ( \inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[14]~14_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[15]~15_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( \inputALU[16]~16_combout\ & ( !\inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[14]~14_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[15]~15_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( 
-- !\inputALU[16]~16_combout\ & ( !\inputALU[17]~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[14]~14_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[15]~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[14]~14_combout\,
	datad => \ALT_INV_inputALU[15]~15_combout\,
	datae => \ALT_INV_inputALU[16]~16_combout\,
	dataf => \ALT_INV_inputALU[17]~17_combout\,
	combout => \rtl~29_combout\);

-- Location: LABCELL_X24_Y3_N24
\ALU|ShiftRight0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~34_combout\ = ( \rtl~25_combout\ & ( (\ALU|ShiftRight0~30_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~29_combout\))) ) ) # ( !\rtl~25_combout\ & ( (\rtl~29_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \ALU|ShiftRight0~30_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rtl~29_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALU|ALT_INV_ShiftRight0~30_combout\,
	dataf => \ALT_INV_rtl~25_combout\,
	combout => \ALU|ShiftRight0~34_combout\);

-- Location: LABCELL_X25_Y3_N27
\ALU|ShiftRight0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~35_combout\ = ( \REGFILE|Mux32~11_combout\ & ( \REGFILE|Mux33~11_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux32~11_combout\ & ( \REGFILE|Mux33~11_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & ((\ALU|ShiftLeft0~0_combout\))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \REGFILE|Mux32~11_combout\ & ( !\REGFILE|Mux33~11_combout\ & ( (!\CONTROL|Mux7~0_combout\ & 
-- ((!\ALU|ShiftLeft0~0_combout\))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( !\REGFILE|Mux32~11_combout\ & ( !\REGFILE|Mux33~11_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & 
-- \CONTROL|Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100110000001100000011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~0_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~0_combout\,
	datae => \REGFILE|ALT_INV_Mux32~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux33~11_combout\,
	combout => \ALU|ShiftRight0~35_combout\);

-- Location: LABCELL_X24_Y3_N0
\ALU|ShiftRight0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~36_combout\ = ( \ALU|ShiftRight0~35_combout\ & ( \rtl~24_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~26_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\ALU|ShiftRight0~35_combout\ & ( \rtl~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~26_combout\)))) ) ) ) # ( \ALU|ShiftRight0~35_combout\ & ( !\rtl~24_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~26_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\ALU|ShiftRight0~35_combout\ & ( !\rtl~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~26_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010010101010101011100000000100010100101010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~26_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALU|ALT_INV_ShiftRight0~35_combout\,
	dataf => \ALT_INV_rtl~24_combout\,
	combout => \ALU|ShiftRight0~36_combout\);

-- Location: LABCELL_X24_Y3_N9
\WDATA[14]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[14]~52_combout\ = ( \ALU|ShiftRight0~36_combout\ & ( \rtl~87_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (\CONTROL|Mux20~2_combout\) ) ) ) # ( !\ALU|ShiftRight0~36_combout\ & ( \rtl~87_combout\ & ( 
-- (!\CONTROL|Mux20~2_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) # (\CONTROL|Mux20~2_combout\ & ((\ALU|ShiftRight0~34_combout\))) ) ) ) # ( \ALU|ShiftRight0~36_combout\ & ( !\rtl~87_combout\ & ( \CONTROL|Mux20~2_combout\ ) ) ) # ( 
-- !\ALU|ShiftRight0~36_combout\ & ( !\rtl~87_combout\ & ( (\CONTROL|Mux20~2_combout\ & \ALU|ShiftRight0~34_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000011110000111110100000101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \CONTROL|ALT_INV_Mux20~2_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~34_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~36_combout\,
	dataf => \ALT_INV_rtl~87_combout\,
	combout => \WDATA[14]~52_combout\);

-- Location: LABCELL_X14_Y4_N6
\WDATA[14]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[14]~53_combout\ = ( \ALU|Add0~57_sumout\ & ( (!\REGFILE|Mux17~10_combout\ & (\WDATA[8]~3_combout\ & ((!\WDATA[8]~4_combout\) # (\inputALU[14]~14_combout\)))) # (\REGFILE|Mux17~10_combout\ & (((\inputALU[14]~14_combout\ & !\WDATA[8]~4_combout\)) # 
-- (\WDATA[8]~3_combout\))) ) ) # ( !\ALU|Add0~57_sumout\ & ( (!\WDATA[8]~3_combout\ & (\REGFILE|Mux17~10_combout\ & (\inputALU[14]~14_combout\ & !\WDATA[8]~4_combout\))) # (\WDATA[8]~3_combout\ & (\WDATA[8]~4_combout\ & ((\inputALU[14]~14_combout\) # 
-- (\REGFILE|Mux17~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000111000100000000011100011111000001110001111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux17~10_combout\,
	datab => \ALT_INV_inputALU[14]~14_combout\,
	datac => \ALT_INV_WDATA[8]~3_combout\,
	datad => \ALT_INV_WDATA[8]~4_combout\,
	dataf => \ALU|ALT_INV_Add0~57_sumout\,
	combout => \WDATA[14]~53_combout\);

-- Location: LABCELL_X14_Y4_N54
\WDATA[14]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[14]~54_combout\ = ( \WDATA[14]~52_combout\ & ( \WDATA[14]~53_combout\ & ( (!\CONTROL|Mux18~2_combout\) # ((\ALU|process_0~8_combout\ & (\WDATA[8]~1_combout\ & \CONTROL|Mux17~1_combout\))) ) ) ) # ( !\WDATA[14]~52_combout\ & ( \WDATA[14]~53_combout\ 
-- & ( (!\CONTROL|Mux18~2_combout\ & (((!\CONTROL|Mux17~1_combout\)))) # (\CONTROL|Mux18~2_combout\ & (\ALU|process_0~8_combout\ & (\WDATA[8]~1_combout\ & \CONTROL|Mux17~1_combout\))) ) ) ) # ( \WDATA[14]~52_combout\ & ( !\WDATA[14]~53_combout\ & ( 
-- (\CONTROL|Mux17~1_combout\ & ((!\CONTROL|Mux18~2_combout\) # ((\ALU|process_0~8_combout\ & \WDATA[8]~1_combout\)))) ) ) ) # ( !\WDATA[14]~52_combout\ & ( !\WDATA[14]~53_combout\ & ( (\CONTROL|Mux18~2_combout\ & (\ALU|process_0~8_combout\ & 
-- (\WDATA[8]~1_combout\ & \CONTROL|Mux17~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000001010101110101010000000011010101010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datab => \ALU|ALT_INV_process_0~8_combout\,
	datac => \ALT_INV_WDATA[8]~1_combout\,
	datad => \CONTROL|ALT_INV_Mux17~1_combout\,
	datae => \ALT_INV_WDATA[14]~52_combout\,
	dataf => \ALT_INV_WDATA[14]~53_combout\,
	combout => \WDATA[14]~54_combout\);

-- Location: LABCELL_X14_Y4_N48
\WDATA[14]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[14]~51_combout\ = ( \ALU|Add1~57_sumout\ & ( (\CONTROL|Mux18~2_combout\ & (!\CONTROL|Mux17~1_combout\ & \WDATA[8]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datad => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~57_sumout\,
	combout => \WDATA[14]~51_combout\);

-- Location: LABCELL_X14_Y4_N45
\WDATA[14]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[14]~55_combout\ = ( \WDATA[14]~54_combout\ & ( \WDATA[14]~51_combout\ & ( (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(14))))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~49_sumout\)))) ) ) ) # ( !\WDATA[14]~54_combout\ & ( \WDATA[14]~51_combout\ & ( (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(14))))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~49_sumout\)))) ) ) ) # ( \WDATA[14]~54_combout\ & ( !\WDATA[14]~51_combout\ & ( (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(14))))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~49_sumout\)))) ) ) ) # ( !\WDATA[14]~54_combout\ & ( !\WDATA[14]~51_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (\CONTROL|Mux16~0_combout\ & ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(14))))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~49_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111100010111100111110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \ALT_INV_Add0~49_sumout\,
	datad => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datae => \ALT_INV_WDATA[14]~54_combout\,
	dataf => \ALT_INV_WDATA[14]~51_combout\,
	combout => \WDATA[14]~55_combout\);

-- Location: FF_X17_Y5_N56
\REGFILE|registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[14]~55_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][14]~q\);

-- Location: LABCELL_X17_Y5_N57
\REGFILE|Mux49~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~6_combout\ = ( \REGFILE|registers[12][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][14]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][14]~q\)) ) ) ) # ( !\REGFILE|registers[12][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\REGFILE|registers[13][14]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][14]~q\)) ) ) ) # ( \REGFILE|registers[12][14]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[14][14]~q\) ) ) ) # ( !\REGFILE|registers[12][14]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[14][14]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][14]~q\,
	datab => \REGFILE|ALT_INV_registers[14][14]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[13][14]~q\,
	datae => \REGFILE|ALT_INV_registers[12][14]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux49~6_combout\);

-- Location: LABCELL_X17_Y5_N3
\REGFILE|Mux49~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~8_combout\ = ( \REGFILE|registers[2][14]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[3][14]~q\) ) ) ) # ( !\REGFILE|registers[2][14]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[3][14]~q\) ) ) ) # ( \REGFILE|registers[2][14]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[0][14]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[1][14]~q\))) ) ) ) # ( !\REGFILE|registers[2][14]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[0][14]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[1][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_registers[0][14]~q\,
	datac => \REGFILE|ALT_INV_registers[3][14]~q\,
	datad => \REGFILE|ALT_INV_registers[1][14]~q\,
	datae => \REGFILE|ALT_INV_registers[2][14]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux49~8_combout\);

-- Location: LABCELL_X17_Y5_N51
\REGFILE|Mux49~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~7_combout\ = ( \REGFILE|registers[5][14]~q\ & ( \REGFILE|registers[4][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[6][14]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][14]~q\))) ) ) ) # ( !\REGFILE|registers[5][14]~q\ & ( \REGFILE|registers[4][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[6][14]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][14]~q\)))) ) ) ) # ( \REGFILE|registers[5][14]~q\ & ( !\REGFILE|registers[4][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[6][14]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][14]~q\)))) ) ) ) # ( !\REGFILE|registers[5][14]~q\ & ( !\REGFILE|registers[4][14]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[6][14]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][14]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_registers[6][14]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[5][14]~q\,
	dataf => \REGFILE|ALT_INV_registers[4][14]~q\,
	combout => \REGFILE|Mux49~7_combout\);

-- Location: LABCELL_X17_Y5_N36
\REGFILE|Mux49~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~9_combout\ = ( \REGFILE|Mux49~8_combout\ & ( \REGFILE|Mux49~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\REGFILE|Mux49~6_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REGFILE|Mux49~8_combout\ & ( \REGFILE|Mux49~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|Mux49~6_combout\)))) ) ) ) # ( \REGFILE|Mux49~8_combout\ & ( !\REGFILE|Mux49~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|Mux49~6_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REGFILE|Mux49~8_combout\ & ( !\REGFILE|Mux49~7_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|Mux49~6_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000101000000001000000000000101100001010000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REGFILE|ALT_INV_Mux49~6_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_Mux49~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux49~7_combout\,
	combout => \REGFILE|Mux49~9_combout\);

-- Location: LABCELL_X17_Y5_N42
\REGFILE|Mux49~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux49~10_combout\ = ( \REGFILE|Mux49~4_combout\ & ( ((\REGFILE|Mux49~5_combout\) # (\REGFILE|Mux49~9_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REGFILE|Mux49~4_combout\ & ( (\REGFILE|Mux49~5_combout\) # 
-- (\REGFILE|Mux49~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux49~9_combout\,
	datad => \REGFILE|ALT_INV_Mux49~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux49~4_combout\,
	combout => \REGFILE|Mux49~10_combout\);

-- Location: LABCELL_X14_Y4_N3
\WDATA[13]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[13]~46_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~53_sumout\ & ( (\CONTROL|Mux18~2_combout\ & !\CONTROL|Mux17~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~53_sumout\,
	combout => \WDATA[13]~46_combout\);

-- Location: MLABCELL_X13_Y5_N6
\ALU|process_0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~7_combout\ = ( !\inputALU[13]~13_combout\ & ( !\REGFILE|Mux18~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_inputALU[13]~13_combout\,
	dataf => \REGFILE|ALT_INV_Mux18~10_combout\,
	combout => \ALU|process_0~7_combout\);

-- Location: LABCELL_X24_Y6_N54
\rtl~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~18_combout\ = ( \inputALU[15]~15_combout\ & ( \inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[13]~13_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[16]~16_combout\)))) ) ) ) # ( !\inputALU[15]~15_combout\ & ( \inputALU[14]~14_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[13]~13_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[16]~16_combout\)))) ) ) ) # ( \inputALU[15]~15_combout\ & ( !\inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[13]~13_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[16]~16_combout\))) ) ) ) # ( !\inputALU[15]~15_combout\ & ( 
-- !\inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[13]~13_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[16]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[16]~16_combout\,
	datad => \ALT_INV_inputALU[13]~13_combout\,
	datae => \ALT_INV_inputALU[15]~15_combout\,
	dataf => \ALT_INV_inputALU[14]~14_combout\,
	combout => \rtl~18_combout\);

-- Location: LABCELL_X25_Y4_N30
\ALU|ShiftRight0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~31_combout\ = ( \rtl~18_combout\ & ( (\ALU|ShiftRight0~30_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~11_combout\))) ) ) # ( !\rtl~18_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftRight0~30_combout\ & \rtl~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~30_combout\,
	datad => \ALT_INV_rtl~11_combout\,
	dataf => \ALT_INV_rtl~18_combout\,
	combout => \ALU|ShiftRight0~31_combout\);

-- Location: LABCELL_X25_Y4_N51
\ALU|ShiftRight0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~33_combout\ = ( \rtl~10_combout\ & ( \rtl~12_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\rtl~10_combout\ & ( \rtl~12_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) ) ) ) # ( \rtl~10_combout\ & ( !\rtl~12_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000000000000101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_rtl~10_combout\,
	dataf => \ALT_INV_rtl~12_combout\,
	combout => \ALU|ShiftRight0~33_combout\);

-- Location: LABCELL_X25_Y4_N54
\ALU|ShiftRight0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~32_combout\ = ( \REGFILE|Mux32~11_combout\ & ( \rtl~116_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((!\rtl~102_combout\))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( 
-- !\REGFILE|Mux32~11_combout\ & ( \rtl~116_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & \CONTROL|Mux7~0_combout\) ) ) ) # ( \REGFILE|Mux32~11_combout\ & ( !\rtl~116_combout\ & ( (!\CONTROL|Mux7~0_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux32~11_combout\ & ( !\rtl~116_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\rtl~102_combout\))) # (\CONTROL|Mux7~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101111101011111010100000101000001011111010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_Mux7~0_combout\,
	datad => \ALT_INV_rtl~102_combout\,
	datae => \REGFILE|ALT_INV_Mux32~11_combout\,
	dataf => \ALT_INV_rtl~116_combout\,
	combout => \ALU|ShiftRight0~32_combout\);

-- Location: LABCELL_X25_Y4_N36
\WDATA[13]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[13]~47_combout\ = ( \ALU|ShiftRight0~32_combout\ & ( \rtl~85_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\ALU|ShiftRight0~31_combout\ & (!\ALU|ShiftRight0~33_combout\ & \CONTROL|Mux20~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((!\CONTROL|Mux20~2_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~32_combout\ & ( \rtl~85_combout\ & ( (!\CONTROL|Mux20~2_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) # 
-- (\CONTROL|Mux20~2_combout\ & (((!\ALU|ShiftRight0~31_combout\ & !\ALU|ShiftRight0~33_combout\)))) ) ) ) # ( \ALU|ShiftRight0~32_combout\ & ( !\rtl~85_combout\ & ( (!\CONTROL|Mux20~2_combout\) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\ALU|ShiftRight0~31_combout\ & !\ALU|ShiftRight0~33_combout\))) ) ) ) # ( !\ALU|ShiftRight0~32_combout\ & ( !\rtl~85_combout\ & ( (!\CONTROL|Mux20~2_combout\) # ((!\ALU|ShiftRight0~31_combout\ & !\ALU|ShiftRight0~33_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000111111111000000001010101110000000101010110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALU|ALT_INV_ShiftRight0~31_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~33_combout\,
	datad => \CONTROL|ALT_INV_Mux20~2_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~32_combout\,
	dataf => \ALT_INV_rtl~85_combout\,
	combout => \WDATA[13]~47_combout\);

-- Location: LABCELL_X14_Y4_N18
\WDATA[13]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[13]~48_combout\ = ( \WDATA[8]~4_combout\ & ( \ALU|Add0~53_sumout\ & ( (\WDATA[8]~3_combout\ & ((\REGFILE|Mux18~10_combout\) # (\inputALU[13]~13_combout\))) ) ) ) # ( !\WDATA[8]~4_combout\ & ( \ALU|Add0~53_sumout\ & ( ((\inputALU[13]~13_combout\ & 
-- \REGFILE|Mux18~10_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( \WDATA[8]~4_combout\ & ( !\ALU|Add0~53_sumout\ & ( (\WDATA[8]~3_combout\ & ((\REGFILE|Mux18~10_combout\) # (\inputALU[13]~13_combout\))) ) ) ) # ( !\WDATA[8]~4_combout\ & ( 
-- !\ALU|Add0~53_sumout\ & ( (!\WDATA[8]~3_combout\ & (\inputALU[13]~13_combout\ & \REGFILE|Mux18~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000101010001010101010111010101110001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~3_combout\,
	datab => \ALT_INV_inputALU[13]~13_combout\,
	datac => \REGFILE|ALT_INV_Mux18~10_combout\,
	datae => \ALT_INV_WDATA[8]~4_combout\,
	dataf => \ALU|ALT_INV_Add0~53_sumout\,
	combout => \WDATA[13]~48_combout\);

-- Location: LABCELL_X14_Y4_N12
\WDATA[13]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[13]~49_combout\ = ( \WDATA[8]~1_combout\ & ( \WDATA[13]~48_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\) # ((!\WDATA[13]~47_combout\)))) # (\CONTROL|Mux18~2_combout\ & (\CONTROL|Mux17~1_combout\ & 
-- (\ALU|process_0~7_combout\))) ) ) ) # ( !\WDATA[8]~1_combout\ & ( \WDATA[13]~48_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\) # (!\WDATA[13]~47_combout\))) ) ) ) # ( \WDATA[8]~1_combout\ & ( !\WDATA[13]~48_combout\ & ( 
-- (\CONTROL|Mux17~1_combout\ & ((!\CONTROL|Mux18~2_combout\ & ((!\WDATA[13]~47_combout\))) # (\CONTROL|Mux18~2_combout\ & (\ALU|process_0~7_combout\)))) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\WDATA[13]~48_combout\ & ( (!\CONTROL|Mux18~2_combout\ & 
-- (\CONTROL|Mux17~1_combout\ & !\WDATA[13]~47_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000110000000110101010100010001010101110001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \ALU|ALT_INV_process_0~7_combout\,
	datad => \ALT_INV_WDATA[13]~47_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALT_INV_WDATA[13]~48_combout\,
	combout => \WDATA[13]~49_combout\);

-- Location: LABCELL_X14_Y4_N39
\WDATA[13]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[13]~50_combout\ = ( \WDATA[13]~46_combout\ & ( \WDATA[13]~49_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(13)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~45_sumout\)))) ) ) ) # ( !\WDATA[13]~46_combout\ & ( \WDATA[13]~49_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(13)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~45_sumout\)))) ) ) ) # ( \WDATA[13]~46_combout\ & ( !\WDATA[13]~49_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(13)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~45_sumout\)))) ) ) ) # ( !\WDATA[13]~46_combout\ & ( !\WDATA[13]~49_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(13) & ((\CONTROL|Mux16~0_combout\)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~45_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111101011110010011110101111001001111010111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux9~0_combout\,
	datab => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \ALT_INV_Add0~45_sumout\,
	datad => \CONTROL|ALT_INV_Mux16~0_combout\,
	datae => \ALT_INV_WDATA[13]~46_combout\,
	dataf => \ALT_INV_WDATA[13]~49_combout\,
	combout => \WDATA[13]~50_combout\);

-- Location: FF_X21_Y4_N26
\REGFILE|registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[13]~50_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][13]~q\);

-- Location: LABCELL_X21_Y4_N57
\REGFILE|Mux50~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~11_combout\ = ( \REGFILE|registers[11][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[9][13]~q\) ) ) ) # ( 
-- !\REGFILE|registers[11][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[9][13]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REGFILE|registers[11][13]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[10][13]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[11][13]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[8][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[10][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][13]~q\,
	datab => \REGFILE|ALT_INV_registers[9][13]~q\,
	datac => \REGFILE|ALT_INV_registers[8][13]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[11][13]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux50~11_combout\);

-- Location: MLABCELL_X18_Y5_N51
\REGFILE|Mux50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux50~5_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( \REGFILE|Mux50~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux50~11_combout\,
	combout => \REGFILE|Mux50~5_combout\);

-- Location: MLABCELL_X18_Y5_N36
\inputALU[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~13_combout\ = ( \REGFILE|Mux50~9_combout\ & ( \REGFILE|Mux50~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(13)) ) ) ) # ( !\REGFILE|Mux50~9_combout\ & ( \REGFILE|Mux50~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux50~5_combout\)))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))) ) ) ) # ( \REGFILE|Mux50~9_combout\ & ( 
-- !\REGFILE|Mux50~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(13)) ) ) ) # ( !\REGFILE|Mux50~9_combout\ & ( !\REGFILE|Mux50~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux50~5_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011101110111011101100011011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \REGFILE|ALT_INV_Mux50~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux50~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux50~4_combout\,
	combout => \inputALU[13]~13_combout\);

-- Location: MLABCELL_X23_Y5_N36
\rtl~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~30_combout\ = ( \inputALU[11]~11_combout\ & ( \inputALU[12]~12_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[10]~10_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[13]~13_combout\))) ) ) ) # ( !\inputALU[11]~11_combout\ & ( \inputALU[12]~12_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[10]~10_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[13]~13_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( \inputALU[11]~11_combout\ & ( !\inputALU[12]~12_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- \inputALU[10]~10_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[13]~13_combout\))) ) ) ) # ( !\inputALU[11]~11_combout\ & ( !\inputALU[12]~12_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[10]~10_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[13]~13_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[13]~13_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[10]~10_combout\,
	datae => \ALT_INV_inputALU[11]~11_combout\,
	dataf => \ALT_INV_inputALU[12]~12_combout\,
	combout => \rtl~30_combout\);

-- Location: MLABCELL_X23_Y5_N48
\ALU|ShiftRight0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~24_combout\ = ( \rtl~30_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( \rtl~102_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rtl~102_combout\,
	datae => \ALT_INV_rtl~30_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ShiftRight0~24_combout\);

-- Location: LABCELL_X26_Y6_N42
\ALU|ShiftRight0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~25_combout\ = ( \rtl~24_combout\ & ( \rtl~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~25_combout\))))) ) ) ) # ( !\rtl~24_combout\ & ( \rtl~29_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~25_combout\)))) ) ) ) # ( \rtl~24_combout\ & ( !\rtl~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~25_combout\)))) ) ) ) # ( !\rtl~24_combout\ & ( !\rtl~29_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\rtl~25_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000001011000001010000000100000101000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ALT_INV_rtl~25_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_rtl~24_combout\,
	dataf => \ALT_INV_rtl~29_combout\,
	combout => \ALU|ShiftRight0~25_combout\);

-- Location: LABCELL_X26_Y7_N24
\WDATA[10]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[10]~33_combout\ = ( \ALU|ShiftRight0~25_combout\ & ( \rtl~115_combout\ & ( (!\CONTROL|Mux20~2_combout\ & ((!\rtl~74_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALU|ShiftRight0~25_combout\ & ( 
-- \rtl~115_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\CONTROL|Mux20~2_combout\ & ((!\rtl~74_combout\))) # (\CONTROL|Mux20~2_combout\ & (!\ALU|ShiftRight0~24_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\CONTROL|Mux20~2_combout\)) ) ) ) # ( \ALU|ShiftRight0~25_combout\ & ( !\rtl~115_combout\ & ( (!\CONTROL|Mux20~2_combout\ & ((!\rtl~74_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALU|ShiftRight0~25_combout\ & ( !\rtl~115_combout\ & ( (!\CONTROL|Mux20~2_combout\ & (((!\rtl~74_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) # 
-- (\CONTROL|Mux20~2_combout\ & (((!\ALU|ShiftRight0~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110001110100110011000100010011101100011001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~24_combout\,
	datad => \ALT_INV_rtl~74_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~25_combout\,
	dataf => \ALT_INV_rtl~115_combout\,
	combout => \WDATA[10]~33_combout\);

-- Location: LABCELL_X10_Y7_N12
\WDATA[10]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[10]~32_combout\ = ( \ALU|Add0~41_sumout\ & ( (!\REGFILE|Mux21~10_combout\ & (\WDATA[8]~3_combout\ & ((!\WDATA[8]~4_combout\) # (\inputALU[10]~10_combout\)))) # (\REGFILE|Mux21~10_combout\ & (((!\WDATA[8]~4_combout\ & \inputALU[10]~10_combout\)) # 
-- (\WDATA[8]~3_combout\))) ) ) # ( !\ALU|Add0~41_sumout\ & ( (!\WDATA[8]~4_combout\ & (\REGFILE|Mux21~10_combout\ & (!\WDATA[8]~3_combout\ & \inputALU[10]~10_combout\))) # (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\ & ((\inputALU[10]~10_combout\) # 
-- (\REGFILE|Mux21~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000011000000010100001100001101010011110000110101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux21~10_combout\,
	datab => \ALT_INV_WDATA[8]~4_combout\,
	datac => \ALT_INV_WDATA[8]~3_combout\,
	datad => \ALT_INV_inputALU[10]~10_combout\,
	dataf => \ALU|ALT_INV_Add0~41_sumout\,
	combout => \WDATA[10]~32_combout\);

-- Location: MLABCELL_X9_Y7_N6
\WDATA[10]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[10]~34_combout\ = ( \WDATA[10]~33_combout\ & ( \WDATA[10]~32_combout\ & ( (!\CONTROL|Mux17~1_combout\ & (((!\CONTROL|Mux18~2_combout\)))) # (\CONTROL|Mux17~1_combout\ & (\ALU|process_0~4_combout\ & (\CONTROL|Mux18~2_combout\ & 
-- \WDATA[8]~1_combout\))) ) ) ) # ( !\WDATA[10]~33_combout\ & ( \WDATA[10]~32_combout\ & ( (!\CONTROL|Mux18~2_combout\) # ((\ALU|process_0~4_combout\ & (\CONTROL|Mux17~1_combout\ & \WDATA[8]~1_combout\))) ) ) ) # ( \WDATA[10]~33_combout\ & ( 
-- !\WDATA[10]~32_combout\ & ( (\ALU|process_0~4_combout\ & (\CONTROL|Mux17~1_combout\ & (\CONTROL|Mux18~2_combout\ & \WDATA[8]~1_combout\))) ) ) ) # ( !\WDATA[10]~33_combout\ & ( !\WDATA[10]~32_combout\ & ( (\CONTROL|Mux17~1_combout\ & 
-- ((!\CONTROL|Mux18~2_combout\) # ((\ALU|process_0~4_combout\ & \WDATA[8]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110001000000000000000111110000111100011100000011000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_process_0~4_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \CONTROL|ALT_INV_Mux18~2_combout\,
	datad => \ALT_INV_WDATA[8]~1_combout\,
	datae => \ALT_INV_WDATA[10]~33_combout\,
	dataf => \ALT_INV_WDATA[10]~32_combout\,
	combout => \WDATA[10]~34_combout\);

-- Location: MLABCELL_X9_Y7_N54
\WDATA[10]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[10]~35_combout\ = ( \WDATA[10]~31_combout\ & ( \WDATA[10]~34_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(10)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~33_sumout\)))) ) ) ) # ( !\WDATA[10]~31_combout\ & ( \WDATA[10]~34_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(10)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~33_sumout\)))) ) ) ) # ( \WDATA[10]~31_combout\ & ( !\WDATA[10]~34_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(10)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~33_sumout\)))) ) ) ) # ( !\WDATA[10]~31_combout\ & ( !\WDATA[10]~34_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(10) & (\CONTROL|Mux16~0_combout\))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~33_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111110001001111011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \CONTROL|ALT_INV_Mux16~0_combout\,
	datad => \ALT_INV_Add0~33_sumout\,
	datae => \ALT_INV_WDATA[10]~31_combout\,
	dataf => \ALT_INV_WDATA[10]~34_combout\,
	combout => \WDATA[10]~35_combout\);

-- Location: FF_X12_Y7_N5
\REGFILE|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[10]~35_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][10]~q\);

-- Location: LABCELL_X17_Y6_N51
\REGFILE|Mux53~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~7_combout\ = ( \REGFILE|registers[13][10]~q\ & ( \REGFILE|registers[14][10]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[12][10]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[15][10]~q\)))) ) ) ) # ( !\REGFILE|registers[13][10]~q\ & ( \REGFILE|registers[14][10]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[12][10]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[15][10]~q\)))) ) ) ) # ( \REGFILE|registers[13][10]~q\ & ( !\REGFILE|registers[14][10]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|registers[12][10]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[15][10]~q\)))) ) 
-- ) ) # ( !\REGFILE|registers[13][10]~q\ & ( !\REGFILE|registers[14][10]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][10]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[15][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][10]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[15][10]~q\,
	datae => \REGFILE|ALT_INV_registers[13][10]~q\,
	dataf => \REGFILE|ALT_INV_registers[14][10]~q\,
	combout => \REGFILE|Mux53~7_combout\);

-- Location: LABCELL_X17_Y6_N45
\REGFILE|Mux53~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][10]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[6][10]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][10]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][10]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # 
-- (\REGFILE|registers[4][10]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[5][10]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[6][10]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][10]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[5][10]~q\ & ( (\REGFILE|registers[4][10]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][10]~q\,
	datab => \REGFILE|ALT_INV_registers[6][10]~q\,
	datac => \REGFILE|ALT_INV_registers[4][10]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[5][10]~q\,
	combout => \REGFILE|Mux53~8_combout\);

-- Location: LABCELL_X14_Y5_N3
\REGFILE|Mux53~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][10]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][10]~q\,
	datab => \REGFILE|ALT_INV_registers[2][10]~q\,
	datac => \REGFILE|ALT_INV_registers[3][10]~q\,
	datad => \REGFILE|ALT_INV_registers[1][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux53~9_combout\);

-- Location: LABCELL_X17_Y6_N36
\REGFILE|Mux53~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~10_combout\ = ( \REGFILE|Mux53~8_combout\ & ( \REGFILE|Mux53~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|Mux53~7_combout\)))) ) ) ) # ( !\REGFILE|Mux53~8_combout\ & ( \REGFILE|Mux53~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- \REGFILE|Mux53~7_combout\)))) ) ) ) # ( \REGFILE|Mux53~8_combout\ & ( !\REGFILE|Mux53~9_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|Mux53~7_combout\)))) ) ) ) # ( !\REGFILE|Mux53~8_combout\ & ( !\REGFILE|Mux53~9_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|Mux53~7_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000010001010000000010001001000000001100110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_Mux53~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux53~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux53~9_combout\,
	combout => \REGFILE|Mux53~10_combout\);

-- Location: LABCELL_X17_Y6_N12
\REGFILE|Mux53~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux53~11_combout\ = ( \REGFILE|Mux53~5_combout\ & ( ((\REGFILE|Mux53~6_combout\) # (\REGFILE|Mux53~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REGFILE|Mux53~5_combout\ & ( (\REGFILE|Mux53~6_combout\) # 
-- (\REGFILE|Mux53~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux53~10_combout\,
	datad => \REGFILE|ALT_INV_Mux53~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux53~5_combout\,
	combout => \REGFILE|Mux53~11_combout\);

-- Location: MLABCELL_X9_Y5_N12
\ALU|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~3_combout\ = ( !\REGFILE|Mux22~10_combout\ & ( !\inputALU[9]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REGFILE|ALT_INV_Mux22~10_combout\,
	dataf => \ALT_INV_inputALU[9]~9_combout\,
	combout => \ALU|process_0~3_combout\);

-- Location: LABCELL_X25_Y6_N30
\ALU|ShiftRight0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~23_combout\ = ( \rtl~11_combout\ & ( \rtl~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~18_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\rtl~11_combout\ & ( \rtl~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~18_combout\)))) ) ) ) # ( \rtl~11_combout\ & ( !\rtl~10_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\rtl~18_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\rtl~11_combout\ & ( !\rtl~10_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~18_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000101010000000000100110000000000011011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~18_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_rtl~11_combout\,
	dataf => \ALT_INV_rtl~10_combout\,
	combout => \ALU|ShiftRight0~23_combout\);

-- Location: MLABCELL_X18_Y6_N3
\rtl~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~19_combout\ = ( \inputALU[10]~10_combout\ & ( \inputALU[9]~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[11]~11_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\))) ) ) ) # ( !\inputALU[10]~10_combout\ & ( \inputALU[9]~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[11]~11_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- \inputALU[10]~10_combout\ & ( !\inputALU[9]~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[11]~11_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[12]~12_combout\))) ) ) ) # ( !\inputALU[10]~10_combout\ & ( !\inputALU[9]~9_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[11]~11_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[12]~12_combout\,
	datac => \ALT_INV_inputALU[11]~11_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[10]~10_combout\,
	dataf => \ALT_INV_inputALU[9]~9_combout\,
	combout => \rtl~19_combout\);

-- Location: LABCELL_X25_Y6_N0
\ALU|ShiftRight0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~22_combout\ = ( \rtl~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~102_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~102_combout\,
	dataf => \ALT_INV_rtl~19_combout\,
	combout => \ALU|ShiftRight0~22_combout\);

-- Location: LABCELL_X24_Y4_N12
\WDATA[9]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[9]~28_combout\ = ( \ALU|ShiftRight0~22_combout\ & ( \rtl~67_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\CONTROL|Mux20~2_combout\) ) ) ) # ( !\ALU|ShiftRight0~22_combout\ & ( \rtl~67_combout\ & ( 
-- (!\CONTROL|Mux20~2_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) # (\CONTROL|Mux20~2_combout\ & (!\ALU|ShiftRight0~23_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (!\rtl~114_combout\)))) ) ) ) # ( 
-- \ALU|ShiftRight0~22_combout\ & ( !\rtl~67_combout\ & ( !\CONTROL|Mux20~2_combout\ ) ) ) # ( !\ALU|ShiftRight0~22_combout\ & ( !\rtl~67_combout\ & ( (!\CONTROL|Mux20~2_combout\) # ((!\ALU|ShiftRight0~23_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (!\rtl~114_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110000111100001111000001011110010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALT_INV_rtl~114_combout\,
	datac => \CONTROL|ALT_INV_Mux20~2_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~23_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~22_combout\,
	dataf => \ALT_INV_rtl~67_combout\,
	combout => \WDATA[9]~28_combout\);

-- Location: LABCELL_X14_Y6_N48
\WDATA[9]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[9]~27_combout\ = ( \ALU|Add0~37_sumout\ & ( (!\WDATA[8]~4_combout\ & (((\inputALU[9]~9_combout\ & \REGFILE|Mux22~10_combout\)) # (\WDATA[8]~3_combout\))) # (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\ & ((\REGFILE|Mux22~10_combout\) # 
-- (\inputALU[9]~9_combout\)))) ) ) # ( !\ALU|Add0~37_sumout\ & ( (!\WDATA[8]~4_combout\ & (!\WDATA[8]~3_combout\ & (\inputALU[9]~9_combout\ & \REGFILE|Mux22~10_combout\))) # (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\ & ((\REGFILE|Mux22~10_combout\) # 
-- (\inputALU[9]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011001000000010001100100100011001110110010001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datab => \ALT_INV_WDATA[8]~3_combout\,
	datac => \ALT_INV_inputALU[9]~9_combout\,
	datad => \REGFILE|ALT_INV_Mux22~10_combout\,
	dataf => \ALU|ALT_INV_Add0~37_sumout\,
	combout => \WDATA[9]~27_combout\);

-- Location: MLABCELL_X23_Y8_N57
\WDATA[9]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[9]~29_combout\ = ( \WDATA[9]~28_combout\ & ( \WDATA[9]~27_combout\ & ( (!\CONTROL|Mux18~2_combout\ & (((!\CONTROL|Mux17~1_combout\)))) # (\CONTROL|Mux18~2_combout\ & (\ALU|process_0~3_combout\ & (\CONTROL|Mux17~1_combout\ & \WDATA[8]~1_combout\))) 
-- ) ) ) # ( !\WDATA[9]~28_combout\ & ( \WDATA[9]~27_combout\ & ( (!\CONTROL|Mux18~2_combout\) # ((\ALU|process_0~3_combout\ & (\CONTROL|Mux17~1_combout\ & \WDATA[8]~1_combout\))) ) ) ) # ( \WDATA[9]~28_combout\ & ( !\WDATA[9]~27_combout\ & ( 
-- (\CONTROL|Mux18~2_combout\ & (\ALU|process_0~3_combout\ & (\CONTROL|Mux17~1_combout\ & \WDATA[8]~1_combout\))) ) ) ) # ( !\WDATA[9]~28_combout\ & ( !\WDATA[9]~27_combout\ & ( (\CONTROL|Mux17~1_combout\ & ((!\CONTROL|Mux18~2_combout\) # 
-- ((\ALU|process_0~3_combout\ & \WDATA[8]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001011000000000000000110101010101010111010000010100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datab => \ALU|ALT_INV_process_0~3_combout\,
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	datad => \ALT_INV_WDATA[8]~1_combout\,
	datae => \ALT_INV_WDATA[9]~28_combout\,
	dataf => \ALT_INV_WDATA[9]~27_combout\,
	combout => \WDATA[9]~29_combout\);

-- Location: MLABCELL_X23_Y8_N15
\WDATA[9]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[9]~26_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~37_sumout\ & ( (\CONTROL|Mux18~2_combout\ & !\CONTROL|Mux17~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~37_sumout\,
	combout => \WDATA[9]~26_combout\);

-- Location: MLABCELL_X23_Y8_N48
\WDATA[9]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[9]~30_combout\ = ( \WDATA[9]~29_combout\ & ( \WDATA[9]~26_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(9)))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~29_sumout\)))) ) 
-- ) ) # ( !\WDATA[9]~29_combout\ & ( \WDATA[9]~26_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(9)))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~29_sumout\)))) ) ) ) # ( 
-- \WDATA[9]~29_combout\ & ( !\WDATA[9]~26_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(9)))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~29_sumout\)))) ) ) ) # ( 
-- !\WDATA[9]~29_combout\ & ( !\WDATA[9]~26_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(9) & (\CONTROL|Mux16~0_combout\))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~29_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111110001001111011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \CONTROL|ALT_INV_Mux16~0_combout\,
	datad => \ALT_INV_Add0~29_sumout\,
	datae => \ALT_INV_WDATA[9]~29_combout\,
	dataf => \ALT_INV_WDATA[9]~26_combout\,
	combout => \WDATA[9]~30_combout\);

-- Location: LABCELL_X16_Y5_N12
\REGFILE|registers[8][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][9]~feeder_combout\ = ( \WDATA[9]~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[9]~30_combout\,
	combout => \REGFILE|registers[8][9]~feeder_combout\);

-- Location: FF_X16_Y5_N14
\REGFILE|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][9]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][9]~q\);

-- Location: LABCELL_X17_Y6_N54
\REGFILE|Mux54~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[10][9]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[11][9]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][9]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # 
-- (\REGFILE|registers[8][9]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[9][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[10][9]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[11][9]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[9][9]~q\ & ( (\REGFILE|registers[8][9]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][9]~q\,
	datab => \REGFILE|ALT_INV_registers[10][9]~q\,
	datac => \REGFILE|ALT_INV_registers[11][9]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[9][9]~q\,
	combout => \REGFILE|Mux54~11_combout\);

-- Location: MLABCELL_X18_Y6_N39
\REGFILE|Mux54~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~5_combout\ = ( \REGFILE|Mux54~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_Mux54~11_combout\,
	combout => \REGFILE|Mux54~5_combout\);

-- Location: MLABCELL_X18_Y6_N36
\REGFILE|Mux54~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux54~10_combout\ = ( \REGFILE|Mux54~9_combout\ ) # ( !\REGFILE|Mux54~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux54~4_combout\)) # (\REGFILE|Mux54~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \REGFILE|ALT_INV_Mux54~5_combout\,
	datac => \REGFILE|ALT_INV_Mux54~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux54~9_combout\,
	combout => \REGFILE|Mux54~10_combout\);

-- Location: MLABCELL_X9_Y7_N24
\WDATA[8]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[8]~21_combout\ = ( \ALU|Add1~33_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & (\CONTROL|Mux18~2_combout\ & \WDATA[8]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \CONTROL|ALT_INV_Mux18~2_combout\,
	datad => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~33_sumout\,
	combout => \WDATA[8]~21_combout\);

-- Location: MLABCELL_X23_Y7_N51
\rtl~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~6_combout\ = ( \inputALU[15]~15_combout\ & ( \inputALU[14]~14_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[13]~13_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[15]~15_combout\ & ( \inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[13]~13_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( \inputALU[15]~15_combout\ & ( !\inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[12]~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[13]~13_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( 
-- !\inputALU[15]~15_combout\ & ( !\inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[13]~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[12]~12_combout\,
	datad => \ALT_INV_inputALU[13]~13_combout\,
	datae => \ALT_INV_inputALU[15]~15_combout\,
	dataf => \ALT_INV_inputALU[14]~14_combout\,
	combout => \rtl~6_combout\);

-- Location: MLABCELL_X23_Y7_N30
\rtl~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~7_combout\ = ( \inputALU[10]~10_combout\ & ( \inputALU[9]~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[8]~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[11]~11_combout\)))) ) ) ) # ( !\inputALU[10]~10_combout\ & ( \inputALU[9]~9_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[8]~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[11]~11_combout\)))) ) ) ) # ( \inputALU[10]~10_combout\ & ( !\inputALU[9]~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[11]~11_combout\)))) ) ) ) # ( 
-- !\inputALU[10]~10_combout\ & ( !\inputALU[9]~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[11]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[8]~8_combout\,
	datad => \ALT_INV_inputALU[11]~11_combout\,
	datae => \ALT_INV_inputALU[10]~10_combout\,
	dataf => \ALT_INV_inputALU[9]~9_combout\,
	combout => \rtl~7_combout\);

-- Location: LABCELL_X24_Y5_N18
\ALU|ShiftRight0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~21_combout\ = ( \rtl~7_combout\ & ( \rtl~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~6_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~1_combout\))) ) ) ) # ( !\rtl~7_combout\ & ( \rtl~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((\rtl~6_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\rtl~1_combout\)))) ) ) ) # ( \rtl~7_combout\ & ( !\rtl~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\rtl~6_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~1_combout\))) ) ) ) # ( !\rtl~7_combout\ & ( !\rtl~0_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\rtl~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_rtl~1_combout\,
	datad => \ALT_INV_rtl~6_combout\,
	datae => \ALT_INV_rtl~7_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \ALU|ShiftRight0~21_combout\);

-- Location: LABCELL_X24_Y5_N0
\WDATA[8]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[8]~23_combout\ = ( \rtl~113_combout\ & ( \ALU|ShiftRight0~21_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~60_combout\)) # (\CONTROL|Mux20~2_combout\) ) ) ) # ( !\rtl~113_combout\ & ( \ALU|ShiftRight0~21_combout\ & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\rtl~60_combout\) # (\CONTROL|Mux20~2_combout\))) ) ) ) # ( \rtl~113_combout\ & ( !\ALU|ShiftRight0~21_combout\ & ( (!\CONTROL|Mux20~2_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~60_combout\)) # (\CONTROL|Mux20~2_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) ) ) ) # ( !\rtl~113_combout\ & ( !\ALU|ShiftRight0~21_combout\ & ( 
-- (!\CONTROL|Mux20~2_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~60_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000111100001100110000111100000011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~60_combout\,
	datae => \ALT_INV_rtl~113_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~21_combout\,
	combout => \WDATA[8]~23_combout\);

-- Location: MLABCELL_X9_Y7_N27
\ALU|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~2_combout\ = ( !\REGFILE|Mux23~10_combout\ & ( !\inputALU[8]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[8]~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux23~10_combout\,
	combout => \ALU|process_0~2_combout\);

-- Location: LABCELL_X10_Y6_N24
\WDATA[8]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[8]~22_combout\ = ( \inputALU[8]~8_combout\ & ( \ALU|Add0~33_sumout\ & ( ((\REGFILE|Mux23~10_combout\ & !\WDATA[8]~4_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\inputALU[8]~8_combout\ & ( \ALU|Add0~33_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\REGFILE|Mux23~10_combout\))) ) ) ) # ( \inputALU[8]~8_combout\ & ( !\ALU|Add0~33_sumout\ & ( (!\WDATA[8]~3_combout\ & (\REGFILE|Mux23~10_combout\ & !\WDATA[8]~4_combout\)) # (\WDATA[8]~3_combout\ & ((\WDATA[8]~4_combout\))) ) 
-- ) ) # ( !\inputALU[8]~8_combout\ & ( !\ALU|Add0~33_sumout\ & ( (\REGFILE|Mux23~10_combout\ & (\WDATA[8]~3_combout\ & \WDATA[8]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010000110100001100110001001100010111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux23~10_combout\,
	datab => \ALT_INV_WDATA[8]~3_combout\,
	datac => \ALT_INV_WDATA[8]~4_combout\,
	datae => \ALT_INV_inputALU[8]~8_combout\,
	dataf => \ALU|ALT_INV_Add0~33_sumout\,
	combout => \WDATA[8]~22_combout\);

-- Location: MLABCELL_X9_Y7_N15
\WDATA[8]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[8]~24_combout\ = ( \ALU|process_0~2_combout\ & ( \WDATA[8]~22_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\) # ((\WDATA[8]~23_combout\)))) # (\CONTROL|Mux18~2_combout\ & (\CONTROL|Mux17~1_combout\ & 
-- (\WDATA[8]~1_combout\))) ) ) ) # ( !\ALU|process_0~2_combout\ & ( \WDATA[8]~22_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\) # (\WDATA[8]~23_combout\))) ) ) ) # ( \ALU|process_0~2_combout\ & ( !\WDATA[8]~22_combout\ & ( 
-- (\CONTROL|Mux17~1_combout\ & ((!\CONTROL|Mux18~2_combout\ & ((\WDATA[8]~23_combout\))) # (\CONTROL|Mux18~2_combout\ & (\WDATA[8]~1_combout\)))) ) ) ) # ( !\ALU|process_0~2_combout\ & ( !\WDATA[8]~22_combout\ & ( (!\CONTROL|Mux18~2_combout\ & 
-- (\CONTROL|Mux17~1_combout\ & \WDATA[8]~23_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000010010001110001000101010101000100110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \ALT_INV_WDATA[8]~1_combout\,
	datad => \ALT_INV_WDATA[8]~23_combout\,
	datae => \ALU|ALT_INV_process_0~2_combout\,
	dataf => \ALT_INV_WDATA[8]~22_combout\,
	combout => \WDATA[8]~24_combout\);

-- Location: MLABCELL_X9_Y7_N21
\WDATA[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[8]~25_combout\ = ( \Add0~25_sumout\ & ( \WDATA[8]~24_combout\ & ( (!\CONTROL|Mux16~0_combout\) # ((\CONTROL|Mux9~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( !\Add0~25_sumout\ & ( \WDATA[8]~24_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( \Add0~25_sumout\ & ( !\WDATA[8]~24_combout\ & ( ((!\CONTROL|Mux16~0_combout\ & ((\WDATA[8]~21_combout\))) # 
-- (\CONTROL|Mux16~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(8)))) # (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\Add0~25_sumout\ & ( !\WDATA[8]~24_combout\ & ( (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\ & 
-- ((\WDATA[8]~21_combout\))) # (\CONTROL|Mux16~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111111111110111011000000001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_WDATA[8]~21_combout\,
	datad => \CONTROL|ALT_INV_Mux9~0_combout\,
	datae => \ALT_INV_Add0~25_sumout\,
	dataf => \ALT_INV_WDATA[8]~24_combout\,
	combout => \WDATA[8]~25_combout\);

-- Location: FF_X20_Y9_N50
\REGFILE|registers[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[8]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][8]~q\);

-- Location: LABCELL_X20_Y9_N33
\REGFILE|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[28][8]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[16][8]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[20][8]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[24][8]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[28][8]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[24][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[16][8]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[20][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][8]~q\,
	datab => \REGFILE|ALT_INV_registers[20][8]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[28][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[24][8]~q\,
	combout => \REGFILE|Mux55~0_combout\);

-- Location: MLABCELL_X18_Y9_N3
\REGFILE|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[29][8]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][8]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][8]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[25][8]~q\ & ( (\REGFILE|registers[29][8]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[25][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][8]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000000111100110011010101011111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][8]~q\,
	datab => \REGFILE|ALT_INV_registers[17][8]~q\,
	datac => \REGFILE|ALT_INV_registers[29][8]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[25][8]~q\,
	combout => \REGFILE|Mux55~1_combout\);

-- Location: MLABCELL_X18_Y11_N15
\REGFILE|Mux55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][8]~q\,
	datab => \REGFILE|ALT_INV_registers[31][8]~q\,
	datac => \REGFILE|ALT_INV_registers[23][8]~q\,
	datad => \REGFILE|ALT_INV_registers[19][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux55~3_combout\);

-- Location: LABCELL_X19_Y9_N15
\REGFILE|Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][8]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][8]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) 
-- # (\REGFILE|registers[22][8]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[18][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][8]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][8]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[18][8]~q\ & ( (\REGFILE|registers[22][8]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][8]~q\,
	datab => \REGFILE|ALT_INV_registers[22][8]~q\,
	datac => \REGFILE|ALT_INV_registers[30][8]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[18][8]~q\,
	combout => \REGFILE|Mux55~2_combout\);

-- Location: LABCELL_X19_Y9_N24
\REGFILE|Mux55~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~4_combout\ = ( \REGFILE|Mux55~3_combout\ & ( \REGFILE|Mux55~2_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux55~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|Mux55~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux55~3_combout\ & ( \REGFILE|Mux55~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux55~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux55~1_combout\)))) ) ) ) # ( \REGFILE|Mux55~3_combout\ & ( 
-- !\REGFILE|Mux55~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux55~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\REGFILE|Mux55~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\REGFILE|Mux55~3_combout\ & ( !\REGFILE|Mux55~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux55~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux55~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux55~0_combout\,
	datad => \REGFILE|ALT_INV_Mux55~1_combout\,
	datae => \REGFILE|ALT_INV_Mux55~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux55~2_combout\,
	combout => \REGFILE|Mux55~4_combout\);

-- Location: LABCELL_X14_Y6_N30
\REGFILE|Mux55~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux55~10_combout\ = ( \REGFILE|Mux55~9_combout\ & ( \REGFILE|Mux55~5_combout\ ) ) # ( !\REGFILE|Mux55~9_combout\ & ( \REGFILE|Mux55~5_combout\ ) ) # ( \REGFILE|Mux55~9_combout\ & ( !\REGFILE|Mux55~5_combout\ ) ) # ( !\REGFILE|Mux55~9_combout\ & ( 
-- !\REGFILE|Mux55~5_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux55~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux55~4_combout\,
	datae => \REGFILE|ALT_INV_Mux55~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux55~5_combout\,
	combout => \REGFILE|Mux55~10_combout\);

-- Location: LABCELL_X14_Y11_N45
\WDATA[11]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[11]~38_combout\ = ( \REGFILE|Mux20~10_combout\ & ( \ALU|Add0~45_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & (((\inputALU[11]~11_combout\ & !\WDATA[8]~4_combout\)) # (\WDATA[8]~3_combout\))) ) ) ) # ( !\REGFILE|Mux20~10_combout\ & ( 
-- \ALU|Add0~45_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & (\WDATA[8]~3_combout\ & ((!\WDATA[8]~4_combout\) # (\inputALU[11]~11_combout\)))) ) ) ) # ( \REGFILE|Mux20~10_combout\ & ( !\ALU|Add0~45_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & 
-- ((!\WDATA[8]~4_combout\ & (\inputALU[11]~11_combout\ & !\WDATA[8]~3_combout\)) # (\WDATA[8]~4_combout\ & ((\WDATA[8]~3_combout\))))) ) ) ) # ( !\REGFILE|Mux20~10_combout\ & ( !\ALU|Add0~45_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & 
-- (\inputALU[11]~11_combout\ & (\WDATA[8]~4_combout\ & \WDATA[8]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010001000000000101000000000101000100010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux17~1_combout\,
	datab => \ALT_INV_inputALU[11]~11_combout\,
	datac => \ALT_INV_WDATA[8]~4_combout\,
	datad => \ALT_INV_WDATA[8]~3_combout\,
	datae => \REGFILE|ALT_INV_Mux20~10_combout\,
	dataf => \ALU|ALT_INV_Add0~45_sumout\,
	combout => \WDATA[11]~38_combout\);

-- Location: LABCELL_X14_Y11_N36
\ALU|process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~5_combout\ = (!\REGFILE|Mux20~10_combout\ & !\inputALU[11]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux20~10_combout\,
	datad => \ALT_INV_inputALU[11]~11_combout\,
	combout => \ALU|process_0~5_combout\);

-- Location: LABCELL_X24_Y7_N57
\rtl~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~38_combout\ = ( \inputALU[11]~11_combout\ & ( \inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[13]~13_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[12]~12_combout\))) ) ) ) # ( !\inputALU[11]~11_combout\ & ( \inputALU[14]~14_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[13]~13_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[12]~12_combout\))) ) ) ) # ( \inputALU[11]~11_combout\ & ( !\inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[13]~13_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- !\inputALU[11]~11_combout\ & ( !\inputALU[14]~14_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \inputALU[13]~13_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~12_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[12]~12_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[13]~13_combout\,
	datae => \ALT_INV_inputALU[11]~11_combout\,
	dataf => \ALT_INV_inputALU[14]~14_combout\,
	combout => \rtl~38_combout\);

-- Location: LABCELL_X25_Y6_N12
\ALU|ShiftRight0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~27_combout\ = ( \rtl~38_combout\ & ( \rtl~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # 
-- (\rtl~32_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))))) ) ) ) # ( !\rtl~38_combout\ & ( \rtl~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~32_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( \rtl~38_combout\ & ( !\rtl~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~32_combout\)))) ) ) ) # ( !\rtl~38_combout\ & ( !\rtl~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\rtl~32_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100010000000100000000000010011001000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_rtl~32_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_rtl~38_combout\,
	dataf => \ALT_INV_rtl~33_combout\,
	combout => \ALU|ShiftRight0~27_combout\);

-- Location: LABCELL_X26_Y5_N9
\ALU|ShiftRight0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~26_combout\ = ( \inputALU[31]~31_combout\ & ( \rtl~37_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~34_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) ) ) ) # ( !\inputALU[31]~31_combout\ & ( \rtl~37_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\rtl~34_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( \inputALU[31]~31_combout\ & ( !\rtl~37_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~34_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\inputALU[31]~31_combout\ & ( !\rtl~37_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\rtl~34_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000100110011001100000010100010000001001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_rtl~34_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \ALT_INV_rtl~37_combout\,
	combout => \ALU|ShiftRight0~26_combout\);

-- Location: LABCELL_X20_Y7_N12
\WDATA[11]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[11]~37_combout\ = ( \ALU|ShiftRight0~27_combout\ & ( \ALU|ShiftRight0~26_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~81_combout\)) # (\CONTROL|Mux20~2_combout\) ) ) ) # ( !\ALU|ShiftRight0~27_combout\ & ( 
-- \ALU|ShiftRight0~26_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~81_combout\)) # (\CONTROL|Mux20~2_combout\) ) ) ) # ( \ALU|ShiftRight0~27_combout\ & ( !\ALU|ShiftRight0~26_combout\ & ( 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~81_combout\)) # (\CONTROL|Mux20~2_combout\) ) ) ) # ( !\ALU|ShiftRight0~27_combout\ & ( !\ALU|ShiftRight0~26_combout\ & ( (!\CONTROL|Mux20~2_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~81_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000001100111111001100110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~81_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~27_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~26_combout\,
	combout => \WDATA[11]~37_combout\);

-- Location: LABCELL_X14_Y11_N0
\WDATA[11]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[11]~39_combout\ = ( \ALU|process_0~5_combout\ & ( \WDATA[11]~37_combout\ & ( (!\CONTROL|Mux17~1_combout\ & (((!\CONTROL|Mux18~2_combout\ & \WDATA[11]~38_combout\)))) # (\CONTROL|Mux17~1_combout\ & (((!\CONTROL|Mux18~2_combout\)) # 
-- (\WDATA[8]~1_combout\))) ) ) ) # ( !\ALU|process_0~5_combout\ & ( \WDATA[11]~37_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((\WDATA[11]~38_combout\) # (\CONTROL|Mux17~1_combout\))) ) ) ) # ( \ALU|process_0~5_combout\ & ( !\WDATA[11]~37_combout\ & ( 
-- (!\CONTROL|Mux18~2_combout\ & (((\WDATA[11]~38_combout\)))) # (\CONTROL|Mux18~2_combout\ & (\CONTROL|Mux17~1_combout\ & (\WDATA[8]~1_combout\))) ) ) ) # ( !\ALU|process_0~5_combout\ & ( !\WDATA[11]~37_combout\ & ( (!\CONTROL|Mux18~2_combout\ & 
-- \WDATA[11]~38_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000011111000101010000111100000101000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux17~1_combout\,
	datab => \ALT_INV_WDATA[8]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux18~2_combout\,
	datad => \ALT_INV_WDATA[11]~38_combout\,
	datae => \ALU|ALT_INV_process_0~5_combout\,
	dataf => \ALT_INV_WDATA[11]~37_combout\,
	combout => \WDATA[11]~39_combout\);

-- Location: LABCELL_X14_Y9_N36
\ALU|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add1~45_sumout\ = SUM(( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux52~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux52~10_combout\))))) ) + ( \REGFILE|Mux20~10_combout\ ) + ( \ALU|Add1~42\ ))
-- \ALU|Add1~46\ = CARRY(( (!\CONTROL|Mux7~1_combout\ & (((!\REGFILE|Mux52~10_combout\)))) # (\CONTROL|Mux7~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\REGFILE|Mux52~10_combout\))))) ) + ( \REGFILE|Mux20~10_combout\ ) + ( \ALU|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111101101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \REGFILE|ALT_INV_Mux52~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~10_combout\,
	cin => \ALU|Add1~42\,
	sumout => \ALU|Add1~45_sumout\,
	cout => \ALU|Add1~46\);

-- Location: LABCELL_X14_Y11_N15
\WDATA[11]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[11]~36_combout\ = ( \ALU|Add1~45_sumout\ & ( (\CONTROL|Mux18~2_combout\ & (\WDATA[8]~1_combout\ & !\CONTROL|Mux17~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datac => \ALT_INV_WDATA[8]~1_combout\,
	datad => \CONTROL|ALT_INV_Mux17~1_combout\,
	dataf => \ALU|ALT_INV_Add1~45_sumout\,
	combout => \WDATA[11]~36_combout\);

-- Location: LABCELL_X14_Y11_N27
\WDATA[11]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[11]~40_combout\ = ( \WDATA[11]~39_combout\ & ( \WDATA[11]~36_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(11)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~37_sumout\)))) ) ) ) # ( !\WDATA[11]~39_combout\ & ( \WDATA[11]~36_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(11)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~37_sumout\)))) ) ) ) # ( \WDATA[11]~39_combout\ & ( !\WDATA[11]~36_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(11)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~37_sumout\)))) ) ) ) # ( !\WDATA[11]~39_combout\ & ( !\WDATA[11]~36_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(11) & ((\CONTROL|Mux16~0_combout\)))) # (\CONTROL|Mux9~0_combout\ & 
-- (((\Add0~37_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111110011110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \ALT_INV_Add0~37_sumout\,
	datad => \CONTROL|ALT_INV_Mux16~0_combout\,
	datae => \ALT_INV_WDATA[11]~39_combout\,
	dataf => \ALT_INV_WDATA[11]~36_combout\,
	combout => \WDATA[11]~40_combout\);

-- Location: FF_X5_Y8_N2
\REGFILE|registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[11]~40_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][11]~q\);

-- Location: LABCELL_X5_Y8_N3
\REGFILE|Mux52~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[11][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][11]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][11]~q\,
	datab => \REGFILE|ALT_INV_registers[10][11]~q\,
	datac => \REGFILE|ALT_INV_registers[9][11]~q\,
	datad => \REGFILE|ALT_INV_registers[8][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux52~11_combout\);

-- Location: LABCELL_X5_Y8_N18
\REGFILE|Mux52~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~5_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|Mux52~11_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux52~11_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux52~5_combout\);

-- Location: MLABCELL_X13_Y9_N42
\REGFILE|Mux52~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux52~10_combout\ = ( \REGFILE|Mux52~9_combout\ & ( \REGFILE|Mux52~4_combout\ ) ) # ( !\REGFILE|Mux52~9_combout\ & ( \REGFILE|Mux52~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux52~5_combout\) ) ) ) # ( 
-- \REGFILE|Mux52~9_combout\ & ( !\REGFILE|Mux52~4_combout\ ) ) # ( !\REGFILE|Mux52~9_combout\ & ( !\REGFILE|Mux52~4_combout\ & ( \REGFILE|Mux52~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux52~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux52~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux52~4_combout\,
	combout => \REGFILE|Mux52~10_combout\);

-- Location: MLABCELL_X9_Y7_N42
\WDATA[12]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[12]~41_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~49_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & \CONTROL|Mux18~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \CONTROL|ALT_INV_Mux18~2_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~49_sumout\,
	combout => \WDATA[12]~41_combout\);

-- Location: MLABCELL_X23_Y6_N0
\ALU|ShiftRight0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~28_combout\ = ( \inputALU[31]~31_combout\ & ( \rtl~3_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\inputALU[31]~31_combout\ & ( \rtl~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( \inputALU[31]~31_combout\ & ( !\rtl~3_combout\ 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) ) ) ) # ( !\inputALU[31]~31_combout\ & ( !\rtl~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000101010011010101000000011000000101010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_rtl~0_combout\,
	datae => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \ALT_INV_rtl~3_combout\,
	combout => \ALU|ShiftRight0~28_combout\);

-- Location: MLABCELL_X23_Y6_N42
\ALU|ShiftRight0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~29_combout\ = ( \rtl~6_combout\ & ( \rtl~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~1_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))))) ) ) ) # ( !\rtl~6_combout\ & ( \rtl~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\rtl~1_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( \rtl~6_combout\ & ( !\rtl~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~1_combout\)))) ) ) ) # ( !\rtl~6_combout\ & ( !\rtl~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000100000001100000000010000010100001001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~1_combout\,
	datae => \ALT_INV_rtl~6_combout\,
	dataf => \ALT_INV_rtl~2_combout\,
	combout => \ALU|ShiftRight0~29_combout\);

-- Location: MLABCELL_X23_Y6_N21
\WDATA[12]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[12]~42_combout\ = ( \ALU|ShiftRight0~28_combout\ & ( \ALU|ShiftRight0~29_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~83_combout\)) # (\CONTROL|Mux20~2_combout\) ) ) ) # ( !\ALU|ShiftRight0~28_combout\ & ( 
-- \ALU|ShiftRight0~29_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~83_combout\)) # (\CONTROL|Mux20~2_combout\) ) ) ) # ( \ALU|ShiftRight0~28_combout\ & ( !\ALU|ShiftRight0~29_combout\ & ( 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~83_combout\)) # (\CONTROL|Mux20~2_combout\) ) ) ) # ( !\ALU|ShiftRight0~28_combout\ & ( !\ALU|ShiftRight0~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\CONTROL|Mux20~2_combout\ & \rtl~83_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000001100111011101100110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datad => \ALT_INV_rtl~83_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~28_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~29_combout\,
	combout => \WDATA[12]~42_combout\);

-- Location: LABCELL_X12_Y6_N27
\ALU|process_0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~6_combout\ = ( !\inputALU[12]~12_combout\ & ( !\REGFILE|Mux19~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_inputALU[12]~12_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~10_combout\,
	combout => \ALU|process_0~6_combout\);

-- Location: MLABCELL_X9_Y7_N39
\WDATA[12]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[12]~43_combout\ = ( \WDATA[8]~4_combout\ & ( \ALU|Add0~49_sumout\ & ( (\WDATA[8]~3_combout\ & ((\inputALU[12]~12_combout\) # (\REGFILE|Mux19~10_combout\))) ) ) ) # ( !\WDATA[8]~4_combout\ & ( \ALU|Add0~49_sumout\ & ( ((\REGFILE|Mux19~10_combout\ & 
-- \inputALU[12]~12_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( \WDATA[8]~4_combout\ & ( !\ALU|Add0~49_sumout\ & ( (\WDATA[8]~3_combout\ & ((\inputALU[12]~12_combout\) # (\REGFILE|Mux19~10_combout\))) ) ) ) # ( !\WDATA[8]~4_combout\ & ( 
-- !\ALU|Add0~49_sumout\ & ( (!\WDATA[8]~3_combout\ & (\REGFILE|Mux19~10_combout\ & \inputALU[12]~12_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000110011001100110011001111110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WDATA[8]~3_combout\,
	datac => \REGFILE|ALT_INV_Mux19~10_combout\,
	datad => \ALT_INV_inputALU[12]~12_combout\,
	datae => \ALT_INV_WDATA[8]~4_combout\,
	dataf => \ALU|ALT_INV_Add0~49_sumout\,
	combout => \WDATA[12]~43_combout\);

-- Location: MLABCELL_X9_Y7_N30
\WDATA[12]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[12]~44_combout\ = ( \ALU|process_0~6_combout\ & ( \WDATA[12]~43_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\) # ((\WDATA[12]~42_combout\)))) # (\CONTROL|Mux18~2_combout\ & (\CONTROL|Mux17~1_combout\ & 
-- ((\WDATA[8]~1_combout\)))) ) ) ) # ( !\ALU|process_0~6_combout\ & ( \WDATA[12]~43_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\) # (\WDATA[12]~42_combout\))) ) ) ) # ( \ALU|process_0~6_combout\ & ( !\WDATA[12]~43_combout\ & ( 
-- (\CONTROL|Mux17~1_combout\ & ((!\CONTROL|Mux18~2_combout\ & (\WDATA[12]~42_combout\)) # (\CONTROL|Mux18~2_combout\ & ((\WDATA[8]~1_combout\))))) ) ) ) # ( !\ALU|process_0~6_combout\ & ( !\WDATA[12]~43_combout\ & ( (!\CONTROL|Mux18~2_combout\ & 
-- (\CONTROL|Mux17~1_combout\ & \WDATA[12]~42_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100001001110001010100010101000101010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \ALT_INV_WDATA[12]~42_combout\,
	datad => \ALT_INV_WDATA[8]~1_combout\,
	datae => \ALU|ALT_INV_process_0~6_combout\,
	dataf => \ALT_INV_WDATA[12]~43_combout\,
	combout => \WDATA[12]~44_combout\);

-- Location: MLABCELL_X9_Y7_N48
\WDATA[12]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[12]~45_combout\ = ( \CONTROL|Mux9~0_combout\ & ( \WDATA[12]~44_combout\ & ( \Add0~41_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( \WDATA[12]~44_combout\ & ( (!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(12)) 
-- ) ) ) # ( \CONTROL|Mux9~0_combout\ & ( !\WDATA[12]~44_combout\ & ( \Add0~41_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( !\WDATA[12]~44_combout\ & ( (!\CONTROL|Mux16~0_combout\ & (\WDATA[12]~41_combout\)) # (\CONTROL|Mux16~0_combout\ & 
-- ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001111111110101111101011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \ALT_INV_WDATA[12]~41_combout\,
	datac => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \ALT_INV_Add0~41_sumout\,
	datae => \CONTROL|ALT_INV_Mux9~0_combout\,
	dataf => \ALT_INV_WDATA[12]~44_combout\,
	combout => \WDATA[12]~45_combout\);

-- Location: FF_X20_Y4_N20
\REGFILE|registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[12]~45_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][12]~q\);

-- Location: LABCELL_X20_Y4_N39
\REGFILE|Mux51~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[10][12]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[11][12]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) 
-- # (\REGFILE|registers[9][12]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[8][12]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[10][12]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[11][12]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[8][12]~q\ & ( (\REGFILE|registers[9][12]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][12]~q\,
	datab => \REGFILE|ALT_INV_registers[9][12]~q\,
	datac => \REGFILE|ALT_INV_registers[10][12]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[8][12]~q\,
	combout => \REGFILE|Mux51~11_combout\);

-- Location: LABCELL_X17_Y6_N15
\REGFILE|Mux51~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~5_combout\ = ( \REGFILE|Mux51~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux51~11_combout\,
	combout => \REGFILE|Mux51~5_combout\);

-- Location: LABCELL_X16_Y9_N42
\REGFILE|Mux51~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux51~10_combout\ = ( \REGFILE|Mux51~4_combout\ & ( ((\REGFILE|Mux51~9_combout\) # (\REGFILE|Mux51~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\REGFILE|Mux51~4_combout\ & ( (\REGFILE|Mux51~9_combout\) # 
-- (\REGFILE|Mux51~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux51~5_combout\,
	datad => \REGFILE|ALT_INV_Mux51~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux51~4_combout\,
	combout => \REGFILE|Mux51~10_combout\);

-- Location: LABCELL_X24_Y6_N12
\rtl~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~46_combout\ = ( \rtl~106_combout\ & ( \rtl~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\inputALU[31]~31_combout\))))) ) ) ) # ( !\rtl~106_combout\ & ( \rtl~11_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\inputALU[31]~31_combout\)))) ) ) ) # ( 
-- \rtl~106_combout\ & ( !\rtl~11_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\inputALU[31]~31_combout\))))) ) ) ) # ( !\rtl~106_combout\ & ( !\rtl~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~12_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\inputALU[31]~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000110111000001000001010110101110101111111000110010011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~12_combout\,
	datad => \ALT_INV_inputALU[31]~31_combout\,
	datae => \ALT_INV_rtl~106_combout\,
	dataf => \ALT_INV_rtl~11_combout\,
	combout => \rtl~46_combout\);

-- Location: LABCELL_X25_Y5_N54
\ALU|ShiftRight0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~44_combout\ = ( \inputALU[31]~31_combout\ & ( (\rtl~46_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) # ( !\inputALU[31]~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- \rtl~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_rtl~46_combout\,
	dataf => \ALT_INV_inputALU[31]~31_combout\,
	combout => \ALU|ShiftRight0~44_combout\);

-- Location: LABCELL_X19_Y8_N12
\ALU|ShiftLeft0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~16_combout\ = ( \rtl~84_combout\ & ( \rtl~91_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~63_combout\))))) ) ) ) # ( !\rtl~84_combout\ & ( \rtl~91_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~63_combout\)))) ) ) ) # ( \rtl~84_combout\ & ( !\rtl~91_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~63_combout\)))) ) ) ) # ( !\rtl~84_combout\ & ( !\rtl~91_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~63_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000010000000110001000000010001000100100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_rtl~63_combout\,
	datae => \ALT_INV_rtl~84_combout\,
	dataf => \ALT_INV_rtl~91_combout\,
	combout => \ALU|ShiftLeft0~16_combout\);

-- Location: LABCELL_X20_Y8_N12
\ALU|ShiftLeft0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~46_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~95_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\ALU|ShiftLeft0~16_combout\)) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~43_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~107_combout\)))))) # (\ALU|ShiftLeft0~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000000000010001000000110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~43_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~107_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALU|ALT_INV_ShiftLeft0~16_combout\,
	datag => \ALT_INV_rtl~95_combout\,
	combout => \ALU|ShiftLeft0~46_combout\);

-- Location: LABCELL_X14_Y5_N21
\ALU|process_0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~10_combout\ = ( !\REGFILE|Mux10~10_combout\ & ( !\inputALU[21]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REGFILE|ALT_INV_Mux10~10_combout\,
	dataf => \ALT_INV_inputALU[21]~21_combout\,
	combout => \ALU|process_0~10_combout\);

-- Location: LABCELL_X14_Y5_N6
\WDATA[21]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[21]~85_combout\ = ( \ALU|process_0~10_combout\ & ( \ALU|Add0~85_sumout\ & ( (!\WDATA[8]~4_combout\ & (((\inputALU[21]~21_combout\ & \REGFILE|Mux10~10_combout\)) # (\WDATA[8]~3_combout\))) ) ) ) # ( !\ALU|process_0~10_combout\ & ( 
-- \ALU|Add0~85_sumout\ & ( ((\inputALU[21]~21_combout\ & (\REGFILE|Mux10~10_combout\ & !\WDATA[8]~4_combout\))) # (\WDATA[8]~3_combout\) ) ) ) # ( \ALU|process_0~10_combout\ & ( !\ALU|Add0~85_sumout\ & ( (!\WDATA[8]~3_combout\ & (\inputALU[21]~21_combout\ & 
-- (\REGFILE|Mux10~10_combout\ & !\WDATA[8]~4_combout\))) ) ) ) # ( !\ALU|process_0~10_combout\ & ( !\ALU|Add0~85_sumout\ & ( (!\WDATA[8]~3_combout\ & (\inputALU[21]~21_combout\ & (\REGFILE|Mux10~10_combout\ & !\WDATA[8]~4_combout\))) # (\WDATA[8]~3_combout\ 
-- & (((\WDATA[8]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010101000000100000000001010111010101010101011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~3_combout\,
	datab => \ALT_INV_inputALU[21]~21_combout\,
	datac => \REGFILE|ALT_INV_Mux10~10_combout\,
	datad => \ALT_INV_WDATA[8]~4_combout\,
	datae => \ALU|ALT_INV_process_0~10_combout\,
	dataf => \ALU|ALT_INV_Add0~85_sumout\,
	combout => \WDATA[21]~85_combout\);

-- Location: LABCELL_X14_Y5_N12
\WDATA[21]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[21]~84_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~85_sumout\ & ( (\ALU|process_0~10_combout\) # (\WDATA[16]~61_combout\) ) ) ) # ( !\WDATA[8]~1_combout\ & ( \ALU|Add1~85_sumout\ & ( (\WDATA[16]~61_combout\ & \inputALU[5]~5_combout\) ) ) ) # ( 
-- \WDATA[8]~1_combout\ & ( !\ALU|Add1~85_sumout\ & ( (!\WDATA[16]~61_combout\ & \ALU|process_0~10_combout\) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\ALU|Add1~85_sumout\ & ( (\WDATA[16]~61_combout\ & \inputALU[5]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011000000110000000000001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WDATA[16]~61_combout\,
	datac => \ALU|ALT_INV_process_0~10_combout\,
	datad => \ALT_INV_inputALU[5]~5_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~85_sumout\,
	combout => \WDATA[21]~84_combout\);

-- Location: LABCELL_X26_Y5_N18
\WDATA[21]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[21]~86_combout\ = ( \WDATA[21]~85_combout\ & ( \WDATA[21]~84_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~46_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~44_combout\))) ) ) ) # ( 
-- !\WDATA[21]~85_combout\ & ( \WDATA[21]~84_combout\ & ( (!\WDATA[16]~64_combout\ & ((!\WDATA[16]~65_combout\) # ((\ALU|ShiftLeft0~46_combout\)))) # (\WDATA[16]~64_combout\ & (\WDATA[16]~65_combout\ & (\ALU|ShiftRight0~44_combout\))) ) ) ) # ( 
-- \WDATA[21]~85_combout\ & ( !\WDATA[21]~84_combout\ & ( (!\WDATA[16]~64_combout\ & (\WDATA[16]~65_combout\ & ((\ALU|ShiftLeft0~46_combout\)))) # (\WDATA[16]~64_combout\ & ((!\WDATA[16]~65_combout\) # ((\ALU|ShiftRight0~44_combout\)))) ) ) ) # ( 
-- !\WDATA[21]~85_combout\ & ( !\WDATA[21]~84_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & ((\ALU|ShiftLeft0~46_combout\))) # (\WDATA[16]~64_combout\ & (\ALU|ShiftRight0~44_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~64_combout\,
	datab => \ALT_INV_WDATA[16]~65_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~44_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~46_combout\,
	datae => \ALT_INV_WDATA[21]~85_combout\,
	dataf => \ALT_INV_WDATA[21]~84_combout\,
	combout => \WDATA[21]~86_combout\);

-- Location: LABCELL_X26_Y7_N12
\WDATA[21]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[21]~87_combout\ = ( \Add0~77_sumout\ & ( \WDATA[21]~86_combout\ & ( (!\CONTROL|Mux16~0_combout\) # ((\CONTROL|Mux9~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( !\Add0~77_sumout\ & ( \WDATA[21]~86_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( \Add0~77_sumout\ & ( !\WDATA[21]~86_combout\ & ( ((\CONTROL|Mux16~0_combout\ & 
-- \DATAMEMM|altsyncram_component|auto_generated|q_a\(21))) # (\CONTROL|Mux9~0_combout\) ) ) ) # ( !\Add0~77_sumout\ & ( !\WDATA[21]~86_combout\ & ( (\CONTROL|Mux16~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(21) & 
-- !\CONTROL|Mux9~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000111110001111110110000101100001011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \CONTROL|ALT_INV_Mux9~0_combout\,
	datae => \ALT_INV_Add0~77_sumout\,
	dataf => \ALT_INV_WDATA[21]~86_combout\,
	combout => \WDATA[21]~87_combout\);

-- Location: FF_X25_Y10_N26
\REGFILE|registers[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[21]~87_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][21]~q\);

-- Location: LABCELL_X25_Y10_N54
\REGFILE|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][21]~q\,
	datab => \REGFILE|ALT_INV_registers[14][21]~q\,
	datac => \REGFILE|ALT_INV_registers[15][21]~q\,
	datad => \REGFILE|ALT_INV_registers[12][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux10~7_combout\);

-- Location: LABCELL_X26_Y4_N3
\REGFILE|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~8_combout\ = ( \REGFILE|registers[6][21]~q\ & ( \REGFILE|registers[7][21]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][21]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[5][21]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|registers[6][21]~q\ & ( \REGFILE|registers[7][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\REGFILE|registers[4][21]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|registers[5][21]~q\))) ) ) 
-- ) # ( \REGFILE|registers[6][21]~q\ & ( !\REGFILE|registers[7][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[4][21]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[5][21]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REGFILE|registers[6][21]~q\ & ( !\REGFILE|registers[7][21]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][21]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[5][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][21]~q\,
	datab => \REGFILE|ALT_INV_registers[4][21]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[6][21]~q\,
	dataf => \REGFILE|ALT_INV_registers[7][21]~q\,
	combout => \REGFILE|Mux10~8_combout\);

-- Location: LABCELL_X5_Y8_N42
\REGFILE|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[11][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[9][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[10][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][21]~q\,
	datab => \REGFILE|ALT_INV_registers[10][21]~q\,
	datac => \REGFILE|ALT_INV_registers[9][21]~q\,
	datad => \REGFILE|ALT_INV_registers[8][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux10~5_combout\);

-- Location: LABCELL_X31_Y9_N45
\REGFILE|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][21]~q\,
	datab => \REGFILE|ALT_INV_registers[0][21]~q\,
	datac => \REGFILE|ALT_INV_registers[2][21]~q\,
	datad => \REGFILE|ALT_INV_registers[3][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux10~6_combout\);

-- Location: LABCELL_X19_Y5_N6
\REGFILE|Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~9_combout\ = ( \REGFILE|Mux10~5_combout\ & ( \REGFILE|Mux10~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux10~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux10~7_combout\))) ) ) ) # ( !\REGFILE|Mux10~5_combout\ & ( \REGFILE|Mux10~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux10~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux10~7_combout\)))) ) ) ) # ( \REGFILE|Mux10~5_combout\ & ( !\REGFILE|Mux10~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux10~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux10~7_combout\)))) ) ) ) # ( !\REGFILE|Mux10~5_combout\ & ( !\REGFILE|Mux10~6_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux10~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux10~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_Mux10~7_combout\,
	datac => \REGFILE|ALT_INV_Mux10~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux10~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux10~6_combout\,
	combout => \REGFILE|Mux10~9_combout\);

-- Location: LABCELL_X25_Y3_N3
\REGFILE|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][21]~q\,
	datab => \REGFILE|ALT_INV_registers[23][21]~q\,
	datac => \REGFILE|ALT_INV_registers[27][21]~q\,
	datad => \REGFILE|ALT_INV_registers[19][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux10~3_combout\);

-- Location: MLABCELL_X23_Y3_N45
\REGFILE|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][21]~q\,
	datab => \REGFILE|ALT_INV_registers[29][21]~q\,
	datac => \REGFILE|ALT_INV_registers[17][21]~q\,
	datad => \REGFILE|ALT_INV_registers[21][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux10~1_combout\);

-- Location: LABCELL_X25_Y11_N27
\REGFILE|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[22][21]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][21]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][21]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) 
-- # (\REGFILE|registers[18][21]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[26][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[22][21]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][21]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[26][21]~q\ & ( (\REGFILE|registers[18][21]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][21]~q\,
	datab => \REGFILE|ALT_INV_registers[18][21]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[22][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[26][21]~q\,
	combout => \REGFILE|Mux10~2_combout\);

-- Location: MLABCELL_X28_Y10_N45
\REGFILE|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~0_combout\ = ( \REGFILE|registers[24][21]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[20][21]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[28][21]~q\))) ) ) ) # ( !\REGFILE|registers[24][21]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[20][21]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[28][21]~q\))) ) ) ) # ( \REGFILE|registers[24][21]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[16][21]~q\) ) ) ) # ( !\REGFILE|registers[24][21]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ( (\REGFILE|registers[16][21]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][21]~q\,
	datab => \REGFILE|ALT_INV_registers[16][21]~q\,
	datac => \REGFILE|ALT_INV_registers[28][21]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[24][21]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux10~0_combout\);

-- Location: LABCELL_X25_Y3_N54
\REGFILE|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~4_combout\ = ( \REGFILE|Mux10~2_combout\ & ( \REGFILE|Mux10~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux10~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux10~3_combout\))) ) ) ) # ( !\REGFILE|Mux10~2_combout\ & ( \REGFILE|Mux10~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux10~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux10~3_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- \REGFILE|Mux10~2_combout\ & ( !\REGFILE|Mux10~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux10~1_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux10~3_combout\))) ) ) ) # ( !\REGFILE|Mux10~2_combout\ & ( !\REGFILE|Mux10~0_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux10~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux10~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux10~3_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux10~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux10~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux10~0_combout\,
	combout => \REGFILE|Mux10~4_combout\);

-- Location: LABCELL_X19_Y5_N54
\REGFILE|Mux10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~10_combout\ = ( \REGFILE|Mux10~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux10~9_combout\) ) ) # ( !\REGFILE|Mux10~4_combout\ & ( (\REGFILE|Mux10~9_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux10~9_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REGFILE|ALT_INV_Mux10~4_combout\,
	combout => \REGFILE|Mux10~10_combout\);

-- Location: MLABCELL_X9_Y9_N57
\Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~77_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~77_sumout\ ) + ( \Add1~74\ ))
-- \Add1~78\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~77_sumout\ ) + ( \Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~77_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~74\,
	sumout => \Add1~77_sumout\,
	cout => \Add1~78\);

-- Location: LABCELL_X31_Y9_N36
\NEXT_PC[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[21]~21_combout\ = ( \Add1~77_sumout\ & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\Add1~77_sumout\ & ( \PC|PC[4]~1_combout\ & ( (\PC|PC[1]~0_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( \Add1~77_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~77_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux10~10_combout\))) ) ) ) # ( !\Add1~77_sumout\ & ( 
-- !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~77_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux10~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~77_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux10~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ALT_INV_Add1~77_sumout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[21]~21_combout\);

-- Location: FF_X31_Y9_N38
\PC|PC[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(21));

-- Location: LABCELL_X6_Y8_N51
\NEXT_PC[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[22]~23_combout\ = ( \Add1~81_sumout\ & ( !\PC|PC[1]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Add1~81_sumout\,
	dataf => \PC|ALT_INV_PC[1]~0_combout\,
	combout => \NEXT_PC[22]~23_combout\);

-- Location: LABCELL_X6_Y8_N54
\NEXT_PC[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[22]~22_combout\ = ( !\PC|PC[1]~0_combout\ & ( \Add0~81_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~81_sumout\,
	dataf => \PC|ALT_INV_PC[1]~0_combout\,
	combout => \NEXT_PC[22]~22_combout\);

-- Location: LABCELL_X12_Y8_N36
\NEXT_PC[22]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[22]~24_combout\ = ( \REGFILE|Mux9~10_combout\ & ( ((\CONTROL|Mux8~0_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # (\CONTROL|Mux10~1_combout\) ) ) # ( !\REGFILE|Mux9~10_combout\ & ( (!\CONTROL|Mux10~1_combout\ & 
-- (\CONTROL|Mux8~0_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux10~1_combout\,
	datac => \CONTROL|ALT_INV_Mux8~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \REGFILE|ALT_INV_Mux9~10_combout\,
	combout => \NEXT_PC[22]~24_combout\);

-- Location: LABCELL_X12_Y8_N12
\NEXT_PC[22]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[22]~25_combout\ = ( !\NEXT_PC[22]~24_combout\ & ( \ALU|Mux32~46_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ((!\ADD_MUX~0_combout\ & ((!\NEXT_PC[22]~22_combout\))) # (\ADD_MUX~0_combout\ & 
-- (!\NEXT_PC[22]~23_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & (((!\NEXT_PC[22]~22_combout\)))) ) ) ) # ( !\NEXT_PC[22]~24_combout\ & ( !\ALU|Mux32~46_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & 
-- (((!\NEXT_PC[22]~22_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ((!\ADD_MUX~0_combout\ & ((!\NEXT_PC[22]~22_combout\))) # (\ADD_MUX~0_combout\ & (!\NEXT_PC[22]~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000010000000000000000011111011000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_NEXT_PC[22]~23_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \ALT_INV_ADD_MUX~0_combout\,
	datad => \ALT_INV_NEXT_PC[22]~22_combout\,
	datae => \ALT_INV_NEXT_PC[22]~24_combout\,
	dataf => \ALU|ALT_INV_Mux32~46_combout\,
	combout => \NEXT_PC[22]~25_combout\);

-- Location: FF_X12_Y8_N14
\PC|PC[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[22]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(22));

-- Location: LABCELL_X19_Y6_N42
\ALU|ShiftLeft0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~17_combout\ = ( \rtl~92_combout\ & ( \rtl~86_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~70_combout\))))) ) ) ) # ( !\rtl~92_combout\ & ( \rtl~86_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~70_combout\)))) ) ) ) # ( \rtl~92_combout\ & ( !\rtl~86_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~70_combout\)))) ) ) ) # ( !\rtl~92_combout\ & ( !\rtl~86_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~70_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000010001010000000000100011000000000110011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~70_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_rtl~92_combout\,
	dataf => \ALT_INV_rtl~86_combout\,
	combout => \ALU|ShiftLeft0~17_combout\);

-- Location: LABCELL_X19_Y6_N6
\ALU|ShiftLeft0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~42_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~96_combout\))) # 
-- (\ALU|ShiftLeft0~17_combout\)) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~47_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~23_combout\))))) # (\ALU|ShiftLeft0~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000001000000001001000110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~23_combout\,
	datad => \ALT_INV_rtl~47_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALU|ALT_INV_ShiftLeft0~17_combout\,
	datag => \ALT_INV_rtl~96_combout\,
	combout => \ALU|ShiftLeft0~42_combout\);

-- Location: LABCELL_X26_Y6_N30
\rtl~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~50_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( \rtl~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~7_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((\inputALU[31]~31_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( \rtl~26_combout\ & ( (\rtl~25_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( !\rtl~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~7_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((\inputALU[31]~31_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( !\rtl~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ALT_INV_rtl~25_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~7_combout\,
	datad => \ALT_INV_inputALU[31]~31_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALT_INV_rtl~26_combout\,
	combout => \rtl~50_combout\);

-- Location: LABCELL_X25_Y4_N45
\ALU|ShiftRight0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~45_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( \inputALU[31]~31_combout\ ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( \rtl~50_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rtl~50_combout\,
	datad => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|ShiftRight0~45_combout\);

-- Location: LABCELL_X29_Y8_N18
\WDATA[22]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[22]~89_combout\ = ( \ALU|Add0~89_sumout\ & ( (!\WDATA[8]~4_combout\ & (((\REGFILE|Mux9~10_combout\ & \inputALU[22]~22_combout\)) # (\WDATA[8]~3_combout\))) # (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\ & ((\inputALU[22]~22_combout\) # 
-- (\REGFILE|Mux9~10_combout\)))) ) ) # ( !\ALU|Add0~89_sumout\ & ( (!\WDATA[8]~4_combout\ & (!\WDATA[8]~3_combout\ & (\REGFILE|Mux9~10_combout\ & \inputALU[22]~22_combout\))) # (\WDATA[8]~4_combout\ & (\WDATA[8]~3_combout\ & ((\inputALU[22]~22_combout\) # 
-- (\REGFILE|Mux9~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011001000000010001100100100011001110110010001100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datab => \ALT_INV_WDATA[8]~3_combout\,
	datac => \REGFILE|ALT_INV_Mux9~10_combout\,
	datad => \ALT_INV_inputALU[22]~22_combout\,
	dataf => \ALU|ALT_INV_Add0~89_sumout\,
	combout => \WDATA[22]~89_combout\);

-- Location: LABCELL_X16_Y10_N30
\inputALU[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~6_combout\ = ( \REGFILE|Mux57~5_combout\ & ( \REGFILE|Mux57~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\REGFILE|Mux57~5_combout\ & ( \REGFILE|Mux57~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux57~9_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( \REGFILE|Mux57~5_combout\ & ( 
-- !\REGFILE|Mux57~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\REGFILE|Mux57~5_combout\ & ( !\REGFILE|Mux57~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux57~9_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011111111110011001101011111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \REGFILE|ALT_INV_Mux57~9_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux57~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux57~4_combout\,
	combout => \inputALU[6]~6_combout\);

-- Location: LABCELL_X29_Y8_N57
\WDATA[22]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[22]~88_combout\ = ( \REGFILE|Mux9~10_combout\ & ( \ALU|Add1~89_sumout\ & ( (\WDATA[16]~61_combout\ & ((\WDATA[8]~1_combout\) # (\inputALU[6]~6_combout\))) ) ) ) # ( !\REGFILE|Mux9~10_combout\ & ( \ALU|Add1~89_sumout\ & ( (!\WDATA[8]~1_combout\ & 
-- (\inputALU[6]~6_combout\ & ((\WDATA[16]~61_combout\)))) # (\WDATA[8]~1_combout\ & (((!\inputALU[22]~22_combout\) # (\WDATA[16]~61_combout\)))) ) ) ) # ( \REGFILE|Mux9~10_combout\ & ( !\ALU|Add1~89_sumout\ & ( (\inputALU[6]~6_combout\ & 
-- (!\WDATA[8]~1_combout\ & \WDATA[16]~61_combout\)) ) ) ) # ( !\REGFILE|Mux9~10_combout\ & ( !\ALU|Add1~89_sumout\ & ( (!\WDATA[8]~1_combout\ & (\inputALU[6]~6_combout\ & ((\WDATA[16]~61_combout\)))) # (\WDATA[8]~1_combout\ & (((!\inputALU[22]~22_combout\ & 
-- !\WDATA[16]~61_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001000100000000000100010000110000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[6]~6_combout\,
	datab => \ALT_INV_WDATA[8]~1_combout\,
	datac => \ALT_INV_inputALU[22]~22_combout\,
	datad => \ALT_INV_WDATA[16]~61_combout\,
	datae => \REGFILE|ALT_INV_Mux9~10_combout\,
	dataf => \ALU|ALT_INV_Add1~89_sumout\,
	combout => \WDATA[22]~88_combout\);

-- Location: LABCELL_X29_Y4_N24
\WDATA[22]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[22]~90_combout\ = ( \WDATA[22]~89_combout\ & ( \WDATA[22]~88_combout\ & ( (!\WDATA[16]~65_combout\) # ((!\WDATA[16]~64_combout\ & (\ALU|ShiftLeft0~42_combout\)) # (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~45_combout\)))) ) ) ) # ( 
-- !\WDATA[22]~89_combout\ & ( \WDATA[22]~88_combout\ & ( (!\WDATA[16]~65_combout\ & (((!\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (\ALU|ShiftLeft0~42_combout\)) # (\WDATA[16]~64_combout\ & 
-- ((\ALU|ShiftRight0~45_combout\))))) ) ) ) # ( \WDATA[22]~89_combout\ & ( !\WDATA[22]~88_combout\ & ( (!\WDATA[16]~65_combout\ & (((\WDATA[16]~64_combout\)))) # (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (\ALU|ShiftLeft0~42_combout\)) # 
-- (\WDATA[16]~64_combout\ & ((\ALU|ShiftRight0~45_combout\))))) ) ) ) # ( !\WDATA[22]~89_combout\ & ( !\WDATA[22]~88_combout\ & ( (\WDATA[16]~65_combout\ & ((!\WDATA[16]~64_combout\ & (\ALU|ShiftLeft0~42_combout\)) # (\WDATA[16]~64_combout\ & 
-- ((\ALU|ShiftRight0~45_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[16]~65_combout\,
	datab => \ALU|ALT_INV_ShiftLeft0~42_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~45_combout\,
	datad => \ALT_INV_WDATA[16]~64_combout\,
	datae => \ALT_INV_WDATA[22]~89_combout\,
	dataf => \ALT_INV_WDATA[22]~88_combout\,
	combout => \WDATA[22]~90_combout\);

-- Location: LABCELL_X29_Y4_N42
\WDATA[22]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[22]~91_combout\ = ( \WDATA[22]~90_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(22))))) # (\CONTROL|Mux9~0_combout\ & (\Add0~81_sumout\)) ) ) # ( 
-- !\WDATA[22]~90_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((\CONTROL|Mux16~0_combout\ & \DATAMEMM|altsyncram_component|auto_generated|q_a\(22))))) # (\CONTROL|Mux9~0_combout\ & (\Add0~81_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~81_sumout\,
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \CONTROL|ALT_INV_Mux16~0_combout\,
	datad => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \ALT_INV_WDATA[22]~90_combout\,
	combout => \WDATA[22]~91_combout\);

-- Location: FF_X28_Y8_N50
\REGFILE|registers[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[22]~91_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][22]~q\);

-- Location: MLABCELL_X28_Y8_N51
\REGFILE|Mux41~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~7_combout\ = ( \REGFILE|registers[4][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[6][22]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[7][22]~q\))) ) ) ) # ( !\REGFILE|registers[4][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) 
-- & (\REGFILE|registers[6][22]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[7][22]~q\))) ) ) ) # ( \REGFILE|registers[4][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[5][22]~q\) ) ) ) # ( !\REGFILE|registers[4][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[5][22]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][22]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[6][22]~q\,
	datad => \REGFILE|ALT_INV_registers[7][22]~q\,
	datae => \REGFILE|ALT_INV_registers[4][22]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux41~7_combout\);

-- Location: MLABCELL_X28_Y8_N45
\REGFILE|Mux41~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~6_combout\ = ( \REGFILE|registers[12][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][22]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][22]~q\)) ) ) ) # ( !\REGFILE|registers[12][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\REGFILE|registers[13][22]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][22]~q\)) ) ) ) # ( \REGFILE|registers[12][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[14][22]~q\) ) ) ) # ( !\REGFILE|registers[12][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[14][22]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][22]~q\,
	datab => \REGFILE|ALT_INV_registers[14][22]~q\,
	datac => \REGFILE|ALT_INV_registers[13][22]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[12][22]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux41~6_combout\);

-- Location: MLABCELL_X28_Y8_N15
\REGFILE|Mux41~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][22]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][22]~q\,
	datab => \REGFILE|ALT_INV_registers[1][22]~q\,
	datac => \REGFILE|ALT_INV_registers[2][22]~q\,
	datad => \REGFILE|ALT_INV_registers[3][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux41~8_combout\);

-- Location: MLABCELL_X28_Y8_N36
\REGFILE|Mux41~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux41~9_combout\ = ( \REGFILE|Mux41~6_combout\ & ( \REGFILE|Mux41~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|Mux41~7_combout\))))) ) ) ) # ( !\REGFILE|Mux41~6_combout\ & 
-- ( \REGFILE|Mux41~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux41~7_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux41~6_combout\ & ( !\REGFILE|Mux41~8_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- (\REGFILE|Mux41~7_combout\)))) ) ) ) # ( !\REGFILE|Mux41~6_combout\ & ( !\REGFILE|Mux41~8_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\REGFILE|Mux41~7_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000100010010001100000000001000110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux41~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_Mux41~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux41~8_combout\,
	combout => \REGFILE|Mux41~9_combout\);

-- Location: LABCELL_X26_Y6_N21
\inputALU[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~22_combout\ = ( \REGFILE|Mux41~5_combout\ & ( \REGFILE|Mux41~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux41~5_combout\ & ( \REGFILE|Mux41~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux41~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \REGFILE|Mux41~5_combout\ & ( 
-- !\REGFILE|Mux41~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\REGFILE|Mux41~5_combout\ & ( !\REGFILE|Mux41~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux41~9_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101111101011111010100110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \CONTROL|ALT_INV_Mux7~0_combout\,
	datad => \REGFILE|ALT_INV_Mux41~9_combout\,
	datae => \REGFILE|ALT_INV_Mux41~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux41~4_combout\,
	combout => \inputALU[22]~22_combout\);

-- Location: LABCELL_X25_Y6_N36
\rtl~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~32_combout\ = ( \inputALU[20]~20_combout\ & ( \inputALU[19]~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[21]~21_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[22]~22_combout\))) ) ) ) # ( !\inputALU[20]~20_combout\ & ( \inputALU[19]~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[21]~21_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[22]~22_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- \inputALU[20]~20_combout\ & ( !\inputALU[19]~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[21]~21_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[22]~22_combout\))) ) ) ) # ( !\inputALU[20]~20_combout\ & ( !\inputALU[19]~19_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[21]~21_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[22]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[22]~22_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[21]~21_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[20]~20_combout\,
	dataf => \ALT_INV_inputALU[19]~19_combout\,
	combout => \rtl~32_combout\);

-- Location: LABCELL_X25_Y6_N24
\rtl~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~36_combout\ = ( \inputALU[10]~10_combout\ & ( \inputALU[8]~8_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[7]~35_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[9]~9_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[10]~10_combout\ & ( \inputALU[8]~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[7]~35_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[9]~9_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \inputALU[10]~10_combout\ & ( !\inputALU[8]~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[7]~35_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[9]~9_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- !\inputALU[10]~10_combout\ & ( !\inputALU[8]~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[7]~35_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[9]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[9]~9_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[7]~35_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[10]~10_combout\,
	dataf => \ALT_INV_inputALU[8]~8_combout\,
	combout => \rtl~36_combout\);

-- Location: LABCELL_X25_Y6_N6
\ALU|ShiftRight0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~20_combout\ = ( \rtl~38_combout\ & ( \rtl~37_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~36_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\rtl~32_combout\))) ) ) ) # ( !\rtl~38_combout\ & ( \rtl~37_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\rtl~36_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\rtl~32_combout\))) ) ) ) # ( \rtl~38_combout\ & 
-- ( !\rtl~37_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~36_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~32_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\rtl~38_combout\ & ( !\rtl~37_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\rtl~36_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~32_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~32_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~36_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_rtl~38_combout\,
	dataf => \ALT_INV_rtl~37_combout\,
	combout => \ALU|ShiftRight0~20_combout\);

-- Location: LABCELL_X20_Y7_N0
\rtl~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~112_combout\ = ( \rtl~51_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~31_combout\))) ) ) # ( !\rtl~51_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~31_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALT_INV_rtl~31_combout\,
	dataf => \ALT_INV_rtl~51_combout\,
	combout => \rtl~112_combout\);

-- Location: LABCELL_X24_Y7_N21
\WDATA[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[7]~18_combout\ = ( \rtl~111_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\CONTROL|Mux20~2_combout\ & ((\rtl~112_combout\))) # (\CONTROL|Mux20~2_combout\ & (\ALU|ShiftRight0~20_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\CONTROL|Mux20~2_combout\)) ) ) # ( !\rtl~111_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\CONTROL|Mux20~2_combout\ & ((\rtl~112_combout\))) # 
-- (\CONTROL|Mux20~2_combout\ & (\ALU|ShiftRight0~20_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000010011100110110001001110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~20_combout\,
	datad => \ALT_INV_rtl~112_combout\,
	dataf => \ALT_INV_rtl~111_combout\,
	combout => \WDATA[7]~18_combout\);

-- Location: LABCELL_X10_Y9_N30
\WDATA[7]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[7]~19_combout\ = ( \WDATA[8]~1_combout\ & ( \WDATA[7]~18_combout\ & ( (!\CONTROL|Mux18~2_combout\ & (((\WDATA[7]~17_combout\) # (\CONTROL|Mux17~1_combout\)))) # (\CONTROL|Mux18~2_combout\ & (\ALU|process_0~1_combout\ & (\CONTROL|Mux17~1_combout\))) 
-- ) ) ) # ( !\WDATA[8]~1_combout\ & ( \WDATA[7]~18_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((\WDATA[7]~17_combout\) # (\CONTROL|Mux17~1_combout\))) ) ) ) # ( \WDATA[8]~1_combout\ & ( !\WDATA[7]~18_combout\ & ( (!\CONTROL|Mux18~2_combout\ & 
-- (((!\CONTROL|Mux17~1_combout\ & \WDATA[7]~17_combout\)))) # (\CONTROL|Mux18~2_combout\ & (\ALU|process_0~1_combout\ & (\CONTROL|Mux17~1_combout\))) ) ) ) # ( !\WDATA[8]~1_combout\ & ( !\WDATA[7]~18_combout\ & ( (!\CONTROL|Mux18~2_combout\ & 
-- (!\CONTROL|Mux17~1_combout\ & \WDATA[7]~17_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000011010000100001010101010100000101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datab => \ALU|ALT_INV_process_0~1_combout\,
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	datad => \ALT_INV_WDATA[7]~17_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALT_INV_WDATA[7]~18_combout\,
	combout => \WDATA[7]~19_combout\);

-- Location: LABCELL_X10_Y9_N42
\WDATA[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[7]~16_combout\ = ( \WDATA[8]~1_combout\ & ( \ALU|Add1~29_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & \CONTROL|Mux18~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \CONTROL|ALT_INV_Mux18~2_combout\,
	datae => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~29_sumout\,
	combout => \WDATA[7]~16_combout\);

-- Location: LABCELL_X10_Y9_N27
\WDATA[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[7]~20_combout\ = ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(7) & ( \WDATA[7]~16_combout\ & ( (!\CONTROL|Mux9~0_combout\) # (\Add0~21_sumout\) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(7) & ( \WDATA[7]~16_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & ((!\CONTROL|Mux16~0_combout\))) # (\CONTROL|Mux9~0_combout\ & (\Add0~21_sumout\)) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(7) & ( !\WDATA[7]~16_combout\ & ( (!\CONTROL|Mux9~0_combout\ & 
-- (((\WDATA[7]~19_combout\) # (\CONTROL|Mux16~0_combout\)))) # (\CONTROL|Mux9~0_combout\ & (\Add0~21_sumout\)) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(7) & ( !\WDATA[7]~16_combout\ & ( (!\CONTROL|Mux9~0_combout\ & 
-- (((!\CONTROL|Mux16~0_combout\ & \WDATA[7]~19_combout\)))) # (\CONTROL|Mux9~0_combout\ & (\Add0~21_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101001111110101010111001100010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~21_sumout\,
	datab => \CONTROL|ALT_INV_Mux16~0_combout\,
	datac => \ALT_INV_WDATA[7]~19_combout\,
	datad => \CONTROL|ALT_INV_Mux9~0_combout\,
	datae => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \ALT_INV_WDATA[7]~16_combout\,
	combout => \WDATA[7]~20_combout\);

-- Location: FF_X21_Y10_N58
\REGFILE|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[7]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][7]~q\);

-- Location: LABCELL_X21_Y10_N45
\REGFILE|Mux56~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~11_combout\ = ( \REGFILE|registers[8][7]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][7]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][7]~q\))) ) ) ) # ( !\REGFILE|registers[8][7]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[9][7]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][7]~q\))) ) ) ) # ( \REGFILE|registers[8][7]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[10][7]~q\) ) ) ) # ( !\REGFILE|registers[8][7]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[10][7]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][7]~q\,
	datab => \REGFILE|ALT_INV_registers[11][7]~q\,
	datac => \REGFILE|ALT_INV_registers[10][7]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[8][7]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux56~11_combout\);

-- Location: LABCELL_X17_Y8_N27
\REGFILE|Mux56~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|Mux56~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux56~11_combout\,
	combout => \REGFILE|Mux56~5_combout\);

-- Location: LABCELL_X16_Y8_N6
\REGFILE|Mux56~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux56~10_combout\ = ( \REGFILE|Mux56~9_combout\ ) # ( !\REGFILE|Mux56~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux56~4_combout\)) # (\REGFILE|Mux56~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux56~5_combout\,
	datad => \REGFILE|ALT_INV_Mux56~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux56~9_combout\,
	combout => \REGFILE|Mux56~10_combout\);

-- Location: LABCELL_X12_Y8_N39
\NEXT_PC[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[1]~1_combout\ = (\CONTROL|Mux10~1_combout\ & \REGFILE|Mux30~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux10~1_combout\,
	datad => \REGFILE|ALT_INV_Mux30~8_combout\,
	combout => \NEXT_PC[1]~1_combout\);

-- Location: FF_X12_Y8_N41
\PC|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \PC|PC[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(1));

-- Location: LABCELL_X14_Y4_N51
\WDATA[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[1]~2_combout\ = ( \ALU|Add1~5_sumout\ & ( (\CONTROL|Mux18~2_combout\ & (!\CONTROL|Mux17~1_combout\ & \WDATA[8]~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \ALT_INV_WDATA[8]~1_combout\,
	dataf => \ALU|ALT_INV_Add1~5_sumout\,
	combout => \WDATA[1]~2_combout\);

-- Location: MLABCELL_X23_Y6_N48
\rtl~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~17_combout\ = ( \inputALU[7]~33_combout\ & ( \inputALU[6]~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[5]~5_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[8]~8_combout\)))) ) ) ) # ( !\inputALU[7]~33_combout\ & ( \inputALU[6]~34_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[5]~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[8]~8_combout\)))) ) ) ) # ( \inputALU[7]~33_combout\ & ( !\inputALU[6]~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[5]~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[8]~8_combout\)))) ) ) ) # ( !\inputALU[7]~33_combout\ & ( 
-- !\inputALU[6]~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[5]~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[8]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110111001111111001010100011101101001100010111010000100000011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[5]~5_combout\,
	datad => \ALT_INV_inputALU[8]~8_combout\,
	datae => \ALT_INV_inputALU[7]~33_combout\,
	dataf => \ALT_INV_inputALU[6]~34_combout\,
	combout => \rtl~17_combout\);

-- Location: MLABCELL_X23_Y6_N24
\ALU|ShiftRight0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~4_combout\ = ( \rtl~17_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftRight0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALT_INV_rtl~17_combout\,
	combout => \ALU|ShiftRight0~4_combout\);

-- Location: MLABCELL_X23_Y5_N33
\ALU|ShiftRight0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~5_combout\ = ( \inputALU[3]~3_combout\ & ( \inputALU[2]~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[1]~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[4]~4_combout\)))) ) ) ) # ( !\inputALU[3]~3_combout\ & ( \inputALU[2]~2_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[1]~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[4]~4_combout\)))) ) ) ) # ( \inputALU[3]~3_combout\ & ( !\inputALU[2]~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[1]~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[4]~4_combout\)))) ) ) ) # ( 
-- !\inputALU[3]~3_combout\ & ( !\inputALU[2]~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[1]~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[4]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[1]~1_combout\,
	datad => \ALT_INV_inputALU[4]~4_combout\,
	datae => \ALT_INV_inputALU[3]~3_combout\,
	dataf => \ALT_INV_inputALU[2]~2_combout\,
	combout => \ALU|ShiftRight0~5_combout\);

-- Location: MLABCELL_X23_Y6_N30
\ALU|ShiftRight0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~6_combout\ = ( \rtl~19_combout\ & ( \ALU|ShiftRight0~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~18_combout\)))) ) ) ) # ( !\rtl~19_combout\ & ( \ALU|ShiftRight0~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- \rtl~18_combout\)))) ) ) ) # ( \rtl~19_combout\ & ( !\ALU|ShiftRight0~5_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~18_combout\)))) ) ) ) # ( !\rtl~19_combout\ & ( !\ALU|ShiftRight0~5_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000010000000101000010000000100100001100000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~18_combout\,
	datae => \ALT_INV_rtl~19_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~5_combout\,
	combout => \ALU|ShiftRight0~6_combout\);

-- Location: LABCELL_X12_Y10_N24
\WDATA[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[1]~6_combout\ = ( \CONTROL|Mux18~0_combout\ & ( \CONTROL|Mux5~0_combout\ & ( (!\CONTROL|Mux20~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\rtl~102_combout\ & !\CONTROL|Mux20~0_combout\))) ) ) ) # ( 
-- !\CONTROL|Mux18~0_combout\ & ( \CONTROL|Mux5~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\rtl~102_combout\ & !\CONTROL|Mux20~0_combout\)) ) ) ) # ( \CONTROL|Mux18~0_combout\ & ( !\CONTROL|Mux5~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\rtl~102_combout\ & ((!\CONTROL|Mux20~1_combout\) # (\CONTROL|Mux20~0_combout\)))) ) ) ) # ( !\CONTROL|Mux18~0_combout\ & ( !\CONTROL|Mux5~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~102_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000010000000110000001100000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux20~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_rtl~102_combout\,
	datad => \CONTROL|ALT_INV_Mux20~0_combout\,
	datae => \CONTROL|ALT_INV_Mux18~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux5~0_combout\,
	combout => \WDATA[1]~6_combout\);

-- Location: LABCELL_X20_Y6_N0
\WDATA[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[1]~7_combout\ = ( \rtl~107_combout\ & ( \WDATA[1]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_WDATA[1]~6_combout\,
	dataf => \ALT_INV_rtl~107_combout\,
	combout => \WDATA[1]~7_combout\);

-- Location: MLABCELL_X23_Y6_N39
\WDATA[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[1]~8_combout\ = ( !\WDATA[1]~7_combout\ & ( \rtl~16_combout\ & ( (!\CONTROL|Mux20~2_combout\) # ((!\ALU|ShiftRight0~4_combout\ & (!\ALU|ShiftRight0~6_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( 
-- !\WDATA[1]~7_combout\ & ( !\rtl~16_combout\ & ( (!\CONTROL|Mux20~2_combout\) # ((!\ALU|ShiftRight0~4_combout\ & !\ALU|ShiftRight0~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000000000000000000011111000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~4_combout\,
	datab => \ALU|ALT_INV_ShiftRight0~6_combout\,
	datac => \CONTROL|ALT_INV_Mux20~2_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_WDATA[1]~7_combout\,
	dataf => \ALT_INV_rtl~16_combout\,
	combout => \WDATA[1]~8_combout\);

-- Location: MLABCELL_X23_Y6_N27
\ALU|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|process_0~0_combout\ = (!\inputALU[1]~1_combout\ & !\REGFILE|Mux30~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[1]~1_combout\,
	datad => \REGFILE|ALT_INV_Mux30~8_combout\,
	combout => \ALU|process_0~0_combout\);

-- Location: LABCELL_X12_Y10_N30
\WDATA[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[1]~5_combout\ = ( \REGFILE|Mux30~8_combout\ & ( \ALU|Add0~5_sumout\ & ( ((!\WDATA[8]~4_combout\ & \inputALU[1]~1_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\REGFILE|Mux30~8_combout\ & ( \ALU|Add0~5_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\inputALU[1]~1_combout\))) ) ) ) # ( \REGFILE|Mux30~8_combout\ & ( !\ALU|Add0~5_sumout\ & ( (!\WDATA[8]~3_combout\ & (!\WDATA[8]~4_combout\ & \inputALU[1]~1_combout\)) # (\WDATA[8]~3_combout\ & (\WDATA[8]~4_combout\)) ) ) ) # ( 
-- !\REGFILE|Mux30~8_combout\ & ( !\ALU|Add0~5_sumout\ & ( (\WDATA[8]~3_combout\ & (\WDATA[8]~4_combout\ & \inputALU[1]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000100011001100101000100010101010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~3_combout\,
	datab => \ALT_INV_WDATA[8]~4_combout\,
	datad => \ALT_INV_inputALU[1]~1_combout\,
	datae => \REGFILE|ALT_INV_Mux30~8_combout\,
	dataf => \ALU|ALT_INV_Add0~5_sumout\,
	combout => \WDATA[1]~5_combout\);

-- Location: MLABCELL_X23_Y6_N54
\WDATA[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[1]~9_combout\ = ( \ALU|process_0~0_combout\ & ( \WDATA[1]~5_combout\ & ( (!\CONTROL|Mux17~1_combout\ & (((!\CONTROL|Mux18~2_combout\)))) # (\CONTROL|Mux17~1_combout\ & ((!\CONTROL|Mux18~2_combout\ & ((!\WDATA[1]~8_combout\))) # 
-- (\CONTROL|Mux18~2_combout\ & (\WDATA[8]~1_combout\)))) ) ) ) # ( !\ALU|process_0~0_combout\ & ( \WDATA[1]~5_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\) # (!\WDATA[1]~8_combout\))) ) ) ) # ( \ALU|process_0~0_combout\ & ( 
-- !\WDATA[1]~5_combout\ & ( (\CONTROL|Mux17~1_combout\ & ((!\CONTROL|Mux18~2_combout\ & ((!\WDATA[1]~8_combout\))) # (\CONTROL|Mux18~2_combout\ & (\WDATA[8]~1_combout\)))) ) ) ) # ( !\ALU|process_0~0_combout\ & ( !\WDATA[1]~5_combout\ & ( 
-- (\CONTROL|Mux17~1_combout\ & (!\CONTROL|Mux18~2_combout\ & !\WDATA[1]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100010000000111110000101000001111000110100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux17~1_combout\,
	datab => \ALT_INV_WDATA[8]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux18~2_combout\,
	datad => \ALT_INV_WDATA[1]~8_combout\,
	datae => \ALU|ALT_INV_process_0~0_combout\,
	dataf => \ALT_INV_WDATA[1]~5_combout\,
	combout => \WDATA[1]~9_combout\);

-- Location: LABCELL_X17_Y10_N27
\WDATA[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[1]~10_combout\ = ( \WDATA[1]~2_combout\ & ( \WDATA[1]~9_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(1)))) # (\CONTROL|Mux9~0_combout\ & (((\PC|PC\(1))))) ) ) ) # ( 
-- !\WDATA[1]~2_combout\ & ( \WDATA[1]~9_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(1)))) # (\CONTROL|Mux9~0_combout\ & (((\PC|PC\(1))))) ) ) ) # ( \WDATA[1]~2_combout\ & ( 
-- !\WDATA[1]~9_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(1)))) # (\CONTROL|Mux9~0_combout\ & (((\PC|PC\(1))))) ) ) ) # ( !\WDATA[1]~2_combout\ & ( !\WDATA[1]~9_combout\ & 
-- ( (!\CONTROL|Mux9~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(1) & (\CONTROL|Mux16~0_combout\))) # (\CONTROL|Mux9~0_combout\ & (((\PC|PC\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111110001001111011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datab => \CONTROL|ALT_INV_Mux9~0_combout\,
	datac => \CONTROL|ALT_INV_Mux16~0_combout\,
	datad => \PC|ALT_INV_PC\(1),
	datae => \ALT_INV_WDATA[1]~2_combout\,
	dataf => \ALT_INV_WDATA[1]~9_combout\,
	combout => \WDATA[1]~10_combout\);

-- Location: FF_X19_Y10_N50
\REGFILE|registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[1]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][1]~q\);

-- Location: LABCELL_X19_Y10_N51
\REGFILE|Mux62~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~7_combout\ = ( \REGFILE|registers[5][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[6][1]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][1]~q\)) ) ) ) # ( !\REGFILE|registers[5][1]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[6][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[7][1]~q\)) ) ) ) # ( \REGFILE|registers[5][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\REGFILE|registers[4][1]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[5][1]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- \REGFILE|registers[4][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][1]~q\,
	datab => \REGFILE|ALT_INV_registers[6][1]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[4][1]~q\,
	datae => \REGFILE|ALT_INV_registers[5][1]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \REGFILE|Mux62~7_combout\);

-- Location: LABCELL_X19_Y10_N27
\REGFILE|Mux62~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~6_combout\ = ( \REGFILE|registers[14][1]~q\ & ( \REGFILE|registers[12][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][1]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][1]~q\))) ) ) ) # ( !\REGFILE|registers[14][1]~q\ & ( \REGFILE|registers[12][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][1]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][1]~q\)))) ) ) ) # ( \REGFILE|registers[14][1]~q\ & ( !\REGFILE|registers[12][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][1]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][1]~q\)))) ) ) ) # ( !\REGFILE|registers[14][1]~q\ & ( !\REGFILE|registers[12][1]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_registers[15][1]~q\,
	datac => \REGFILE|ALT_INV_registers[13][1]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[14][1]~q\,
	dataf => \REGFILE|ALT_INV_registers[12][1]~q\,
	combout => \REGFILE|Mux62~6_combout\);

-- Location: LABCELL_X20_Y11_N33
\REGFILE|Mux62~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][1]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][1]~q\,
	datab => \REGFILE|ALT_INV_registers[2][1]~q\,
	datac => \REGFILE|ALT_INV_registers[3][1]~q\,
	datad => \REGFILE|ALT_INV_registers[1][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux62~8_combout\);

-- Location: LABCELL_X19_Y10_N36
\REGFILE|Mux62~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~9_combout\ = ( \REGFILE|Mux62~6_combout\ & ( \REGFILE|Mux62~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|Mux62~7_combout\))))) ) ) ) # ( !\REGFILE|Mux62~6_combout\ & 
-- ( \REGFILE|Mux62~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux62~7_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux62~6_combout\ & ( !\REGFILE|Mux62~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- (\REGFILE|Mux62~7_combout\)))) ) ) ) # ( !\REGFILE|Mux62~6_combout\ & ( !\REGFILE|Mux62~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|Mux62~7_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100010001010001010000000001000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_Mux62~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_Mux62~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux62~8_combout\,
	combout => \REGFILE|Mux62~9_combout\);

-- Location: LABCELL_X19_Y10_N0
\REGFILE|Mux62~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux62~10_combout\ = ( \REGFILE|Mux62~5_combout\ & ( \REGFILE|Mux62~4_combout\ ) ) # ( !\REGFILE|Mux62~5_combout\ & ( \REGFILE|Mux62~4_combout\ & ( (\REGFILE|Mux62~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) ) # ( 
-- \REGFILE|Mux62~5_combout\ & ( !\REGFILE|Mux62~4_combout\ ) ) # ( !\REGFILE|Mux62~5_combout\ & ( !\REGFILE|Mux62~4_combout\ & ( \REGFILE|Mux62~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux62~9_combout\,
	datae => \REGFILE|ALT_INV_Mux62~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux62~4_combout\,
	combout => \REGFILE|Mux62~10_combout\);

-- Location: MLABCELL_X23_Y5_N42
\ALU|ShiftRight0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~18_combout\ = ( \rtl~30_combout\ & ( \ALU|ShiftRight0~0_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALT_INV_rtl~30_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~0_combout\,
	combout => \ALU|ShiftRight0~18_combout\);

-- Location: LABCELL_X21_Y6_N24
\rtl~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~28_combout\ = ( \inputALU[9]~9_combout\ & ( \inputALU[6]~32_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[8]~8_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[7]~35_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\inputALU[9]~9_combout\ & ( \inputALU[6]~32_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[8]~8_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[7]~35_combout\))) ) ) ) # ( \inputALU[9]~9_combout\ & ( !\inputALU[6]~32_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[8]~8_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[7]~35_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- !\inputALU[9]~9_combout\ & ( !\inputALU[6]~32_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[8]~8_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[7]~35_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[7]~35_combout\,
	datad => \ALT_INV_inputALU[8]~8_combout\,
	datae => \ALT_INV_inputALU[9]~9_combout\,
	dataf => \ALT_INV_inputALU[6]~32_combout\,
	combout => \rtl~28_combout\);

-- Location: LABCELL_X21_Y6_N42
\ALU|ShiftRight0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~19_combout\ = ( \rtl~29_combout\ & ( \rtl~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((\rtl~28_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\rtl~29_combout\ & ( \rtl~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~28_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))))) ) ) ) # ( \rtl~29_combout\ & ( !\rtl~24_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~28_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\rtl~29_combout\ & ( !\rtl~24_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~28_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000001010100000000000001000001000100010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~28_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_rtl~29_combout\,
	dataf => \ALT_INV_rtl~24_combout\,
	combout => \ALU|ShiftRight0~19_combout\);

-- Location: LABCELL_X20_Y6_N42
\rtl~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~110_combout\ = ( \rtl~23_combout\ & ( \rtl~47_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) ) ) # ( !\rtl~23_combout\ & ( \rtl~47_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( \rtl~23_combout\ & ( !\rtl~47_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000011000000110000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_rtl~23_combout\,
	dataf => \ALT_INV_rtl~47_combout\,
	combout => \rtl~110_combout\);

-- Location: LABCELL_X21_Y6_N0
\ALU|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~2_combout\ = ( \rtl~110_combout\ & ( \rtl~50_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\CONTROL|Mux20~2_combout\ & (!\ALU|ShiftRight0~18_combout\ & !\ALU|ShiftRight0~19_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\CONTROL|Mux20~2_combout\)) ) ) ) # ( !\rtl~110_combout\ & ( \rtl~50_combout\ & ( (!\CONTROL|Mux20~2_combout\) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\ALU|ShiftRight0~18_combout\ & !\ALU|ShiftRight0~19_combout\))) ) ) ) # ( \rtl~110_combout\ & ( !\rtl~50_combout\ & ( (!\CONTROL|Mux20~2_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) # (\CONTROL|Mux20~2_combout\ & 
-- (((!\ALU|ShiftRight0~18_combout\ & !\ALU|ShiftRight0~19_combout\)))) ) ) ) # ( !\rtl~110_combout\ & ( !\rtl~50_combout\ & ( (!\CONTROL|Mux20~2_combout\) # ((!\ALU|ShiftRight0~18_combout\ & !\ALU|ShiftRight0~19_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011001100011101000100010011101100110011000110010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~18_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~19_combout\,
	datae => \ALT_INV_rtl~110_combout\,
	dataf => \ALT_INV_rtl~50_combout\,
	combout => \ALU|Mux25~2_combout\);

-- Location: LABCELL_X12_Y10_N36
\ALU|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~0_combout\ = ( !\CONTROL|Mux20~2_combout\ & ( \CONTROL|Mux19~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CONTROL|ALT_INV_Mux20~2_combout\,
	dataf => \CONTROL|ALT_INV_Mux19~1_combout\,
	combout => \ALU|Mux32~0_combout\);

-- Location: LABCELL_X21_Y7_N27
\ALU|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~0_combout\ = ( \ALU|Mux32~0_combout\ & ( (\CONTROL|Mux17~1_combout\ & \CONTROL|Mux18~2_combout\) ) ) # ( !\ALU|Mux32~0_combout\ & ( \CONTROL|Mux18~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	datad => \CONTROL|ALT_INV_Mux18~2_combout\,
	dataf => \ALU|ALT_INV_Mux32~0_combout\,
	combout => \ALU|Mux29~0_combout\);

-- Location: MLABCELL_X13_Y10_N54
\ALU|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~1_combout\ = ( \ALU|Add0~25_sumout\ & ( (!\inputALU[6]~6_combout\ & (\WDATA[8]~3_combout\ & ((!\WDATA[8]~4_combout\) # (\REGFILE|Mux25~8_combout\)))) # (\inputALU[6]~6_combout\ & (((!\WDATA[8]~4_combout\ & \REGFILE|Mux25~8_combout\)) # 
-- (\WDATA[8]~3_combout\))) ) ) # ( !\ALU|Add0~25_sumout\ & ( (!\WDATA[8]~3_combout\ & (\inputALU[6]~6_combout\ & (!\WDATA[8]~4_combout\ & \REGFILE|Mux25~8_combout\))) # (\WDATA[8]~3_combout\ & (\WDATA[8]~4_combout\ & ((\REGFILE|Mux25~8_combout\) # 
-- (\inputALU[6]~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000011000000010100001100110001011100110011000101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[6]~6_combout\,
	datab => \ALT_INV_WDATA[8]~3_combout\,
	datac => \ALT_INV_WDATA[8]~4_combout\,
	datad => \REGFILE|ALT_INV_Mux25~8_combout\,
	dataf => \ALU|ALT_INV_Add0~25_sumout\,
	combout => \ALU|Mux25~1_combout\);

-- Location: LABCELL_X21_Y6_N6
\ALU|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~3_combout\ = ( \ALU|Add1~25_sumout\ & ( \ALU|Mux25~1_combout\ & ( (!\ALU|Mux29~0_combout\ & (((!\CONTROL|Mux17~1_combout\) # (!\ALU|Mux25~2_combout\)) # (\ALU|Mux29~1_combout\))) ) ) ) # ( !\ALU|Add1~25_sumout\ & ( \ALU|Mux25~1_combout\ & ( 
-- (!\ALU|Mux29~1_combout\ & (!\ALU|Mux29~0_combout\ & ((!\CONTROL|Mux17~1_combout\) # (!\ALU|Mux25~2_combout\)))) ) ) ) # ( \ALU|Add1~25_sumout\ & ( !\ALU|Mux25~1_combout\ & ( (!\ALU|Mux29~0_combout\ & (((\CONTROL|Mux17~1_combout\ & !\ALU|Mux25~2_combout\)) 
-- # (\ALU|Mux29~1_combout\))) ) ) ) # ( !\ALU|Add1~25_sumout\ & ( !\ALU|Mux25~1_combout\ & ( (!\ALU|Mux29~1_combout\ & (\CONTROL|Mux17~1_combout\ & (!\ALU|Mux25~2_combout\ & !\ALU|Mux29~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000011101010000000010101000000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux29~1_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \ALU|ALT_INV_Mux25~2_combout\,
	datad => \ALU|ALT_INV_Mux29~0_combout\,
	datae => \ALU|ALT_INV_Add1~25_sumout\,
	dataf => \ALU|ALT_INV_Mux25~1_combout\,
	combout => \ALU|Mux25~3_combout\);

-- Location: LABCELL_X17_Y7_N3
\WDATA[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[6]~15_combout\ = ( \CONTROL|Mux9~0_combout\ & ( \ALU|Mux25~3_combout\ & ( \Add0~17_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( \ALU|Mux25~3_combout\ & ( (!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(6)) ) ) 
-- ) # ( \CONTROL|Mux9~0_combout\ & ( !\ALU|Mux25~3_combout\ & ( \Add0~17_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( !\ALU|Mux25~3_combout\ & ( (!\CONTROL|Mux16~0_combout\ & (\ALU|Mux25~0_combout\)) # (\CONTROL|Mux16~0_combout\ & 
-- ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010101010101010111110000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~17_sumout\,
	datab => \ALU|ALT_INV_Mux25~0_combout\,
	datac => \CONTROL|ALT_INV_Mux16~0_combout\,
	datad => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datae => \CONTROL|ALT_INV_Mux9~0_combout\,
	dataf => \ALU|ALT_INV_Mux25~3_combout\,
	combout => \WDATA[6]~15_combout\);

-- Location: FF_X21_Y7_N53
\REGFILE|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[6]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][6]~q\);

-- Location: LABCELL_X16_Y7_N51
\REGFILE|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][6]~q\,
	datab => \REGFILE|ALT_INV_registers[13][6]~q\,
	datac => \REGFILE|ALT_INV_registers[15][6]~q\,
	datad => \REGFILE|ALT_INV_registers[14][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux25~5_combout\);

-- Location: LABCELL_X21_Y10_N51
\REGFILE|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~4_combout\ = ( \REGFILE|registers[11][6]~q\ & ( \REGFILE|registers[8][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[10][6]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|registers[9][6]~q\))) ) ) ) # ( !\REGFILE|registers[11][6]~q\ & ( \REGFILE|registers[8][6]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[10][6]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[9][6]~q\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( \REGFILE|registers[11][6]~q\ & ( !\REGFILE|registers[8][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|registers[10][6]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|registers[9][6]~q\))) ) ) ) # ( !\REGFILE|registers[11][6]~q\ 
-- & ( !\REGFILE|registers[8][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|registers[10][6]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[9][6]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][6]~q\,
	datab => \REGFILE|ALT_INV_registers[10][6]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[11][6]~q\,
	dataf => \REGFILE|ALT_INV_registers[8][6]~q\,
	combout => \REGFILE|Mux25~4_combout\);

-- Location: LABCELL_X17_Y7_N9
\REGFILE|Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][6]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][6]~q\,
	datab => \REGFILE|ALT_INV_registers[2][6]~q\,
	datac => \REGFILE|ALT_INV_registers[1][6]~q\,
	datad => \REGFILE|ALT_INV_registers[0][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux25~7_combout\);

-- Location: LABCELL_X16_Y9_N15
\REGFILE|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[6][6]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[7][6]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][6]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[4][6]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[5][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[6][6]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[7][6]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[5][6]~q\ & ( (\REGFILE|registers[4][6]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][6]~q\,
	datab => \REGFILE|ALT_INV_registers[6][6]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[7][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[5][6]~q\,
	combout => \REGFILE|Mux25~6_combout\);

-- Location: LABCELL_X16_Y11_N36
\REGFILE|Mux25~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~10_combout\ = ( \REGFILE|Mux25~7_combout\ & ( \REGFILE|Mux25~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|Mux25~7_combout\ & ( 
-- \REGFILE|Mux25~6_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|Mux25~7_combout\ & ( !\REGFILE|Mux25~6_combout\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( !\REGFILE|Mux25~7_combout\ & ( !\REGFILE|Mux25~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010101010101010101001011010010110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux25~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux25~6_combout\,
	combout => \REGFILE|Mux25~10_combout\);

-- Location: LABCELL_X16_Y11_N27
\REGFILE|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~1_combout\ = ( \REGFILE|registers[17][6]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][6]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][6]~q\))) ) ) ) # ( !\REGFILE|registers[17][6]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & (\REGFILE|registers[21][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][6]~q\))) ) ) ) # ( \REGFILE|registers[17][6]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[25][6]~q\) ) ) ) # ( !\REGFILE|registers[17][6]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- \REGFILE|registers[25][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REGFILE|ALT_INV_registers[21][6]~q\,
	datac => \REGFILE|ALT_INV_registers[25][6]~q\,
	datad => \REGFILE|ALT_INV_registers[29][6]~q\,
	datae => \REGFILE|ALT_INV_registers[17][6]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux25~1_combout\);

-- Location: LABCELL_X16_Y10_N21
\REGFILE|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~2_combout\ = ( \REGFILE|registers[18][6]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[26][6]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[30][6]~q\))) ) ) ) # ( !\REGFILE|registers[18][6]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & (\REGFILE|registers[26][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[30][6]~q\))) ) ) ) # ( \REGFILE|registers[18][6]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[22][6]~q\) ) ) ) # ( !\REGFILE|registers[18][6]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- \REGFILE|registers[22][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_registers[26][6]~q\,
	datac => \REGFILE|ALT_INV_registers[30][6]~q\,
	datad => \REGFILE|ALT_INV_registers[22][6]~q\,
	datae => \REGFILE|ALT_INV_registers[18][6]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux25~2_combout\);

-- Location: LABCELL_X17_Y11_N15
\REGFILE|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~3_combout\ = ( \REGFILE|registers[23][6]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[31][6]~q\) ) ) ) # ( !\REGFILE|registers[23][6]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|registers[31][6]~q\) ) ) ) # ( \REGFILE|registers[23][6]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[19][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[27][6]~q\))) ) ) ) # ( !\REGFILE|registers[23][6]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[19][6]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[27][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REGFILE|ALT_INV_registers[19][6]~q\,
	datac => \REGFILE|ALT_INV_registers[27][6]~q\,
	datad => \REGFILE|ALT_INV_registers[31][6]~q\,
	datae => \REGFILE|ALT_INV_registers[23][6]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux25~3_combout\);

-- Location: MLABCELL_X28_Y10_N57
\REGFILE|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~0_combout\ = ( \REGFILE|registers[16][6]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[20][6]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[28][6]~q\)) ) ) ) # ( !\REGFILE|registers[16][6]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|registers[20][6]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[28][6]~q\)) ) ) ) # ( \REGFILE|registers[16][6]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[24][6]~q\) ) ) ) # ( !\REGFILE|registers[16][6]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\REGFILE|registers[24][6]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][6]~q\,
	datab => \REGFILE|ALT_INV_registers[24][6]~q\,
	datac => \REGFILE|ALT_INV_registers[20][6]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[16][6]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux25~0_combout\);

-- Location: LABCELL_X16_Y11_N15
\REGFILE|Mux25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~9_combout\ = ( \REGFILE|Mux25~3_combout\ & ( \REGFILE|Mux25~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux25~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux25~2_combout\)))) ) ) ) # ( !\REGFILE|Mux25~3_combout\ & ( \REGFILE|Mux25~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux25~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux25~2_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \REGFILE|Mux25~3_combout\ & ( !\REGFILE|Mux25~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux25~1_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux25~2_combout\)))) ) ) ) # ( !\REGFILE|Mux25~3_combout\ & 
-- ( !\REGFILE|Mux25~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux25~1_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\REGFILE|Mux25~2_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux25~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux25~2_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux25~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux25~0_combout\,
	combout => \REGFILE|Mux25~9_combout\);

-- Location: LABCELL_X16_Y11_N0
\REGFILE|Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~8_combout\ = ( \REGFILE|Mux25~10_combout\ & ( \REGFILE|Mux25~9_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux25~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( 
-- !\REGFILE|Mux25~10_combout\ & ( \REGFILE|Mux25~9_combout\ & ( ((\REGFILE|Mux25~5_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REGFILE|Mux25~10_combout\ & ( 
-- !\REGFILE|Mux25~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux25~4_combout\))) ) ) ) # ( !\REGFILE|Mux25~10_combout\ & ( !\REGFILE|Mux25~9_combout\ & ( 
-- (\REGFILE|Mux25~5_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100110000001100110000110111001101111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux25~5_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_Mux25~4_combout\,
	datae => \REGFILE|ALT_INV_Mux25~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux25~9_combout\,
	combout => \REGFILE|Mux25~8_combout\);

-- Location: LABCELL_X21_Y6_N51
\ALU|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~0_combout\ = ( \ALU|Mux29~0_combout\ & ( (!\REGFILE|Mux25~8_combout\ & (!\inputALU[6]~6_combout\ & !\ALU|Mux29~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux25~8_combout\,
	datab => \ALT_INV_inputALU[6]~6_combout\,
	datad => \ALU|ALT_INV_Mux29~1_combout\,
	dataf => \ALU|ALT_INV_Mux29~0_combout\,
	combout => \ALU|Mux25~0_combout\);

-- Location: LABCELL_X21_Y6_N48
\ALU|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~4_combout\ = ( \ALU|Mux25~3_combout\ ) # ( !\ALU|Mux25~3_combout\ & ( \ALU|Mux25~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Mux25~0_combout\,
	dataf => \ALU|ALT_INV_Mux25~3_combout\,
	combout => \ALU|Mux25~4_combout\);

-- Location: LABCELL_X20_Y6_N36
\rtl~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~109_combout\ = ( \rtl~107_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~43_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) # ( !\rtl~107_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~43_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_rtl~43_combout\,
	dataf => \ALT_INV_rtl~107_combout\,
	combout => \rtl~109_combout\);

-- Location: LABCELL_X24_Y6_N6
\ALU|ShiftRight0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~16_combout\ = ( \rtl~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftRight0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALU|ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALT_INV_rtl~19_combout\,
	combout => \ALU|ShiftRight0~16_combout\);

-- Location: LABCELL_X24_Y6_N27
\ALU|ShiftRight0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~17_combout\ = ( \rtl~18_combout\ & ( \rtl~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((\rtl~17_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\rtl~18_combout\ & ( \rtl~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~17_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))))) ) ) ) # ( \rtl~18_combout\ & ( !\rtl~10_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~17_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\rtl~18_combout\ & ( !\rtl~10_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\rtl~17_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000001010100000000000001000001000100010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~17_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALT_INV_rtl~18_combout\,
	dataf => \ALT_INV_rtl~10_combout\,
	combout => \ALU|ShiftRight0~17_combout\);

-- Location: LABCELL_X24_Y6_N42
\ALU|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~2_combout\ = ( \ALU|ShiftRight0~17_combout\ & ( \rtl~46_combout\ & ( (!\CONTROL|Mux20~2_combout\ & ((!\rtl~109_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALU|ShiftRight0~17_combout\ & ( \rtl~46_combout\ 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\CONTROL|Mux20~2_combout\ & (!\rtl~109_combout\)) # (\CONTROL|Mux20~2_combout\ & ((!\ALU|ShiftRight0~16_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\CONTROL|Mux20~2_combout\)) ) ) ) # ( \ALU|ShiftRight0~17_combout\ & ( !\rtl~46_combout\ & ( (!\CONTROL|Mux20~2_combout\ & ((!\rtl~109_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALU|ShiftRight0~17_combout\ & ( 
-- !\rtl~46_combout\ & ( (!\CONTROL|Mux20~2_combout\ & (((!\rtl~109_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) # (\CONTROL|Mux20~2_combout\ & (((!\ALU|ShiftRight0~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111000100110001001100010011100110110001001100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALT_INV_rtl~109_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~16_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~17_combout\,
	dataf => \ALT_INV_rtl~46_combout\,
	combout => \ALU|Mux26~2_combout\);

-- Location: LABCELL_X21_Y7_N18
\ALU|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~1_combout\ = ( \inputALU[5]~5_combout\ & ( \ALU|Add0~21_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & (((!\WDATA[8]~4_combout\ & \REGFILE|Mux26~8_combout\)) # (\WDATA[8]~3_combout\))) ) ) ) # ( !\inputALU[5]~5_combout\ & ( \ALU|Add0~21_sumout\ & ( 
-- (!\CONTROL|Mux17~1_combout\ & (\WDATA[8]~3_combout\ & ((!\WDATA[8]~4_combout\) # (\REGFILE|Mux26~8_combout\)))) ) ) ) # ( \inputALU[5]~5_combout\ & ( !\ALU|Add0~21_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & ((!\WDATA[8]~4_combout\ & 
-- (\REGFILE|Mux26~8_combout\ & !\WDATA[8]~3_combout\)) # (\WDATA[8]~4_combout\ & ((\WDATA[8]~3_combout\))))) ) ) ) # ( !\inputALU[5]~5_combout\ & ( !\ALU|Add0~21_sumout\ & ( (\WDATA[8]~4_combout\ & (!\CONTROL|Mux17~1_combout\ & (\REGFILE|Mux26~8_combout\ & 
-- \WDATA[8]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000010000100010000000000100011000000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \REGFILE|ALT_INV_Mux26~8_combout\,
	datad => \ALT_INV_WDATA[8]~3_combout\,
	datae => \ALT_INV_inputALU[5]~5_combout\,
	dataf => \ALU|ALT_INV_Add0~21_sumout\,
	combout => \ALU|Mux26~1_combout\);

-- Location: LABCELL_X21_Y7_N42
\ALU|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~3_combout\ = ( \ALU|Mux26~2_combout\ & ( \ALU|Mux26~1_combout\ & ( (!\ALU|Mux29~0_combout\ & ((!\ALU|Mux29~1_combout\) # (\ALU|Add1~21_sumout\))) ) ) ) # ( !\ALU|Mux26~2_combout\ & ( \ALU|Mux26~1_combout\ & ( (!\ALU|Mux29~0_combout\ & 
-- ((!\ALU|Mux29~1_combout\) # (\ALU|Add1~21_sumout\))) ) ) ) # ( \ALU|Mux26~2_combout\ & ( !\ALU|Mux26~1_combout\ & ( (!\ALU|Mux29~0_combout\ & (\ALU|Mux29~1_combout\ & \ALU|Add1~21_sumout\)) ) ) ) # ( !\ALU|Mux26~2_combout\ & ( !\ALU|Mux26~1_combout\ & ( 
-- (!\ALU|Mux29~0_combout\ & ((!\ALU|Mux29~1_combout\ & (\CONTROL|Mux17~1_combout\)) # (\ALU|Mux29~1_combout\ & ((\ALU|Add1~21_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux29~0_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \ALU|ALT_INV_Mux29~1_combout\,
	datad => \ALU|ALT_INV_Add1~21_sumout\,
	datae => \ALU|ALT_INV_Mux26~2_combout\,
	dataf => \ALU|ALT_INV_Mux26~1_combout\,
	combout => \ALU|Mux26~3_combout\);

-- Location: MLABCELL_X28_Y9_N15
\WDATA[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[5]~14_combout\ = ( \CONTROL|Mux9~0_combout\ & ( \ALU|Mux26~3_combout\ & ( \Add0~13_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( \ALU|Mux26~3_combout\ & ( (!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(5)) ) ) 
-- ) # ( \CONTROL|Mux9~0_combout\ & ( !\ALU|Mux26~3_combout\ & ( \Add0~13_sumout\ ) ) ) # ( !\CONTROL|Mux9~0_combout\ & ( !\ALU|Mux26~3_combout\ & ( (!\CONTROL|Mux16~0_combout\ & (\ALU|Mux26~0_combout\)) # (\CONTROL|Mux16~0_combout\ & 
-- ((\DATAMEMM|altsyncram_component|auto_generated|q_a\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001100110011001110101010111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \ALT_INV_Add0~13_sumout\,
	datac => \ALU|ALT_INV_Mux26~0_combout\,
	datad => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datae => \CONTROL|ALT_INV_Mux9~0_combout\,
	dataf => \ALU|ALT_INV_Mux26~3_combout\,
	combout => \WDATA[5]~14_combout\);

-- Location: FF_X21_Y12_N35
\REGFILE|registers[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][5]~q\);

-- Location: FF_X21_Y12_N8
\REGFILE|registers[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][5]~q\);

-- Location: FF_X21_Y12_N19
\REGFILE|registers[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][5]~q\);

-- Location: MLABCELL_X23_Y12_N27
\REGFILE|registers[24][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][5]~feeder_combout\ = ( \WDATA[5]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[5]~14_combout\,
	combout => \REGFILE|registers[24][5]~feeder_combout\);

-- Location: FF_X23_Y12_N28
\REGFILE|registers[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][5]~q\);

-- Location: LABCELL_X21_Y12_N9
\REGFILE|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][5]~q\,
	datab => \REGFILE|ALT_INV_registers[20][5]~q\,
	datac => \REGFILE|ALT_INV_registers[28][5]~q\,
	datad => \REGFILE|ALT_INV_registers[24][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \REGFILE|Mux58~0_combout\);

-- Location: FF_X20_Y11_N50
\REGFILE|registers[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][5]~q\);

-- Location: FF_X21_Y11_N11
\REGFILE|registers[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][5]~q\);

-- Location: FF_X21_Y11_N44
\REGFILE|registers[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][5]~q\);

-- Location: FF_X21_Y11_N53
\REGFILE|registers[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][5]~q\);

-- Location: LABCELL_X21_Y11_N45
\REGFILE|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[29][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[21][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[17][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][5]~q\,
	datab => \REGFILE|ALT_INV_registers[25][5]~q\,
	datac => \REGFILE|ALT_INV_registers[21][5]~q\,
	datad => \REGFILE|ALT_INV_registers[29][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux58~1_combout\);

-- Location: FF_X19_Y11_N20
\REGFILE|registers[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][5]~q\);

-- Location: FF_X19_Y11_N14
\REGFILE|registers[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][5]~q\);

-- Location: LABCELL_X25_Y11_N9
\REGFILE|registers[18][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][5]~feeder_combout\ = ( \WDATA[5]~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[5]~14_combout\,
	combout => \REGFILE|registers[18][5]~feeder_combout\);

-- Location: FF_X25_Y11_N11
\REGFILE|registers[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][5]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][5]~q\);

-- Location: FF_X25_Y11_N22
\REGFILE|registers[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][5]~q\);

-- Location: LABCELL_X19_Y11_N21
\REGFILE|Mux58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[30][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[22][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[26][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[18][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][5]~q\,
	datab => \REGFILE|ALT_INV_registers[26][5]~q\,
	datac => \REGFILE|ALT_INV_registers[18][5]~q\,
	datad => \REGFILE|ALT_INV_registers[22][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux58~2_combout\);

-- Location: FF_X20_Y12_N56
\REGFILE|registers[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][5]~q\);

-- Location: FF_X20_Y12_N41
\REGFILE|registers[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][5]~q\);

-- Location: FF_X19_Y11_N56
\REGFILE|registers[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][5]~q\);

-- Location: FF_X20_Y12_N50
\REGFILE|registers[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[5]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][5]~q\);

-- Location: LABCELL_X20_Y12_N21
\REGFILE|Mux58~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][5]~q\,
	datab => \REGFILE|ALT_INV_registers[19][5]~q\,
	datac => \REGFILE|ALT_INV_registers[27][5]~q\,
	datad => \REGFILE|ALT_INV_registers[31][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \REGFILE|Mux58~3_combout\);

-- Location: LABCELL_X20_Y10_N6
\REGFILE|Mux58~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux58~4_combout\ = ( \REGFILE|Mux58~2_combout\ & ( \REGFILE|Mux58~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux58~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|Mux58~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|Mux58~2_combout\ & ( \REGFILE|Mux58~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|Mux58~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux58~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( 
-- \REGFILE|Mux58~2_combout\ & ( !\REGFILE|Mux58~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|Mux58~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|Mux58~1_combout\)))) ) ) ) # ( !\REGFILE|Mux58~2_combout\ & ( !\REGFILE|Mux58~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|Mux58~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|Mux58~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_Mux58~0_combout\,
	datad => \REGFILE|ALT_INV_Mux58~1_combout\,
	datae => \REGFILE|ALT_INV_Mux58~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux58~3_combout\,
	combout => \REGFILE|Mux58~4_combout\);

-- Location: LABCELL_X20_Y10_N12
\inputALU[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~5_combout\ = ( \REGFILE|Mux58~9_combout\ & ( \REGFILE|Mux58~5_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5)) ) ) ) # ( !\REGFILE|Mux58~9_combout\ & ( \REGFILE|Mux58~5_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5)) ) ) ) # ( \REGFILE|Mux58~9_combout\ & ( !\REGFILE|Mux58~5_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5)) ) ) ) # ( 
-- !\REGFILE|Mux58~9_combout\ & ( !\REGFILE|Mux58~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \REGFILE|Mux58~4_combout\)))) # (\CONTROL|Mux7~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101111101011111010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \CONTROL|ALT_INV_Mux7~0_combout\,
	datad => \REGFILE|ALT_INV_Mux58~4_combout\,
	datae => \REGFILE|ALT_INV_Mux58~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux58~5_combout\,
	combout => \inputALU[5]~5_combout\);

-- Location: LABCELL_X21_Y7_N9
\ALU|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~0_combout\ = ( !\ALU|Mux29~1_combout\ & ( (!\REGFILE|Mux26~8_combout\ & (!\inputALU[5]~5_combout\ & \ALU|Mux29~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux26~8_combout\,
	datac => \ALT_INV_inputALU[5]~5_combout\,
	datad => \ALU|ALT_INV_Mux29~0_combout\,
	dataf => \ALU|ALT_INV_Mux29~1_combout\,
	combout => \ALU|Mux26~0_combout\);

-- Location: LABCELL_X21_Y7_N0
\ALU|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~4_combout\ = ( \ALU|Mux26~3_combout\ ) # ( !\ALU|Mux26~3_combout\ & ( \ALU|Mux26~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux26~0_combout\,
	dataf => \ALU|ALT_INV_Mux26~3_combout\,
	combout => \ALU|Mux26~4_combout\);

-- Location: LABCELL_X21_Y5_N0
\rtl~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~5_combout\ = ( \inputALU[6]~32_combout\ & ( \inputALU[7]~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[4]~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[5]~5_combout\)))) ) ) ) # ( !\inputALU[6]~32_combout\ & ( \inputALU[7]~33_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[4]~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[5]~5_combout\))))) ) ) ) # ( 
-- \inputALU[6]~32_combout\ & ( !\inputALU[7]~33_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[4]~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[5]~5_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[6]~32_combout\ & ( !\inputALU[7]~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[4]~4_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[5]~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100101011101001110110111111100001000010011000010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[4]~4_combout\,
	datad => \ALT_INV_inputALU[5]~5_combout\,
	datae => \ALT_INV_inputALU[6]~32_combout\,
	dataf => \ALT_INV_inputALU[7]~33_combout\,
	combout => \rtl~5_combout\);

-- Location: MLABCELL_X23_Y7_N18
\ALU|ShiftRight0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~15_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( \rtl~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~6_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~0_combout\))))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( \rtl~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( !\rtl~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\rtl~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\rtl~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000010101010001000100010000000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALT_INV_rtl~6_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALT_INV_rtl~5_combout\,
	combout => \ALU|ShiftRight0~15_combout\);

-- Location: LABCELL_X20_Y7_N57
\rtl~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~108_combout\ = ( \rtl~39_combout\ & ( \ALU|ShiftLeft0~2_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) ) ) # ( !\rtl~39_combout\ & ( \ALU|ShiftLeft0~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( \rtl~39_combout\ & ( !\ALU|ShiftLeft0~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000001010000010100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_rtl~39_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	combout => \rtl~108_combout\);

-- Location: MLABCELL_X23_Y7_N3
\ALU|ShiftRight0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~14_combout\ = ( \rtl~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftRight0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALT_INV_rtl~7_combout\,
	combout => \ALU|ShiftRight0~14_combout\);

-- Location: MLABCELL_X23_Y7_N36
\ALU|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~2_combout\ = ( \ALU|ShiftRight0~14_combout\ & ( \rtl~42_combout\ & ( (!\CONTROL|Mux20~2_combout\ & ((!\rtl~108_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALU|ShiftRight0~14_combout\ & ( \rtl~42_combout\ 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\CONTROL|Mux20~2_combout\ & ((!\rtl~108_combout\))) # (\CONTROL|Mux20~2_combout\ & (!\ALU|ShiftRight0~15_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\CONTROL|Mux20~2_combout\)) ) ) ) # ( \ALU|ShiftRight0~14_combout\ & ( !\rtl~42_combout\ & ( (!\CONTROL|Mux20~2_combout\ & ((!\rtl~108_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALU|ShiftRight0~14_combout\ & ( 
-- !\rtl~42_combout\ & ( (!\CONTROL|Mux20~2_combout\ & (((!\rtl~108_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) # (\CONTROL|Mux20~2_combout\ & (((!\ALU|ShiftRight0~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110001110100110011000100010011101100011001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~15_combout\,
	datad => \ALT_INV_rtl~108_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~14_combout\,
	dataf => \ALT_INV_rtl~42_combout\,
	combout => \ALU|Mux27~2_combout\);

-- Location: MLABCELL_X13_Y10_N51
\ALU|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~1_combout\ = ( \inputALU[4]~4_combout\ & ( \ALU|Add0~17_sumout\ & ( ((\REGFILE|Mux27~8_combout\ & !\WDATA[8]~4_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\inputALU[4]~4_combout\ & ( \ALU|Add0~17_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\REGFILE|Mux27~8_combout\))) ) ) ) # ( \inputALU[4]~4_combout\ & ( !\ALU|Add0~17_sumout\ & ( (!\WDATA[8]~3_combout\ & (\REGFILE|Mux27~8_combout\ & !\WDATA[8]~4_combout\)) # (\WDATA[8]~3_combout\ & ((\WDATA[8]~4_combout\))) ) ) 
-- ) # ( !\inputALU[4]~4_combout\ & ( !\ALU|Add0~17_sumout\ & ( (\REGFILE|Mux27~8_combout\ & (\WDATA[8]~3_combout\ & \WDATA[8]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010100000000111100001111000001010101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_WDATA[8]~3_combout\,
	datad => \ALT_INV_WDATA[8]~4_combout\,
	datae => \ALT_INV_inputALU[4]~4_combout\,
	dataf => \ALU|ALT_INV_Add0~17_sumout\,
	combout => \ALU|Mux27~1_combout\);

-- Location: MLABCELL_X23_Y7_N42
\ALU|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~3_combout\ = ( \ALU|Add1~17_sumout\ & ( \ALU|Mux27~1_combout\ & ( (!\ALU|Mux29~0_combout\ & (((!\ALU|Mux27~2_combout\) # (!\CONTROL|Mux17~1_combout\)) # (\ALU|Mux29~1_combout\))) ) ) ) # ( !\ALU|Add1~17_sumout\ & ( \ALU|Mux27~1_combout\ & ( 
-- (!\ALU|Mux29~0_combout\ & (!\ALU|Mux29~1_combout\ & ((!\ALU|Mux27~2_combout\) # (!\CONTROL|Mux17~1_combout\)))) ) ) ) # ( \ALU|Add1~17_sumout\ & ( !\ALU|Mux27~1_combout\ & ( (!\ALU|Mux29~0_combout\ & (((!\ALU|Mux27~2_combout\ & \CONTROL|Mux17~1_combout\)) 
-- # (\ALU|Mux29~1_combout\))) ) ) ) # ( !\ALU|Add1~17_sumout\ & ( !\ALU|Mux27~1_combout\ & ( (!\ALU|Mux29~0_combout\ & (!\ALU|Mux29~1_combout\ & (!\ALU|Mux27~2_combout\ & \CONTROL|Mux17~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000001000101010001010001000100000001010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux29~0_combout\,
	datab => \ALU|ALT_INV_Mux29~1_combout\,
	datac => \ALU|ALT_INV_Mux27~2_combout\,
	datad => \CONTROL|ALT_INV_Mux17~1_combout\,
	datae => \ALU|ALT_INV_Add1~17_sumout\,
	dataf => \ALU|ALT_INV_Mux27~1_combout\,
	combout => \ALU|Mux27~3_combout\);

-- Location: LABCELL_X17_Y9_N3
\WDATA[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[4]~13_combout\ = ( \ALU|Mux27~3_combout\ & ( \ALU|Mux27~0_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(4))))) # (\CONTROL|Mux9~0_combout\ & (\Add0~9_sumout\)) ) ) ) # 
-- ( !\ALU|Mux27~3_combout\ & ( \ALU|Mux27~0_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(4))))) # (\CONTROL|Mux9~0_combout\ & (\Add0~9_sumout\)) ) ) ) # ( 
-- \ALU|Mux27~3_combout\ & ( !\ALU|Mux27~0_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(4))))) # (\CONTROL|Mux9~0_combout\ & (\Add0~9_sumout\)) ) ) ) # ( !\ALU|Mux27~3_combout\ 
-- & ( !\ALU|Mux27~0_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((\CONTROL|Mux16~0_combout\ & \DATAMEMM|altsyncram_component|auto_generated|q_a\(4))))) # (\CONTROL|Mux9~0_combout\ & (\Add0~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101110011110101010111001111010101011100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~9_sumout\,
	datab => \CONTROL|ALT_INV_Mux16~0_combout\,
	datac => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \CONTROL|ALT_INV_Mux9~0_combout\,
	datae => \ALU|ALT_INV_Mux27~3_combout\,
	dataf => \ALU|ALT_INV_Mux27~0_combout\,
	combout => \WDATA[4]~13_combout\);

-- Location: FF_X21_Y8_N26
\REGFILE|registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][4]~q\);

-- Location: FF_X17_Y9_N32
\REGFILE|registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][4]~q\);

-- Location: FF_X17_Y9_N2
\REGFILE|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][4]~q\);

-- Location: FF_X23_Y10_N40
\REGFILE|registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][4]~q\);

-- Location: LABCELL_X21_Y8_N27
\REGFILE|Mux59~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~8_combout\ = ( \REGFILE|registers[1][4]~q\ & ( \REGFILE|registers[0][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][4]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][4]~q\)))) ) ) ) # ( !\REGFILE|registers[1][4]~q\ & ( \REGFILE|registers[0][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][4]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][4]~q\))))) ) ) ) # ( \REGFILE|registers[1][4]~q\ & ( !\REGFILE|registers[0][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][4]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][4]~q\))))) ) ) ) # ( !\REGFILE|registers[1][4]~q\ & ( !\REGFILE|registers[0][4]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][4]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][4]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_registers[3][4]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[1][4]~q\,
	dataf => \REGFILE|ALT_INV_registers[0][4]~q\,
	combout => \REGFILE|Mux59~8_combout\);

-- Location: FF_X21_Y8_N44
\REGFILE|registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][4]~q\);

-- Location: MLABCELL_X18_Y4_N30
\REGFILE|registers[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[4][4]~feeder_combout\);

-- Location: FF_X18_Y4_N31
\REGFILE|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][4]~q\);

-- Location: FF_X24_Y8_N17
\REGFILE|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][4]~q\);

-- Location: LABCELL_X14_Y6_N57
\REGFILE|registers[6][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[6][4]~feeder_combout\);

-- Location: FF_X14_Y6_N59
\REGFILE|registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][4]~q\);

-- Location: LABCELL_X21_Y8_N45
\REGFILE|Mux59~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~7_combout\ = ( \REGFILE|registers[5][4]~q\ & ( \REGFILE|registers[6][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[4][4]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[7][4]~q\))) ) ) ) # ( !\REGFILE|registers[5][4]~q\ & ( \REGFILE|registers[6][4]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|registers[4][4]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[7][4]~q\))) ) ) ) # ( \REGFILE|registers[5][4]~q\ & ( !\REGFILE|registers[6][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[4][4]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][4]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) 
-- # ( !\REGFILE|registers[5][4]~q\ & ( !\REGFILE|registers[6][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\REGFILE|registers[4][4]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][4]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[7][4]~q\,
	datac => \REGFILE|ALT_INV_registers[4][4]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[5][4]~q\,
	dataf => \REGFILE|ALT_INV_registers[6][4]~q\,
	combout => \REGFILE|Mux59~7_combout\);

-- Location: FF_X21_Y8_N56
\REGFILE|registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][4]~q\);

-- Location: FF_X20_Y5_N41
\REGFILE|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][4]~q\);

-- Location: FF_X17_Y9_N46
\REGFILE|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[4]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][4]~q\);

-- Location: LABCELL_X16_Y5_N42
\REGFILE|registers[14][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][4]~feeder_combout\ = ( \WDATA[4]~13_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[4]~13_combout\,
	combout => \REGFILE|registers[14][4]~feeder_combout\);

-- Location: FF_X16_Y5_N44
\REGFILE|registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][4]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][4]~q\);

-- Location: LABCELL_X21_Y8_N57
\REGFILE|Mux59~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~6_combout\ = ( \REGFILE|registers[12][4]~q\ & ( \REGFILE|registers[14][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][4]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][4]~q\))) ) ) ) # ( !\REGFILE|registers[12][4]~q\ & ( \REGFILE|registers[14][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\REGFILE|registers[13][4]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\REGFILE|registers[15][4]~q\))) ) ) 
-- ) # ( \REGFILE|registers[12][4]~q\ & ( !\REGFILE|registers[14][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[13][4]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][4]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\REGFILE|registers[12][4]~q\ & ( !\REGFILE|registers[14][4]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[13][4]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[15][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][4]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_registers[13][4]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[12][4]~q\,
	dataf => \REGFILE|ALT_INV_registers[14][4]~q\,
	combout => \REGFILE|Mux59~6_combout\);

-- Location: LABCELL_X21_Y8_N0
\REGFILE|Mux59~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux59~9_combout\ = ( \REGFILE|Mux59~7_combout\ & ( \REGFILE|Mux59~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux59~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux59~7_combout\ & ( \REGFILE|Mux59~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|Mux59~8_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))))) ) ) ) # ( \REGFILE|Mux59~7_combout\ & ( 
-- !\REGFILE|Mux59~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|Mux59~8_combout\)))) ) ) ) # ( 
-- !\REGFILE|Mux59~7_combout\ & ( !\REGFILE|Mux59~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\REGFILE|Mux59~8_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010001000100000001000010001000000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \REGFILE|ALT_INV_Mux59~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_Mux59~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux59~6_combout\,
	combout => \REGFILE|Mux59~9_combout\);

-- Location: LABCELL_X21_Y8_N12
\inputALU[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~4_combout\ = ( \CONTROL|Mux7~0_combout\ & ( \REGFILE|Mux59~4_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(4) ) ) ) # ( !\CONTROL|Mux7~0_combout\ & ( \REGFILE|Mux59~4_combout\ & ( 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux59~5_combout\)) # (\REGFILE|Mux59~9_combout\) ) ) ) # ( \CONTROL|Mux7~0_combout\ & ( !\REGFILE|Mux59~4_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(4) ) ) ) # ( 
-- !\CONTROL|Mux7~0_combout\ & ( !\REGFILE|Mux59~4_combout\ & ( (\REGFILE|Mux59~5_combout\) # (\REGFILE|Mux59~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111000000001111111101111111011111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux59~9_combout\,
	datab => \REGFILE|ALT_INV_Mux59~5_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \CONTROL|ALT_INV_Mux7~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux59~4_combout\,
	combout => \inputALU[4]~4_combout\);

-- Location: LABCELL_X20_Y9_N36
\ALU|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~0_combout\ = ( !\ALU|Mux29~1_combout\ & ( \ALU|Mux29~0_combout\ & ( (!\inputALU[4]~4_combout\ & !\REGFILE|Mux27~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[4]~4_combout\,
	datad => \REGFILE|ALT_INV_Mux27~8_combout\,
	datae => \ALU|ALT_INV_Mux29~1_combout\,
	dataf => \ALU|ALT_INV_Mux29~0_combout\,
	combout => \ALU|Mux27~0_combout\);

-- Location: MLABCELL_X23_Y7_N0
\ALU|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~4_combout\ = ( \ALU|Mux27~3_combout\ ) # ( !\ALU|Mux27~3_combout\ & ( \ALU|Mux27~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Mux27~0_combout\,
	dataf => \ALU|ALT_INV_Mux27~3_combout\,
	combout => \ALU|Mux27~4_combout\);

-- Location: LABCELL_X25_Y6_N21
\ALU|ShiftRight0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~11_combout\ = ( \rtl~36_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftRight0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALT_INV_rtl~36_combout\,
	combout => \ALU|ShiftRight0~11_combout\);

-- Location: MLABCELL_X23_Y7_N12
\ALU|ShiftRight0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~12_combout\ = ( \inputALU[4]~4_combout\ & ( \inputALU[6]~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[3]~3_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[5]~5_combout\)))) ) ) ) # ( !\inputALU[4]~4_combout\ & ( \inputALU[6]~34_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[3]~3_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[5]~5_combout\))))) ) ) ) # ( 
-- \inputALU[4]~4_combout\ & ( !\inputALU[6]~34_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[3]~3_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[5]~5_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[4]~4_combout\ & ( !\inputALU[6]~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[3]~3_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[5]~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100101011101001110110111111100001000010011000010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[3]~3_combout\,
	datad => \ALT_INV_inputALU[5]~5_combout\,
	datae => \ALT_INV_inputALU[4]~4_combout\,
	dataf => \ALT_INV_inputALU[6]~34_combout\,
	combout => \ALU|ShiftRight0~12_combout\);

-- Location: LABCELL_X25_Y7_N30
\ALU|ShiftRight0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~13_combout\ = ( \ALU|ShiftRight0~12_combout\ & ( \rtl~37_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\rtl~38_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\ALU|ShiftRight0~12_combout\ & ( 
-- \rtl~37_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\rtl~38_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( 
-- \ALU|ShiftRight0~12_combout\ & ( !\rtl~37_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # 
-- (\rtl~38_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~12_combout\ & ( !\rtl~37_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \rtl~38_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000100000001010000000010000001100001001000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~38_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~12_combout\,
	dataf => \ALT_INV_rtl~37_combout\,
	combout => \ALU|ShiftRight0~13_combout\);

-- Location: LABCELL_X20_Y8_N30
\ALU|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~2_combout\ = ( \WDATA[1]~6_combout\ & ( \rtl~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_WDATA[1]~6_combout\,
	dataf => \ALT_INV_rtl~31_combout\,
	combout => \ALU|Mux28~2_combout\);

-- Location: LABCELL_X25_Y7_N12
\ALU|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~3_combout\ = ( !\ALU|Mux28~2_combout\ & ( \rtl~35_combout\ & ( (!\CONTROL|Mux20~2_combout\) # ((!\ALU|ShiftRight0~11_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\ALU|ShiftRight0~13_combout\))) ) ) ) # ( 
-- !\ALU|Mux28~2_combout\ & ( !\rtl~35_combout\ & ( (!\CONTROL|Mux20~2_combout\) # ((!\ALU|ShiftRight0~11_combout\ & !\ALU|ShiftRight0~13_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010101010000000000000000011101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux20~2_combout\,
	datab => \ALU|ALT_INV_ShiftRight0~11_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftRight0~13_combout\,
	datae => \ALU|ALT_INV_Mux28~2_combout\,
	dataf => \ALT_INV_rtl~35_combout\,
	combout => \ALU|Mux28~3_combout\);

-- Location: LABCELL_X21_Y7_N48
\ALU|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~1_combout\ = ( \WDATA[8]~3_combout\ & ( \ALU|Add0~13_sumout\ & ( (!\CONTROL|Mux17~1_combout\ & ((!\WDATA[8]~4_combout\) # ((\REGFILE|Mux28~8_combout\) # (\inputALU[3]~3_combout\)))) ) ) ) # ( !\WDATA[8]~3_combout\ & ( \ALU|Add0~13_sumout\ & ( 
-- (!\WDATA[8]~4_combout\ & (!\CONTROL|Mux17~1_combout\ & (\inputALU[3]~3_combout\ & \REGFILE|Mux28~8_combout\))) ) ) ) # ( \WDATA[8]~3_combout\ & ( !\ALU|Add0~13_sumout\ & ( (\WDATA[8]~4_combout\ & (!\CONTROL|Mux17~1_combout\ & ((\REGFILE|Mux28~8_combout\) 
-- # (\inputALU[3]~3_combout\)))) ) ) ) # ( !\WDATA[8]~3_combout\ & ( !\ALU|Add0~13_sumout\ & ( (!\WDATA[8]~4_combout\ & (!\CONTROL|Mux17~1_combout\ & (\inputALU[3]~3_combout\ & \REGFILE|Mux28~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000001000100010000000000000010001000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WDATA[8]~4_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \ALT_INV_inputALU[3]~3_combout\,
	datad => \REGFILE|ALT_INV_Mux28~8_combout\,
	datae => \ALT_INV_WDATA[8]~3_combout\,
	dataf => \ALU|ALT_INV_Add0~13_sumout\,
	combout => \ALU|Mux28~1_combout\);

-- Location: LABCELL_X21_Y7_N30
\ALU|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~4_combout\ = ( \ALU|Mux28~3_combout\ & ( \ALU|Mux28~1_combout\ & ( (!\ALU|Mux29~0_combout\ & ((!\ALU|Mux29~1_combout\) # (\ALU|Add1~13_sumout\))) ) ) ) # ( !\ALU|Mux28~3_combout\ & ( \ALU|Mux28~1_combout\ & ( (!\ALU|Mux29~0_combout\ & 
-- ((!\ALU|Mux29~1_combout\) # (\ALU|Add1~13_sumout\))) ) ) ) # ( \ALU|Mux28~3_combout\ & ( !\ALU|Mux28~1_combout\ & ( (!\ALU|Mux29~0_combout\ & (\ALU|Mux29~1_combout\ & \ALU|Add1~13_sumout\)) ) ) ) # ( !\ALU|Mux28~3_combout\ & ( !\ALU|Mux28~1_combout\ & ( 
-- (!\ALU|Mux29~0_combout\ & ((!\ALU|Mux29~1_combout\ & (\CONTROL|Mux17~1_combout\)) # (\ALU|Mux29~1_combout\ & ((\ALU|Add1~13_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010000000000000101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux29~0_combout\,
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \ALU|ALT_INV_Mux29~1_combout\,
	datad => \ALU|ALT_INV_Add1~13_sumout\,
	datae => \ALU|ALT_INV_Mux28~3_combout\,
	dataf => \ALU|ALT_INV_Mux28~1_combout\,
	combout => \ALU|Mux28~4_combout\);

-- Location: LABCELL_X17_Y9_N33
\WDATA[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[3]~12_combout\ = ( \ALU|Mux28~4_combout\ & ( \ALU|Mux28~0_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(3)))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~5_sumout\)))) ) ) 
-- ) # ( !\ALU|Mux28~4_combout\ & ( \ALU|Mux28~0_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(3)))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~5_sumout\)))) ) ) ) # ( 
-- \ALU|Mux28~4_combout\ & ( !\ALU|Mux28~0_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (((!\CONTROL|Mux16~0_combout\)) # (\DATAMEMM|altsyncram_component|auto_generated|q_a\(3)))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~5_sumout\)))) ) ) ) # ( 
-- !\ALU|Mux28~4_combout\ & ( !\ALU|Mux28~0_combout\ & ( (!\CONTROL|Mux9~0_combout\ & (\DATAMEMM|altsyncram_component|auto_generated|q_a\(3) & ((\CONTROL|Mux16~0_combout\)))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011111101010011001111110101001100111111010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datab => \ALT_INV_Add0~5_sumout\,
	datac => \CONTROL|ALT_INV_Mux16~0_combout\,
	datad => \CONTROL|ALT_INV_Mux9~0_combout\,
	datae => \ALU|ALT_INV_Mux28~4_combout\,
	dataf => \ALU|ALT_INV_Mux28~0_combout\,
	combout => \WDATA[3]~12_combout\);

-- Location: FF_X21_Y10_N23
\REGFILE|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[3]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][3]~q\);

-- Location: LABCELL_X21_Y10_N9
\REGFILE|Mux60~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~11_combout\ = ( \REGFILE|registers[8][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][3]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][3]~q\))) ) ) ) # ( !\REGFILE|registers[8][3]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[9][3]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][3]~q\))) ) ) ) # ( \REGFILE|registers[8][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[10][3]~q\) ) ) ) # ( !\REGFILE|registers[8][3]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- \REGFILE|registers[10][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][3]~q\,
	datab => \REGFILE|ALT_INV_registers[11][3]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[10][3]~q\,
	datae => \REGFILE|ALT_INV_registers[8][3]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \REGFILE|Mux60~11_combout\);

-- Location: LABCELL_X21_Y10_N33
\REGFILE|Mux60~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux60~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|Mux60~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_Mux60~11_combout\,
	combout => \REGFILE|Mux60~5_combout\);

-- Location: LABCELL_X20_Y7_N39
\inputALU[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~3_combout\ = ( \REGFILE|Mux60~9_combout\ & ( \REGFILE|Mux60~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)) ) ) ) # ( !\REGFILE|Mux60~9_combout\ & ( \REGFILE|Mux60~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\REGFILE|Mux60~5_combout\)))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))) ) ) ) # ( \REGFILE|Mux60~9_combout\ & ( 
-- !\REGFILE|Mux60~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)) ) ) ) # ( !\REGFILE|Mux60~9_combout\ & ( !\REGFILE|Mux60~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux60~5_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011101110111011101100011011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datac => \REGFILE|ALT_INV_Mux60~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \REGFILE|ALT_INV_Mux60~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux60~4_combout\,
	combout => \inputALU[3]~3_combout\);

-- Location: LABCELL_X21_Y7_N24
\ALU|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~0_combout\ = ( !\ALU|Mux29~1_combout\ & ( (!\inputALU[3]~3_combout\ & (!\REGFILE|Mux28~8_combout\ & \ALU|Mux29~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[3]~3_combout\,
	datac => \REGFILE|ALT_INV_Mux28~8_combout\,
	datad => \ALU|ALT_INV_Mux29~0_combout\,
	dataf => \ALU|ALT_INV_Mux29~1_combout\,
	combout => \ALU|Mux28~0_combout\);

-- Location: LABCELL_X21_Y7_N57
\ALU|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~5_combout\ = ( \ALU|Mux28~4_combout\ ) # ( !\ALU|Mux28~4_combout\ & ( \ALU|Mux28~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~0_combout\,
	dataf => \ALU|ALT_INV_Mux28~4_combout\,
	combout => \ALU|Mux28~5_combout\);

-- Location: LABCELL_X21_Y6_N30
\ALU|ShiftRight0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~8_combout\ = ( \rtl~28_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftRight0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALT_INV_rtl~28_combout\,
	combout => \ALU|ShiftRight0~8_combout\);

-- Location: MLABCELL_X18_Y7_N54
\ALU|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~4_combout\ = ( \inputALU[1]~1_combout\ & ( \WDATA[1]~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[0]~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( !\inputALU[1]~1_combout\ & ( 
-- \WDATA[1]~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010100010100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[0]~0_combout\,
	datad => \ALT_INV_inputALU[2]~2_combout\,
	datae => \ALT_INV_inputALU[1]~1_combout\,
	dataf => \ALT_INV_WDATA[1]~6_combout\,
	combout => \ALU|Mux29~4_combout\);

-- Location: MLABCELL_X23_Y8_N3
\ALU|ShiftRight0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~9_combout\ = ( \inputALU[2]~2_combout\ & ( \inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[4]~4_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[5]~5_combout\))) ) ) ) # ( !\inputALU[2]~2_combout\ & ( \inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[4]~4_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[5]~5_combout\)))) ) ) ) # ( \inputALU[2]~2_combout\ & ( !\inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[4]~4_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[5]~5_combout\)))) ) ) ) # ( !\inputALU[2]~2_combout\ & ( !\inputALU[3]~3_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[4]~4_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[5]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[5]~5_combout\,
	datad => \ALT_INV_inputALU[4]~4_combout\,
	datae => \ALT_INV_inputALU[2]~2_combout\,
	dataf => \ALT_INV_inputALU[3]~3_combout\,
	combout => \ALU|ShiftRight0~9_combout\);

-- Location: LABCELL_X24_Y7_N36
\ALU|ShiftRight0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~10_combout\ = ( \ALU|ShiftRight0~9_combout\ & ( \rtl~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~29_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~9_combout\ & ( \rtl~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\rtl~29_combout\)))) ) ) ) # ( \ALU|ShiftRight0~9_combout\ & ( !\rtl~30_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~29_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~9_combout\ & ( !\rtl~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \rtl~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010100000001000001000100000001000101010000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALT_INV_rtl~29_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~9_combout\,
	dataf => \ALT_INV_rtl~30_combout\,
	combout => \ALU|ShiftRight0~10_combout\);

-- Location: LABCELL_X24_Y7_N0
\ALU|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~5_combout\ = ( \ALU|ShiftRight0~10_combout\ & ( \rtl~27_combout\ & ( (!\CONTROL|Mux20~2_combout\ & !\ALU|Mux29~4_combout\) ) ) ) # ( !\ALU|ShiftRight0~10_combout\ & ( \rtl~27_combout\ & ( (!\ALU|Mux29~4_combout\ & ((!\CONTROL|Mux20~2_combout\) 
-- # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\ALU|ShiftRight0~8_combout\)))) ) ) ) # ( \ALU|ShiftRight0~10_combout\ & ( !\rtl~27_combout\ & ( (!\CONTROL|Mux20~2_combout\ & !\ALU|Mux29~4_combout\) ) ) ) # ( !\ALU|ShiftRight0~10_combout\ 
-- & ( !\rtl~27_combout\ & ( (!\ALU|Mux29~4_combout\ & ((!\CONTROL|Mux20~2_combout\) # (!\ALU|ShiftRight0~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000110011000000000011101100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~8_combout\,
	datad => \ALU|ALT_INV_Mux29~4_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~10_combout\,
	dataf => \ALT_INV_rtl~27_combout\,
	combout => \ALU|Mux29~5_combout\);

-- Location: LABCELL_X19_Y7_N24
\ALU|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~3_combout\ = ( \inputALU[2]~2_combout\ & ( \ALU|Add0~9_sumout\ & ( ((\REGFILE|Mux29~8_combout\ & !\WDATA[8]~4_combout\)) # (\WDATA[8]~3_combout\) ) ) ) # ( !\inputALU[2]~2_combout\ & ( \ALU|Add0~9_sumout\ & ( (\WDATA[8]~3_combout\ & 
-- ((!\WDATA[8]~4_combout\) # (\REGFILE|Mux29~8_combout\))) ) ) ) # ( \inputALU[2]~2_combout\ & ( !\ALU|Add0~9_sumout\ & ( (!\WDATA[8]~4_combout\ & (\REGFILE|Mux29~8_combout\ & !\WDATA[8]~3_combout\)) # (\WDATA[8]~4_combout\ & ((\WDATA[8]~3_combout\))) ) ) ) 
-- # ( !\inputALU[2]~2_combout\ & ( !\ALU|Add0~9_sumout\ & ( (\REGFILE|Mux29~8_combout\ & (\WDATA[8]~4_combout\ & \WDATA[8]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011001100000000111100000000111100110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux29~8_combout\,
	datac => \ALT_INV_WDATA[8]~4_combout\,
	datad => \ALT_INV_WDATA[8]~3_combout\,
	datae => \ALT_INV_inputALU[2]~2_combout\,
	dataf => \ALU|ALT_INV_Add0~9_sumout\,
	combout => \ALU|Mux29~3_combout\);

-- Location: LABCELL_X19_Y7_N6
\ALU|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~6_combout\ = ( \ALU|Mux29~5_combout\ & ( \ALU|Mux29~3_combout\ & ( (!\ALU|Mux29~0_combout\ & ((!\ALU|Mux29~1_combout\ & (!\CONTROL|Mux17~1_combout\)) # (\ALU|Mux29~1_combout\ & ((\ALU|Add1~9_sumout\))))) ) ) ) # ( !\ALU|Mux29~5_combout\ & ( 
-- \ALU|Mux29~3_combout\ & ( (!\ALU|Mux29~0_combout\ & ((!\ALU|Mux29~1_combout\) # (\ALU|Add1~9_sumout\))) ) ) ) # ( \ALU|Mux29~5_combout\ & ( !\ALU|Mux29~3_combout\ & ( (!\ALU|Mux29~0_combout\ & (\ALU|Mux29~1_combout\ & \ALU|Add1~9_sumout\)) ) ) ) # ( 
-- !\ALU|Mux29~5_combout\ & ( !\ALU|Mux29~3_combout\ & ( (!\ALU|Mux29~0_combout\ & ((!\ALU|Mux29~1_combout\ & (\CONTROL|Mux17~1_combout\)) # (\ALU|Mux29~1_combout\ & ((\ALU|Add1~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000000000010001010001000101010101000000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux29~0_combout\,
	datab => \ALU|ALT_INV_Mux29~1_combout\,
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	datad => \ALU|ALT_INV_Add1~9_sumout\,
	datae => \ALU|ALT_INV_Mux29~5_combout\,
	dataf => \ALU|ALT_INV_Mux29~3_combout\,
	combout => \ALU|Mux29~6_combout\);

-- Location: LABCELL_X20_Y7_N45
\WDATA[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[2]~11_combout\ = ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(2) & ( \ALU|Mux29~6_combout\ & ( (!\CONTROL|Mux9~0_combout\) # (\Add0~1_sumout\) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(2) & ( \ALU|Mux29~6_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & (!\CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\ & ((\Add0~1_sumout\))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(2) & ( !\ALU|Mux29~6_combout\ & ( (!\CONTROL|Mux9~0_combout\ & 
-- (((\ALU|Mux29~2_combout\)) # (\CONTROL|Mux16~0_combout\))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~1_sumout\)))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(2) & ( !\ALU|Mux29~6_combout\ & ( (!\CONTROL|Mux9~0_combout\ & 
-- (!\CONTROL|Mux16~0_combout\ & (\ALU|Mux29~2_combout\))) # (\CONTROL|Mux9~0_combout\ & (((\Add0~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101111011100000111111110100000101011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \ALU|ALT_INV_Mux29~2_combout\,
	datac => \CONTROL|ALT_INV_Mux9~0_combout\,
	datad => \ALT_INV_Add0~1_sumout\,
	datae => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \ALU|ALT_INV_Mux29~6_combout\,
	combout => \WDATA[2]~11_combout\);

-- Location: FF_X18_Y8_N20
\REGFILE|registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[2]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][2]~q\);

-- Location: MLABCELL_X18_Y8_N48
\REGFILE|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~4_combout\ = ( \REGFILE|registers[10][2]~q\ & ( \REGFILE|registers[9][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[8][2]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|registers[11][2]~q\))) ) ) ) # ( !\REGFILE|registers[10][2]~q\ & ( \REGFILE|registers[9][2]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|registers[8][2]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|registers[11][2]~q\))) ) ) ) # ( \REGFILE|registers[10][2]~q\ & ( !\REGFILE|registers[9][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[8][2]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[11][2]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) 
-- # ( !\REGFILE|registers[10][2]~q\ & ( !\REGFILE|registers[9][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|registers[8][2]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[11][2]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][2]~q\,
	datab => \REGFILE|ALT_INV_registers[8][2]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[10][2]~q\,
	dataf => \REGFILE|ALT_INV_registers[9][2]~q\,
	combout => \REGFILE|Mux29~4_combout\);

-- Location: LABCELL_X19_Y12_N51
\REGFILE|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[14][2]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][2]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[13][2]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[12][2]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[14][2]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][2]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[12][2]~q\ & ( (\REGFILE|registers[13][2]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][2]~q\,
	datab => \REGFILE|ALT_INV_registers[14][2]~q\,
	datac => \REGFILE|ALT_INV_registers[13][2]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[12][2]~q\,
	combout => \REGFILE|Mux29~5_combout\);

-- Location: LABCELL_X21_Y11_N51
\REGFILE|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][2]~q\,
	datab => \REGFILE|ALT_INV_registers[21][2]~q\,
	datac => \REGFILE|ALT_INV_registers[25][2]~q\,
	datad => \REGFILE|ALT_INV_registers[17][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux29~1_combout\);

-- Location: LABCELL_X19_Y11_N33
\REGFILE|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][2]~q\,
	datab => \REGFILE|ALT_INV_registers[27][2]~q\,
	datac => \REGFILE|ALT_INV_registers[23][2]~q\,
	datad => \REGFILE|ALT_INV_registers[19][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux29~3_combout\);

-- Location: LABCELL_X19_Y11_N27
\REGFILE|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[30][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[18][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][2]~q\,
	datab => \REGFILE|ALT_INV_registers[22][2]~q\,
	datac => \REGFILE|ALT_INV_registers[18][2]~q\,
	datad => \REGFILE|ALT_INV_registers[26][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux29~2_combout\);

-- Location: LABCELL_X21_Y12_N3
\REGFILE|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][2]~q\,
	datab => \REGFILE|ALT_INV_registers[16][2]~q\,
	datac => \REGFILE|ALT_INV_registers[24][2]~q\,
	datad => \REGFILE|ALT_INV_registers[28][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux29~0_combout\);

-- Location: LABCELL_X20_Y11_N24
\REGFILE|Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~9_combout\ = ( \REGFILE|Mux29~2_combout\ & ( \REGFILE|Mux29~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux29~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux29~3_combout\)))) ) ) ) # ( !\REGFILE|Mux29~2_combout\ & ( \REGFILE|Mux29~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux29~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|Mux29~3_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux29~2_combout\ & ( !\REGFILE|Mux29~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux29~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux29~3_combout\)))) ) ) ) # ( !\REGFILE|Mux29~2_combout\ & ( !\REGFILE|Mux29~0_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux29~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux29~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_Mux29~3_combout\,
	datae => \REGFILE|ALT_INV_Mux29~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~0_combout\,
	combout => \REGFILE|Mux29~9_combout\);

-- Location: LABCELL_X20_Y8_N45
\REGFILE|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~7_combout\ = ( \REGFILE|registers[3][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[2][2]~q\) ) ) ) # ( !\REGFILE|registers[3][2]~q\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[2][2]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[3][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[1][2]~q\)) ) ) ) # ( !\REGFILE|registers[3][2]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[1][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][2]~q\,
	datab => \REGFILE|ALT_INV_registers[1][2]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[0][2]~q\,
	datae => \REGFILE|ALT_INV_registers[3][2]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux29~7_combout\);

-- Location: MLABCELL_X28_Y9_N27
\REGFILE|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][2]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][2]~q\,
	datab => \REGFILE|ALT_INV_registers[7][2]~q\,
	datac => \REGFILE|ALT_INV_registers[5][2]~q\,
	datad => \REGFILE|ALT_INV_registers[4][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux29~6_combout\);

-- Location: LABCELL_X19_Y7_N51
\REGFILE|Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~10_combout\ = ( \REGFILE|Mux29~7_combout\ & ( \REGFILE|Mux29~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|Mux29~7_combout\ & ( 
-- \REGFILE|Mux29~6_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|Mux29~7_combout\ & ( !\REGFILE|Mux29~6_combout\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( !\REGFILE|Mux29~7_combout\ & ( !\REGFILE|Mux29~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100110011001100110000111100001111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux29~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~6_combout\,
	combout => \REGFILE|Mux29~10_combout\);

-- Location: LABCELL_X19_Y7_N30
\REGFILE|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~8_combout\ = ( \REGFILE|Mux29~9_combout\ & ( \REGFILE|Mux29~10_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux29~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( 
-- !\REGFILE|Mux29~9_combout\ & ( \REGFILE|Mux29~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux29~4_combout\))) ) ) ) # ( \REGFILE|Mux29~9_combout\ & ( 
-- !\REGFILE|Mux29~10_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux29~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux29~9_combout\ & ( !\REGFILE|Mux29~10_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux29~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010010101010111011110001010100010101101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux29~4_combout\,
	datad => \REGFILE|ALT_INV_Mux29~5_combout\,
	datae => \REGFILE|ALT_INV_Mux29~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~10_combout\,
	combout => \REGFILE|Mux29~8_combout\);

-- Location: LABCELL_X19_Y7_N36
\ALU|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~2_combout\ = ( !\inputALU[2]~2_combout\ & ( \ALU|Mux29~0_combout\ & ( (!\ALU|Mux29~1_combout\ & !\REGFILE|Mux29~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux29~1_combout\,
	datad => \REGFILE|ALT_INV_Mux29~8_combout\,
	datae => \ALT_INV_inputALU[2]~2_combout\,
	dataf => \ALU|ALT_INV_Mux29~0_combout\,
	combout => \ALU|Mux29~2_combout\);

-- Location: LABCELL_X19_Y7_N54
\ALU|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~7_combout\ = ( \ALU|Mux29~6_combout\ ) # ( !\ALU|Mux29~6_combout\ & ( \ALU|Mux29~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Mux29~2_combout\,
	dataf => \ALU|ALT_INV_Mux29~6_combout\,
	combout => \ALU|Mux29~7_combout\);

-- Location: LABCELL_X12_Y11_N24
\ALU|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~2_combout\ = ( \CONTROL|Mux17~1_combout\ & ( \ALU|Add1~1_sumout\ & ( (!\CONTROL|Mux19~1_combout\ & (!\REGFILE|Mux31~8_combout\ & !\inputALU[0]~0_combout\)) ) ) ) # ( !\CONTROL|Mux17~1_combout\ & ( \ALU|Add1~1_sumout\ & ( 
-- \CONTROL|Mux19~1_combout\ ) ) ) # ( \CONTROL|Mux17~1_combout\ & ( !\ALU|Add1~1_sumout\ & ( (!\CONTROL|Mux19~1_combout\ & (!\REGFILE|Mux31~8_combout\ & !\inputALU[0]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000000000110011001100111100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux19~1_combout\,
	datac => \REGFILE|ALT_INV_Mux31~8_combout\,
	datad => \ALT_INV_inputALU[0]~0_combout\,
	datae => \CONTROL|ALT_INV_Mux17~1_combout\,
	dataf => \ALU|ALT_INV_Add1~1_sumout\,
	combout => \ALU|Mux31~2_combout\);

-- Location: LABCELL_X26_Y7_N36
\ALU|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~3_combout\ = ( \inputALU[0]~0_combout\ & ( \REGFILE|Mux31~8_combout\ & ( (!\CONTROL|Mux17~1_combout\ & !\CONTROL|Mux19~1_combout\) ) ) ) # ( !\inputALU[0]~0_combout\ & ( \REGFILE|Mux31~8_combout\ & ( (!\CONTROL|Mux17~1_combout\ & 
-- !\CONTROL|Mux19~1_combout\) ) ) ) # ( \inputALU[0]~0_combout\ & ( !\REGFILE|Mux31~8_combout\ & ( (!\CONTROL|Mux17~1_combout\ & !\CONTROL|Mux19~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \CONTROL|ALT_INV_Mux19~1_combout\,
	datae => \ALT_INV_inputALU[0]~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~8_combout\,
	combout => \ALU|Mux31~3_combout\);

-- Location: LABCELL_X25_Y5_N57
\ALU|ShiftRight0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~1_combout\ = ( \rtl~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftRight0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALT_INV_rtl~5_combout\,
	combout => \ALU|ShiftRight0~1_combout\);

-- Location: MLABCELL_X18_Y7_N36
\ALU|ShiftRight0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~2_combout\ = ( \inputALU[1]~1_combout\ & ( \inputALU[3]~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[0]~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[2]~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[1]~1_combout\ & ( \inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[0]~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( \inputALU[1]~1_combout\ & ( !\inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[0]~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( 
-- !\inputALU[1]~1_combout\ & ( !\inputALU[3]~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[0]~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[0]~0_combout\,
	datad => \ALT_INV_inputALU[2]~2_combout\,
	datae => \ALT_INV_inputALU[1]~1_combout\,
	dataf => \ALT_INV_inputALU[3]~3_combout\,
	combout => \ALU|ShiftRight0~2_combout\);

-- Location: LABCELL_X25_Y5_N27
\ALU|ShiftRight0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~3_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( \rtl~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\ALU|ShiftRight0~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\rtl~7_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( 
-- !\rtl~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~7_combout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000000000000000000011001010111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftRight0~2_combout\,
	datad => \ALT_INV_rtl~7_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALT_INV_rtl~6_combout\,
	combout => \ALU|ShiftRight0~3_combout\);

-- Location: LABCELL_X26_Y5_N54
\ALU|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~4_combout\ = ( \ALU|ShiftRight0~3_combout\ & ( \rtl~4_combout\ & ( (!\ALU|Mux31~3_combout\ & !\CONTROL|Mux17~1_combout\) ) ) ) # ( !\ALU|ShiftRight0~3_combout\ & ( \rtl~4_combout\ & ( (!\ALU|Mux31~3_combout\ & ((!\CONTROL|Mux17~1_combout\) # 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\ALU|ShiftRight0~1_combout\)))) ) ) ) # ( \ALU|ShiftRight0~3_combout\ & ( !\rtl~4_combout\ & ( (!\ALU|Mux31~3_combout\ & !\CONTROL|Mux17~1_combout\) ) ) ) # ( !\ALU|ShiftRight0~3_combout\ & ( 
-- !\rtl~4_combout\ & ( (!\ALU|Mux31~3_combout\ & ((!\CONTROL|Mux17~1_combout\) # (!\ALU|ShiftRight0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101000001010000010101000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux31~3_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~1_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~3_combout\,
	dataf => \ALT_INV_rtl~4_combout\,
	combout => \ALU|Mux31~4_combout\);

-- Location: MLABCELL_X13_Y10_N30
\ALU|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~0_combout\ = ( \ALU|Add0~1_sumout\ & ( \CONTROL|Mux19~1_combout\ ) ) # ( \ALU|Add0~1_sumout\ & ( !\CONTROL|Mux19~1_combout\ & ( (\inputALU[0]~0_combout\ & \REGFILE|Mux31~8_combout\) ) ) ) # ( !\ALU|Add0~1_sumout\ & ( !\CONTROL|Mux19~1_combout\ 
-- & ( (\inputALU[0]~0_combout\ & \REGFILE|Mux31~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[0]~0_combout\,
	datad => \REGFILE|ALT_INV_Mux31~8_combout\,
	datae => \ALU|ALT_INV_Add0~1_sumout\,
	dataf => \CONTROL|ALT_INV_Mux19~1_combout\,
	combout => \ALU|Mux31~0_combout\);

-- Location: LABCELL_X14_Y6_N18
\ALU|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~1_combout\ = ( \ALU|ShiftLeft0~1_combout\ & ( \ALU|Mux31~0_combout\ & ( (!\CONTROL|Mux17~1_combout\) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\ALU|ShiftLeft0~1_combout\ & ( \ALU|Mux31~0_combout\ & ( 
-- !\CONTROL|Mux17~1_combout\ ) ) ) # ( \ALU|ShiftLeft0~1_combout\ & ( !\ALU|Mux31~0_combout\ & ( (\CONTROL|Mux17~1_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux17~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datae => \ALU|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \ALU|ALT_INV_Mux31~0_combout\,
	combout => \ALU|Mux31~1_combout\);

-- Location: MLABCELL_X28_Y7_N48
\ALU|LessThan0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~38_combout\ = ( \inputALU[29]~29_combout\ & ( \inputALU[31]~31_combout\ & ( (!\REGFILE|Mux0~10_combout\) # ((!\REGFILE|Mux2~11_combout\ & ((!\REGFILE|Mux1~10_combout\) # (\inputALU[30]~30_combout\))) # (\REGFILE|Mux2~11_combout\ & 
-- (!\REGFILE|Mux1~10_combout\ & \inputALU[30]~30_combout\))) ) ) ) # ( !\inputALU[29]~29_combout\ & ( \inputALU[31]~31_combout\ & ( (!\REGFILE|Mux0~10_combout\) # ((!\REGFILE|Mux1~10_combout\ & \inputALU[30]~30_combout\)) ) ) ) # ( \inputALU[29]~29_combout\ 
-- & ( !\inputALU[31]~31_combout\ & ( (!\REGFILE|Mux0~10_combout\ & ((!\REGFILE|Mux2~11_combout\ & ((!\REGFILE|Mux1~10_combout\) # (\inputALU[30]~30_combout\))) # (\REGFILE|Mux2~11_combout\ & (!\REGFILE|Mux1~10_combout\ & \inputALU[30]~30_combout\)))) ) ) ) 
-- # ( !\inputALU[29]~29_combout\ & ( !\inputALU[31]~31_combout\ & ( (!\REGFILE|Mux0~10_combout\ & (!\REGFILE|Mux1~10_combout\ & \inputALU[30]~30_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000100000001100100011001100111111001110110011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux2~11_combout\,
	datab => \REGFILE|ALT_INV_Mux0~10_combout\,
	datac => \REGFILE|ALT_INV_Mux1~10_combout\,
	datad => \ALT_INV_inputALU[30]~30_combout\,
	datae => \ALT_INV_inputALU[29]~29_combout\,
	dataf => \ALT_INV_inputALU[31]~31_combout\,
	combout => \ALU|LessThan0~38_combout\);

-- Location: MLABCELL_X28_Y7_N21
\ALU|LessThan0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~37_combout\ = ( \inputALU[29]~29_combout\ & ( \inputALU[31]~31_combout\ & ( (\REGFILE|Mux2~11_combout\ & (\REGFILE|Mux0~10_combout\ & (!\inputALU[30]~30_combout\ $ (\REGFILE|Mux1~10_combout\)))) ) ) ) # ( !\inputALU[29]~29_combout\ & ( 
-- \inputALU[31]~31_combout\ & ( (!\REGFILE|Mux2~11_combout\ & (\REGFILE|Mux0~10_combout\ & (!\inputALU[30]~30_combout\ $ (\REGFILE|Mux1~10_combout\)))) ) ) ) # ( \inputALU[29]~29_combout\ & ( !\inputALU[31]~31_combout\ & ( (\REGFILE|Mux2~11_combout\ & 
-- (!\REGFILE|Mux0~10_combout\ & (!\inputALU[30]~30_combout\ $ (\REGFILE|Mux1~10_combout\)))) ) ) ) # ( !\inputALU[29]~29_combout\ & ( !\inputALU[31]~31_combout\ & ( (!\REGFILE|Mux2~11_combout\ & (!\REGFILE|Mux0~10_combout\ & (!\inputALU[30]~30_combout\ $ 
-- (\REGFILE|Mux1~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux2~11_combout\,
	datab => \ALT_INV_inputALU[30]~30_combout\,
	datac => \REGFILE|ALT_INV_Mux0~10_combout\,
	datad => \REGFILE|ALT_INV_Mux1~10_combout\,
	datae => \ALT_INV_inputALU[29]~29_combout\,
	dataf => \ALT_INV_inputALU[31]~31_combout\,
	combout => \ALU|LessThan0~37_combout\);

-- Location: MLABCELL_X13_Y11_N36
\ALU|LessThan0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~34_combout\ = ( \REGFILE|Mux3~10_combout\ & ( \REGFILE|Mux4~10_combout\ & ( (\inputALU[28]~28_combout\ & (!\REGFILE|Mux5~10_combout\ & (\inputALU[26]~26_combout\ & \inputALU[27]~27_combout\))) ) ) ) # ( !\REGFILE|Mux3~10_combout\ & ( 
-- \REGFILE|Mux4~10_combout\ & ( ((!\REGFILE|Mux5~10_combout\ & (\inputALU[26]~26_combout\ & \inputALU[27]~27_combout\))) # (\inputALU[28]~28_combout\) ) ) ) # ( \REGFILE|Mux3~10_combout\ & ( !\REGFILE|Mux4~10_combout\ & ( (\inputALU[28]~28_combout\ & 
-- (((!\REGFILE|Mux5~10_combout\ & \inputALU[26]~26_combout\)) # (\inputALU[27]~27_combout\))) ) ) ) # ( !\REGFILE|Mux3~10_combout\ & ( !\REGFILE|Mux4~10_combout\ & ( (((!\REGFILE|Mux5~10_combout\ & \inputALU[26]~26_combout\)) # (\inputALU[27]~27_combout\)) 
-- # (\inputALU[28]~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110111111111000001000101010101010101010111010000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[28]~28_combout\,
	datab => \REGFILE|ALT_INV_Mux5~10_combout\,
	datac => \ALT_INV_inputALU[26]~26_combout\,
	datad => \ALT_INV_inputALU[27]~27_combout\,
	datae => \REGFILE|ALT_INV_Mux3~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~10_combout\,
	combout => \ALU|LessThan0~34_combout\);

-- Location: LABCELL_X14_Y11_N33
\ALU|LessThan0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~28_combout\ = ( \REGFILE|Mux5~10_combout\ & ( \REGFILE|Mux3~10_combout\ & ( (\inputALU[28]~28_combout\ & (\inputALU[26]~26_combout\ & (!\inputALU[27]~27_combout\ $ (\REGFILE|Mux4~10_combout\)))) ) ) ) # ( !\REGFILE|Mux5~10_combout\ & ( 
-- \REGFILE|Mux3~10_combout\ & ( (\inputALU[28]~28_combout\ & (!\inputALU[26]~26_combout\ & (!\inputALU[27]~27_combout\ $ (\REGFILE|Mux4~10_combout\)))) ) ) ) # ( \REGFILE|Mux5~10_combout\ & ( !\REGFILE|Mux3~10_combout\ & ( (!\inputALU[28]~28_combout\ & 
-- (\inputALU[26]~26_combout\ & (!\inputALU[27]~27_combout\ $ (\REGFILE|Mux4~10_combout\)))) ) ) ) # ( !\REGFILE|Mux5~10_combout\ & ( !\REGFILE|Mux3~10_combout\ & ( (!\inputALU[28]~28_combout\ & (!\inputALU[26]~26_combout\ & (!\inputALU[27]~27_combout\ $ 
-- (\REGFILE|Mux4~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[28]~28_combout\,
	datab => \ALT_INV_inputALU[26]~26_combout\,
	datac => \ALT_INV_inputALU[27]~27_combout\,
	datad => \REGFILE|ALT_INV_Mux4~10_combout\,
	datae => \REGFILE|ALT_INV_Mux5~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux3~10_combout\,
	combout => \ALU|LessThan0~28_combout\);

-- Location: LABCELL_X14_Y7_N36
\ALU|LessThan0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~35_combout\ = ( \REGFILE|Mux7~10_combout\ & ( \ALU|LessThan0~28_combout\ & ( (!\ALU|LessThan0~34_combout\ & ((!\inputALU[25]~25_combout\) # (\REGFILE|Mux6~10_combout\))) ) ) ) # ( !\REGFILE|Mux7~10_combout\ & ( \ALU|LessThan0~28_combout\ & 
-- ( (!\ALU|LessThan0~34_combout\ & ((!\inputALU[25]~25_combout\ & ((!\inputALU[24]~24_combout\) # (\REGFILE|Mux6~10_combout\))) # (\inputALU[25]~25_combout\ & (!\inputALU[24]~24_combout\ & \REGFILE|Mux6~10_combout\)))) ) ) ) # ( \REGFILE|Mux7~10_combout\ & 
-- ( !\ALU|LessThan0~28_combout\ & ( !\ALU|LessThan0~34_combout\ ) ) ) # ( !\REGFILE|Mux7~10_combout\ & ( !\ALU|LessThan0~28_combout\ & ( !\ALU|LessThan0~34_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010000000111000001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[25]~25_combout\,
	datab => \ALT_INV_inputALU[24]~24_combout\,
	datac => \ALU|ALT_INV_LessThan0~34_combout\,
	datad => \REGFILE|ALT_INV_Mux6~10_combout\,
	datae => \REGFILE|ALT_INV_Mux7~10_combout\,
	dataf => \ALU|ALT_INV_LessThan0~28_combout\,
	combout => \ALU|LessThan0~35_combout\);

-- Location: MLABCELL_X23_Y10_N45
\ALU|LessThan0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~29_combout\ = ( !\inputALU[25]~25_combout\ & ( \REGFILE|Mux6~10_combout\ ) ) # ( \inputALU[25]~25_combout\ & ( !\REGFILE|Mux6~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_inputALU[25]~25_combout\,
	dataf => \REGFILE|ALT_INV_Mux6~10_combout\,
	combout => \ALU|LessThan0~29_combout\);

-- Location: LABCELL_X14_Y11_N6
\ALU|LessThan0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~33_combout\ = ( !\ALU|LessThan0~29_combout\ & ( \ALU|LessThan0~28_combout\ & ( !\REGFILE|Mux7~10_combout\ $ (\inputALU[24]~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux7~10_combout\,
	datad => \ALT_INV_inputALU[24]~24_combout\,
	datae => \ALU|ALT_INV_LessThan0~29_combout\,
	dataf => \ALU|ALT_INV_LessThan0~28_combout\,
	combout => \ALU|LessThan0~33_combout\);

-- Location: LABCELL_X14_Y7_N6
\ALU|LessThan0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~36_combout\ = ( \ALU|LessThan0~35_combout\ & ( \ALU|LessThan0~33_combout\ & ( (!\inputALU[23]~23_combout\ & (((!\inputALU[22]~22_combout\) # (\REGFILE|Mux9~10_combout\)) # (\REGFILE|Mux8~10_combout\))) # (\inputALU[23]~23_combout\ & 
-- (\REGFILE|Mux8~10_combout\ & ((!\inputALU[22]~22_combout\) # (\REGFILE|Mux9~10_combout\)))) ) ) ) # ( \ALU|LessThan0~35_combout\ & ( !\ALU|LessThan0~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[23]~23_combout\,
	datab => \REGFILE|ALT_INV_Mux8~10_combout\,
	datac => \ALT_INV_inputALU[22]~22_combout\,
	datad => \REGFILE|ALT_INV_Mux9~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~35_combout\,
	dataf => \ALU|ALT_INV_LessThan0~33_combout\,
	combout => \ALU|LessThan0~36_combout\);

-- Location: LABCELL_X14_Y11_N39
\ALU|LessThan0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~31_combout\ = ( \inputALU[22]~22_combout\ & ( !\REGFILE|Mux9~10_combout\ ) ) # ( !\inputALU[22]~22_combout\ & ( \REGFILE|Mux9~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux9~10_combout\,
	dataf => \ALT_INV_inputALU[22]~22_combout\,
	combout => \ALU|LessThan0~31_combout\);

-- Location: LABCELL_X14_Y11_N12
\ALU|LessThan0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~30_combout\ = ( \REGFILE|Mux8~10_combout\ & ( !\inputALU[23]~23_combout\ ) ) # ( !\REGFILE|Mux8~10_combout\ & ( \inputALU[23]~23_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[23]~23_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~10_combout\,
	combout => \ALU|LessThan0~30_combout\);

-- Location: LABCELL_X14_Y11_N57
\ALU|LessThan0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~32_combout\ = ( !\ALU|LessThan0~29_combout\ & ( !\ALU|LessThan0~30_combout\ & ( (\ALU|LessThan0~28_combout\ & (!\ALU|LessThan0~31_combout\ & (!\inputALU[24]~24_combout\ $ (\REGFILE|Mux7~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~28_combout\,
	datab => \ALT_INV_inputALU[24]~24_combout\,
	datac => \ALU|ALT_INV_LessThan0~31_combout\,
	datad => \REGFILE|ALT_INV_Mux7~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~29_combout\,
	dataf => \ALU|ALT_INV_LessThan0~30_combout\,
	combout => \ALU|LessThan0~32_combout\);

-- Location: LABCELL_X19_Y5_N18
\ALU|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~18_combout\ = ( \REGFILE|Mux10~10_combout\ & ( \REGFILE|Mux12~10_combout\ & ( (\inputALU[21]~21_combout\ & (\inputALU[19]~19_combout\ & (!\inputALU[20]~20_combout\ $ (\REGFILE|Mux11~10_combout\)))) ) ) ) # ( !\REGFILE|Mux10~10_combout\ & ( 
-- \REGFILE|Mux12~10_combout\ & ( (!\inputALU[21]~21_combout\ & (\inputALU[19]~19_combout\ & (!\inputALU[20]~20_combout\ $ (\REGFILE|Mux11~10_combout\)))) ) ) ) # ( \REGFILE|Mux10~10_combout\ & ( !\REGFILE|Mux12~10_combout\ & ( (\inputALU[21]~21_combout\ & 
-- (!\inputALU[19]~19_combout\ & (!\inputALU[20]~20_combout\ $ (\REGFILE|Mux11~10_combout\)))) ) ) ) # ( !\REGFILE|Mux10~10_combout\ & ( !\REGFILE|Mux12~10_combout\ & ( (!\inputALU[21]~21_combout\ & (!\inputALU[19]~19_combout\ & (!\inputALU[20]~20_combout\ $ 
-- (\REGFILE|Mux11~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000010010000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[20]~20_combout\,
	datab => \REGFILE|ALT_INV_Mux11~10_combout\,
	datac => \ALT_INV_inputALU[21]~21_combout\,
	datad => \ALT_INV_inputALU[19]~19_combout\,
	datae => \REGFILE|ALT_INV_Mux10~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux12~10_combout\,
	combout => \ALU|LessThan0~18_combout\);

-- Location: LABCELL_X19_Y5_N30
\ALU|LessThan0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~25_combout\ = ( \inputALU[20]~20_combout\ & ( \REGFILE|Mux12~10_combout\ & ( (!\REGFILE|Mux10~10_combout\ & ((!\REGFILE|Mux11~10_combout\) # (\inputALU[21]~21_combout\))) # (\REGFILE|Mux10~10_combout\ & (!\REGFILE|Mux11~10_combout\ & 
-- \inputALU[21]~21_combout\)) ) ) ) # ( !\inputALU[20]~20_combout\ & ( \REGFILE|Mux12~10_combout\ & ( (!\REGFILE|Mux10~10_combout\ & \inputALU[21]~21_combout\) ) ) ) # ( \inputALU[20]~20_combout\ & ( !\REGFILE|Mux12~10_combout\ & ( 
-- (!\REGFILE|Mux10~10_combout\ & ((!\REGFILE|Mux11~10_combout\) # ((\inputALU[19]~19_combout\) # (\inputALU[21]~21_combout\)))) # (\REGFILE|Mux10~10_combout\ & (\inputALU[21]~21_combout\ & ((!\REGFILE|Mux11~10_combout\) # (\inputALU[19]~19_combout\)))) ) ) 
-- ) # ( !\inputALU[20]~20_combout\ & ( !\REGFILE|Mux12~10_combout\ & ( (!\REGFILE|Mux10~10_combout\ & (((!\REGFILE|Mux11~10_combout\ & \inputALU[19]~19_combout\)) # (\inputALU[21]~21_combout\))) # (\REGFILE|Mux10~10_combout\ & (!\REGFILE|Mux11~10_combout\ & 
-- (\inputALU[21]~21_combout\ & \inputALU[19]~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010001110100011101010111100001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux10~10_combout\,
	datab => \REGFILE|ALT_INV_Mux11~10_combout\,
	datac => \ALT_INV_inputALU[21]~21_combout\,
	datad => \ALT_INV_inputALU[19]~19_combout\,
	datae => \ALT_INV_inputALU[20]~20_combout\,
	dataf => \REGFILE|ALT_INV_Mux12~10_combout\,
	combout => \ALU|LessThan0~25_combout\);

-- Location: LABCELL_X14_Y7_N0
\ALU|LessThan0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~26_combout\ = ( \ALU|LessThan0~18_combout\ & ( !\ALU|LessThan0~25_combout\ & ( (!\inputALU[18]~18_combout\ & ((!\inputALU[17]~17_combout\) # ((\REGFILE|Mux14~10_combout\) # (\REGFILE|Mux13~10_combout\)))) # (\inputALU[18]~18_combout\ & 
-- (\REGFILE|Mux13~10_combout\ & ((!\inputALU[17]~17_combout\) # (\REGFILE|Mux14~10_combout\)))) ) ) ) # ( !\ALU|LessThan0~18_combout\ & ( !\ALU|LessThan0~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111100011101010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[18]~18_combout\,
	datab => \ALT_INV_inputALU[17]~17_combout\,
	datac => \REGFILE|ALT_INV_Mux13~10_combout\,
	datad => \REGFILE|ALT_INV_Mux14~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~18_combout\,
	dataf => \ALU|ALT_INV_LessThan0~25_combout\,
	combout => \ALU|LessThan0~26_combout\);

-- Location: LABCELL_X10_Y9_N6
\ALU|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~20_combout\ = ( !\REGFILE|Mux14~10_combout\ & ( \inputALU[17]~17_combout\ ) ) # ( \REGFILE|Mux14~10_combout\ & ( !\inputALU[17]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REGFILE|ALT_INV_Mux14~10_combout\,
	dataf => \ALT_INV_inputALU[17]~17_combout\,
	combout => \ALU|LessThan0~20_combout\);

-- Location: LABCELL_X14_Y7_N12
\ALU|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~19_combout\ = ( \REGFILE|Mux13~10_combout\ & ( !\inputALU[18]~18_combout\ ) ) # ( !\REGFILE|Mux13~10_combout\ & ( \inputALU[18]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[18]~18_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~10_combout\,
	combout => \ALU|LessThan0~19_combout\);

-- Location: LABCELL_X14_Y7_N15
\ALU|LessThan0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~24_combout\ = ( !\ALU|LessThan0~19_combout\ & ( (!\ALU|LessThan0~20_combout\ & \ALU|LessThan0~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~20_combout\,
	datad => \ALU|ALT_INV_LessThan0~18_combout\,
	dataf => \ALU|ALT_INV_LessThan0~19_combout\,
	combout => \ALU|LessThan0~24_combout\);

-- Location: LABCELL_X14_Y7_N54
\ALU|LessThan0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~27_combout\ = ( \ALU|LessThan0~26_combout\ & ( \ALU|LessThan0~24_combout\ & ( (!\inputALU[16]~16_combout\ & (((!\inputALU[15]~15_combout\) # (\REGFILE|Mux16~10_combout\)) # (\REGFILE|Mux15~10_combout\))) # (\inputALU[16]~16_combout\ & 
-- (\REGFILE|Mux15~10_combout\ & ((!\inputALU[15]~15_combout\) # (\REGFILE|Mux16~10_combout\)))) ) ) ) # ( \ALU|LessThan0~26_combout\ & ( !\ALU|LessThan0~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011001010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[16]~16_combout\,
	datab => \REGFILE|ALT_INV_Mux15~10_combout\,
	datac => \ALT_INV_inputALU[15]~15_combout\,
	datad => \REGFILE|ALT_INV_Mux16~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~26_combout\,
	dataf => \ALU|ALT_INV_LessThan0~24_combout\,
	combout => \ALU|LessThan0~27_combout\);

-- Location: LABCELL_X10_Y7_N36
\ALU|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~14_combout\ = ( \inputALU[12]~12_combout\ & ( \REGFILE|Mux19~10_combout\ & ( (!\inputALU[14]~14_combout\ & (!\REGFILE|Mux18~10_combout\ & (\inputALU[13]~13_combout\ & !\REGFILE|Mux17~10_combout\))) # (\inputALU[14]~14_combout\ & 
-- ((!\REGFILE|Mux17~10_combout\) # ((!\REGFILE|Mux18~10_combout\ & \inputALU[13]~13_combout\)))) ) ) ) # ( !\inputALU[12]~12_combout\ & ( \REGFILE|Mux19~10_combout\ & ( (!\inputALU[14]~14_combout\ & (!\REGFILE|Mux18~10_combout\ & (\inputALU[13]~13_combout\ 
-- & !\REGFILE|Mux17~10_combout\))) # (\inputALU[14]~14_combout\ & ((!\REGFILE|Mux17~10_combout\) # ((!\REGFILE|Mux18~10_combout\ & \inputALU[13]~13_combout\)))) ) ) ) # ( \inputALU[12]~12_combout\ & ( !\REGFILE|Mux19~10_combout\ & ( 
-- (!\inputALU[14]~14_combout\ & (!\REGFILE|Mux17~10_combout\ & ((!\REGFILE|Mux18~10_combout\) # (\inputALU[13]~13_combout\)))) # (\inputALU[14]~14_combout\ & ((!\REGFILE|Mux18~10_combout\) # ((!\REGFILE|Mux17~10_combout\) # (\inputALU[13]~13_combout\)))) ) 
-- ) ) # ( !\inputALU[12]~12_combout\ & ( !\REGFILE|Mux19~10_combout\ & ( (!\inputALU[14]~14_combout\ & (!\REGFILE|Mux18~10_combout\ & (\inputALU[13]~13_combout\ & !\REGFILE|Mux17~10_combout\))) # (\inputALU[14]~14_combout\ & ((!\REGFILE|Mux17~10_combout\) # 
-- ((!\REGFILE|Mux18~10_combout\ & \inputALU[13]~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100000010101111110010001100111011000000100011101100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux18~10_combout\,
	datab => \ALT_INV_inputALU[14]~14_combout\,
	datac => \ALT_INV_inputALU[13]~13_combout\,
	datad => \REGFILE|ALT_INV_Mux17~10_combout\,
	datae => \ALT_INV_inputALU[12]~12_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~10_combout\,
	combout => \ALU|LessThan0~14_combout\);

-- Location: LABCELL_X10_Y7_N30
\ALU|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~9_combout\ = ( \inputALU[12]~12_combout\ & ( \REGFILE|Mux19~10_combout\ & ( (!\REGFILE|Mux18~10_combout\ & (!\inputALU[13]~13_combout\ & (!\inputALU[14]~14_combout\ $ (\REGFILE|Mux17~10_combout\)))) # (\REGFILE|Mux18~10_combout\ & 
-- (\inputALU[13]~13_combout\ & (!\inputALU[14]~14_combout\ $ (\REGFILE|Mux17~10_combout\)))) ) ) ) # ( !\inputALU[12]~12_combout\ & ( !\REGFILE|Mux19~10_combout\ & ( (!\REGFILE|Mux18~10_combout\ & (!\inputALU[13]~13_combout\ & (!\inputALU[14]~14_combout\ $ 
-- (\REGFILE|Mux17~10_combout\)))) # (\REGFILE|Mux18~10_combout\ & (\inputALU[13]~13_combout\ & (!\inputALU[14]~14_combout\ $ (\REGFILE|Mux17~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000001000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux18~10_combout\,
	datab => \ALT_INV_inputALU[14]~14_combout\,
	datac => \ALT_INV_inputALU[13]~13_combout\,
	datad => \REGFILE|ALT_INV_Mux17~10_combout\,
	datae => \ALT_INV_inputALU[12]~12_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~10_combout\,
	combout => \ALU|LessThan0~9_combout\);

-- Location: LABCELL_X10_Y7_N42
\ALU|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~15_combout\ = ( !\ALU|LessThan0~14_combout\ & ( \ALU|LessThan0~9_combout\ & ( (!\inputALU[11]~11_combout\ & (((!\inputALU[10]~10_combout\) # (\REGFILE|Mux20~10_combout\)) # (\REGFILE|Mux21~10_combout\))) # (\inputALU[11]~11_combout\ & 
-- (\REGFILE|Mux20~10_combout\ & ((!\inputALU[10]~10_combout\) # (\REGFILE|Mux21~10_combout\)))) ) ) ) # ( !\ALU|LessThan0~14_combout\ & ( !\ALU|LessThan0~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011010000111111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux21~10_combout\,
	datab => \ALT_INV_inputALU[10]~10_combout\,
	datac => \ALT_INV_inputALU[11]~11_combout\,
	datad => \REGFILE|ALT_INV_Mux20~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~14_combout\,
	dataf => \ALU|ALT_INV_LessThan0~9_combout\,
	combout => \ALU|LessThan0~15_combout\);

-- Location: LABCELL_X10_Y7_N21
\ALU|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~11_combout\ = ( \inputALU[10]~10_combout\ & ( !\REGFILE|Mux21~10_combout\ ) ) # ( !\inputALU[10]~10_combout\ & ( \REGFILE|Mux21~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux21~10_combout\,
	dataf => \ALT_INV_inputALU[10]~10_combout\,
	combout => \ALU|LessThan0~11_combout\);

-- Location: LABCELL_X10_Y7_N15
\ALU|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~10_combout\ = ( \REGFILE|Mux20~10_combout\ & ( !\inputALU[11]~11_combout\ ) ) # ( !\REGFILE|Mux20~10_combout\ & ( \inputALU[11]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[11]~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~10_combout\,
	combout => \ALU|LessThan0~10_combout\);

-- Location: LABCELL_X10_Y7_N3
\ALU|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~16_combout\ = ( \inputALU[8]~8_combout\ & ( !\REGFILE|Mux23~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux23~10_combout\,
	dataf => \ALT_INV_inputALU[8]~8_combout\,
	combout => \ALU|LessThan0~16_combout\);

-- Location: LABCELL_X10_Y7_N6
\ALU|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~17_combout\ = ( \ALU|LessThan0~16_combout\ & ( \ALU|LessThan0~9_combout\ & ( (!\ALU|LessThan0~11_combout\ & (!\ALU|LessThan0~10_combout\ & ((!\REGFILE|Mux22~10_combout\) # (\inputALU[9]~9_combout\)))) ) ) ) # ( !\ALU|LessThan0~16_combout\ & 
-- ( \ALU|LessThan0~9_combout\ & ( (!\ALU|LessThan0~11_combout\ & (!\ALU|LessThan0~10_combout\ & (!\REGFILE|Mux22~10_combout\ & \inputALU[9]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~11_combout\,
	datab => \ALU|ALT_INV_LessThan0~10_combout\,
	datac => \REGFILE|ALT_INV_Mux22~10_combout\,
	datad => \ALT_INV_inputALU[9]~9_combout\,
	datae => \ALU|ALT_INV_LessThan0~16_combout\,
	dataf => \ALU|ALT_INV_LessThan0~9_combout\,
	combout => \ALU|LessThan0~17_combout\);

-- Location: LABCELL_X10_Y6_N21
\ALU|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~12_combout\ = ( !\inputALU[8]~8_combout\ & ( \REGFILE|Mux23~10_combout\ ) ) # ( \inputALU[8]~8_combout\ & ( !\REGFILE|Mux23~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_inputALU[8]~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux23~10_combout\,
	combout => \ALU|LessThan0~12_combout\);

-- Location: LABCELL_X10_Y7_N24
\ALU|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~13_combout\ = ( !\ALU|LessThan0~12_combout\ & ( \ALU|LessThan0~9_combout\ & ( (!\ALU|LessThan0~11_combout\ & (!\ALU|LessThan0~10_combout\ & (!\REGFILE|Mux22~10_combout\ $ (\inputALU[9]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~11_combout\,
	datab => \ALU|ALT_INV_LessThan0~10_combout\,
	datac => \REGFILE|ALT_INV_Mux22~10_combout\,
	datad => \ALT_INV_inputALU[9]~9_combout\,
	datae => \ALU|ALT_INV_LessThan0~12_combout\,
	dataf => \ALU|ALT_INV_LessThan0~9_combout\,
	combout => \ALU|LessThan0~13_combout\);

-- Location: LABCELL_X19_Y7_N57
\ALU|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~5_combout\ = ( \REGFILE|Mux29~8_combout\ & ( (\inputALU[3]~3_combout\ & !\REGFILE|Mux28~8_combout\) ) ) # ( !\REGFILE|Mux29~8_combout\ & ( (!\inputALU[3]~3_combout\ & (!\REGFILE|Mux28~8_combout\ & \inputALU[2]~2_combout\)) # 
-- (\inputALU[3]~3_combout\ & ((!\REGFILE|Mux28~8_combout\) # (\inputALU[2]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110101001101010011010100110101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[3]~3_combout\,
	datab => \REGFILE|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_inputALU[2]~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~8_combout\,
	combout => \ALU|LessThan0~5_combout\);

-- Location: LABCELL_X19_Y7_N0
\ALU|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~4_combout\ = ( \REGFILE|Mux29~8_combout\ & ( (\inputALU[2]~2_combout\ & (!\REGFILE|Mux28~8_combout\ $ (\inputALU[3]~3_combout\))) ) ) # ( !\REGFILE|Mux29~8_combout\ & ( (!\inputALU[2]~2_combout\ & (!\REGFILE|Mux28~8_combout\ $ 
-- (\inputALU[3]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100000000110000110000000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux28~8_combout\,
	datac => \ALT_INV_inputALU[3]~3_combout\,
	datad => \ALT_INV_inputALU[2]~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~8_combout\,
	combout => \ALU|LessThan0~4_combout\);

-- Location: LABCELL_X17_Y10_N21
\ALU|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~3_combout\ = ( \inputALU[0]~0_combout\ & ( (!\inputALU[1]~1_combout\ & (!\REGFILE|Mux31~8_combout\ & !\REGFILE|Mux30~8_combout\)) # (\inputALU[1]~1_combout\ & ((!\REGFILE|Mux31~8_combout\) # (!\REGFILE|Mux30~8_combout\))) ) ) # ( 
-- !\inputALU[0]~0_combout\ & ( (\inputALU[1]~1_combout\ & !\REGFILE|Mux30~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101010100001111010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[1]~1_combout\,
	datac => \REGFILE|ALT_INV_Mux31~8_combout\,
	datad => \REGFILE|ALT_INV_Mux30~8_combout\,
	dataf => \ALT_INV_inputALU[0]~0_combout\,
	combout => \ALU|LessThan0~3_combout\);

-- Location: LABCELL_X14_Y6_N24
\ALU|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~2_combout\ = ( \REGFILE|Mux27~8_combout\ & ( !\inputALU[4]~4_combout\ ) ) # ( !\REGFILE|Mux27~8_combout\ & ( \inputALU[4]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[4]~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~8_combout\,
	combout => \ALU|LessThan0~2_combout\);

-- Location: LABCELL_X17_Y9_N12
\ALU|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~1_combout\ = ( \inputALU[5]~5_combout\ & ( !\REGFILE|Mux26~8_combout\ ) ) # ( !\inputALU[5]~5_combout\ & ( \REGFILE|Mux26~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux26~8_combout\,
	dataf => \ALT_INV_inputALU[5]~5_combout\,
	combout => \ALU|LessThan0~1_combout\);

-- Location: LABCELL_X17_Y9_N48
\ALU|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~0_combout\ = ( \inputALU[6]~6_combout\ & ( \inputALU[7]~7_combout\ & ( (\REGFILE|Mux25~8_combout\ & \REGFILE|Mux24~10_combout\) ) ) ) # ( !\inputALU[6]~6_combout\ & ( \inputALU[7]~7_combout\ & ( (!\REGFILE|Mux25~8_combout\ & 
-- \REGFILE|Mux24~10_combout\) ) ) ) # ( \inputALU[6]~6_combout\ & ( !\inputALU[7]~7_combout\ & ( (\REGFILE|Mux25~8_combout\ & !\REGFILE|Mux24~10_combout\) ) ) ) # ( !\inputALU[6]~6_combout\ & ( !\inputALU[7]~7_combout\ & ( (!\REGFILE|Mux25~8_combout\ & 
-- !\REGFILE|Mux24~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010100000101000000001010000010100000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux25~8_combout\,
	datac => \REGFILE|ALT_INV_Mux24~10_combout\,
	datae => \ALT_INV_inputALU[6]~6_combout\,
	dataf => \ALT_INV_inputALU[7]~7_combout\,
	combout => \ALU|LessThan0~0_combout\);

-- Location: LABCELL_X14_Y7_N30
\ALU|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~6_combout\ = ( !\ALU|LessThan0~1_combout\ & ( \ALU|LessThan0~0_combout\ & ( (!\ALU|LessThan0~2_combout\ & (((\ALU|LessThan0~4_combout\ & \ALU|LessThan0~3_combout\)) # (\ALU|LessThan0~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~5_combout\,
	datab => \ALU|ALT_INV_LessThan0~4_combout\,
	datac => \ALU|ALT_INV_LessThan0~3_combout\,
	datad => \ALU|ALT_INV_LessThan0~2_combout\,
	datae => \ALU|ALT_INV_LessThan0~1_combout\,
	dataf => \ALU|ALT_INV_LessThan0~0_combout\,
	combout => \ALU|LessThan0~6_combout\);

-- Location: LABCELL_X17_Y9_N15
\ALU|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~7_combout\ = ( \inputALU[7]~7_combout\ & ( (!\REGFILE|Mux24~10_combout\) # ((\inputALU[6]~6_combout\ & !\REGFILE|Mux25~8_combout\)) ) ) # ( !\inputALU[7]~7_combout\ & ( (!\REGFILE|Mux24~10_combout\ & (\inputALU[6]~6_combout\ & 
-- !\REGFILE|Mux25~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101111101010101010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux24~10_combout\,
	datac => \ALT_INV_inputALU[6]~6_combout\,
	datad => \REGFILE|ALT_INV_Mux25~8_combout\,
	dataf => \ALT_INV_inputALU[7]~7_combout\,
	combout => \ALU|LessThan0~7_combout\);

-- Location: LABCELL_X17_Y9_N42
\ALU|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~8_combout\ = ( \REGFILE|Mux27~8_combout\ & ( \ALU|LessThan0~0_combout\ & ( (!\ALU|LessThan0~7_combout\ & ((!\inputALU[5]~5_combout\) # (\REGFILE|Mux26~8_combout\))) ) ) ) # ( !\REGFILE|Mux27~8_combout\ & ( \ALU|LessThan0~0_combout\ & ( 
-- (!\ALU|LessThan0~7_combout\ & ((!\inputALU[4]~4_combout\ & ((!\inputALU[5]~5_combout\) # (\REGFILE|Mux26~8_combout\))) # (\inputALU[4]~4_combout\ & (\REGFILE|Mux26~8_combout\ & !\inputALU[5]~5_combout\)))) ) ) ) # ( \REGFILE|Mux27~8_combout\ & ( 
-- !\ALU|LessThan0~0_combout\ & ( !\ALU|LessThan0~7_combout\ ) ) ) # ( !\REGFILE|Mux27~8_combout\ & ( !\ALU|LessThan0~0_combout\ & ( !\ALU|LessThan0~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010110010000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~4_combout\,
	datab => \REGFILE|ALT_INV_Mux26~8_combout\,
	datac => \ALT_INV_inputALU[5]~5_combout\,
	datad => \ALU|ALT_INV_LessThan0~7_combout\,
	datae => \REGFILE|ALT_INV_Mux27~8_combout\,
	dataf => \ALU|ALT_INV_LessThan0~0_combout\,
	combout => \ALU|LessThan0~8_combout\);

-- Location: LABCELL_X14_Y7_N42
\ALU|LessThan0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~21_combout\ = ( \inputALU[15]~15_combout\ & ( !\REGFILE|Mux16~10_combout\ ) ) # ( !\inputALU[15]~15_combout\ & ( \REGFILE|Mux16~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux16~10_combout\,
	dataf => \ALT_INV_inputALU[15]~15_combout\,
	combout => \ALU|LessThan0~21_combout\);

-- Location: LABCELL_X14_Y7_N24
\ALU|LessThan0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~22_combout\ = ( \ALU|LessThan0~18_combout\ & ( !\ALU|LessThan0~19_combout\ & ( (!\ALU|LessThan0~21_combout\ & (!\ALU|LessThan0~20_combout\ & (!\inputALU[16]~16_combout\ $ (\REGFILE|Mux15~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[16]~16_combout\,
	datab => \ALU|ALT_INV_LessThan0~21_combout\,
	datac => \ALU|ALT_INV_LessThan0~20_combout\,
	datad => \REGFILE|ALT_INV_Mux15~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~18_combout\,
	dataf => \ALU|ALT_INV_LessThan0~19_combout\,
	combout => \ALU|LessThan0~22_combout\);

-- Location: LABCELL_X14_Y7_N18
\ALU|LessThan0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~23_combout\ = ( \ALU|LessThan0~8_combout\ & ( \ALU|LessThan0~22_combout\ & ( (!\ALU|LessThan0~15_combout\) # (((\ALU|LessThan0~13_combout\ & \ALU|LessThan0~6_combout\)) # (\ALU|LessThan0~17_combout\)) ) ) ) # ( !\ALU|LessThan0~8_combout\ & 
-- ( \ALU|LessThan0~22_combout\ & ( (!\ALU|LessThan0~15_combout\) # ((\ALU|LessThan0~13_combout\) # (\ALU|LessThan0~17_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111111101111111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~15_combout\,
	datab => \ALU|ALT_INV_LessThan0~17_combout\,
	datac => \ALU|ALT_INV_LessThan0~13_combout\,
	datad => \ALU|ALT_INV_LessThan0~6_combout\,
	datae => \ALU|ALT_INV_LessThan0~8_combout\,
	dataf => \ALU|ALT_INV_LessThan0~22_combout\,
	combout => \ALU|LessThan0~23_combout\);

-- Location: LABCELL_X14_Y7_N51
\ALU|LessThan0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~39_combout\ = ( \ALU|LessThan0~27_combout\ & ( \ALU|LessThan0~23_combout\ & ( (!\ALU|LessThan0~38_combout\ & ((!\ALU|LessThan0~37_combout\) # ((\ALU|LessThan0~36_combout\ & !\ALU|LessThan0~32_combout\)))) ) ) ) # ( 
-- !\ALU|LessThan0~27_combout\ & ( \ALU|LessThan0~23_combout\ & ( (!\ALU|LessThan0~38_combout\ & ((!\ALU|LessThan0~37_combout\) # ((\ALU|LessThan0~36_combout\ & !\ALU|LessThan0~32_combout\)))) ) ) ) # ( \ALU|LessThan0~27_combout\ & ( 
-- !\ALU|LessThan0~23_combout\ & ( (!\ALU|LessThan0~38_combout\ & ((!\ALU|LessThan0~37_combout\) # (\ALU|LessThan0~36_combout\))) ) ) ) # ( !\ALU|LessThan0~27_combout\ & ( !\ALU|LessThan0~23_combout\ & ( (!\ALU|LessThan0~38_combout\ & 
-- ((!\ALU|LessThan0~37_combout\) # ((\ALU|LessThan0~36_combout\ & !\ALU|LessThan0~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001000100010101000101010001010100010001000101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~38_combout\,
	datab => \ALU|ALT_INV_LessThan0~37_combout\,
	datac => \ALU|ALT_INV_LessThan0~36_combout\,
	datad => \ALU|ALT_INV_LessThan0~32_combout\,
	datae => \ALU|ALT_INV_LessThan0~27_combout\,
	dataf => \ALU|ALT_INV_LessThan0~23_combout\,
	combout => \ALU|LessThan0~39_combout\);

-- Location: LABCELL_X14_Y7_N45
\ALU|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~5_combout\ = ( !\ALU|LessThan0~39_combout\ & ( (\CONTROL|Mux19~1_combout\ & !\CONTROL|Mux17~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux19~1_combout\,
	datad => \CONTROL|ALT_INV_Mux17~1_combout\,
	dataf => \ALU|ALT_INV_LessThan0~39_combout\,
	combout => \ALU|Mux31~5_combout\);

-- Location: LABCELL_X17_Y7_N48
\ALU|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~6_combout\ = ( \ALU|Mux31~1_combout\ & ( \ALU|Mux31~5_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux20~2_combout\) # ((!\ALU|Mux31~4_combout\)))) # (\CONTROL|Mux18~2_combout\ & (((\ALU|Mux31~2_combout\)) # 
-- (\CONTROL|Mux20~2_combout\))) ) ) ) # ( !\ALU|Mux31~1_combout\ & ( \ALU|Mux31~5_combout\ & ( (!\CONTROL|Mux18~2_combout\ & (\CONTROL|Mux20~2_combout\ & ((!\ALU|Mux31~4_combout\)))) # (\CONTROL|Mux18~2_combout\ & (((\ALU|Mux31~2_combout\)) # 
-- (\CONTROL|Mux20~2_combout\))) ) ) ) # ( \ALU|Mux31~1_combout\ & ( !\ALU|Mux31~5_combout\ & ( (!\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux20~2_combout\) # ((!\ALU|Mux31~4_combout\)))) # (\CONTROL|Mux18~2_combout\ & (!\CONTROL|Mux20~2_combout\ & 
-- (\ALU|Mux31~2_combout\))) ) ) ) # ( !\ALU|Mux31~1_combout\ & ( !\ALU|Mux31~5_combout\ & ( (!\CONTROL|Mux18~2_combout\ & (\CONTROL|Mux20~2_combout\ & ((!\ALU|Mux31~4_combout\)))) # (\CONTROL|Mux18~2_combout\ & (!\CONTROL|Mux20~2_combout\ & 
-- (\ALU|Mux31~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011000000100101011101000110000110111000101011011111110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux18~2_combout\,
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALU|ALT_INV_Mux31~2_combout\,
	datad => \ALU|ALT_INV_Mux31~4_combout\,
	datae => \ALU|ALT_INV_Mux31~1_combout\,
	dataf => \ALU|ALT_INV_Mux31~5_combout\,
	combout => \ALU|Mux31~6_combout\);

-- Location: LABCELL_X17_Y7_N18
\WDATA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[0]~0_combout\ = ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(0) & ( \ALU|Mux31~6_combout\ & ( (!\CONTROL|Mux9~0_combout\) # (\PC|PC\(0)) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(0) & ( \ALU|Mux31~6_combout\ & ( 
-- (!\CONTROL|Mux9~0_combout\ & (!\CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\ & ((\PC|PC\(0)))) ) ) ) # ( \DATAMEMM|altsyncram_component|auto_generated|q_a\(0) & ( !\ALU|Mux31~6_combout\ & ( (!\CONTROL|Mux9~0_combout\ & 
-- (\CONTROL|Mux16~0_combout\)) # (\CONTROL|Mux9~0_combout\ & ((\PC|PC\(0)))) ) ) ) # ( !\DATAMEMM|altsyncram_component|auto_generated|q_a\(0) & ( !\ALU|Mux31~6_combout\ & ( (\PC|PC\(0) & \CONTROL|Mux9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110000111111001100000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux16~0_combout\,
	datac => \PC|ALT_INV_PC\(0),
	datad => \CONTROL|ALT_INV_Mux9~0_combout\,
	datae => \DATAMEMM|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \ALU|ALT_INV_Mux31~6_combout\,
	combout => \WDATA[0]~0_combout\);

-- Location: LABCELL_X17_Y7_N12
\REGFILE|registers[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][0]~feeder_combout\ = ( \WDATA[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[0]~0_combout\,
	combout => \REGFILE|registers[3][0]~feeder_combout\);

-- Location: FF_X17_Y7_N14
\REGFILE|registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][0]~q\);

-- Location: FF_X18_Y7_N14
\REGFILE|registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][0]~q\);

-- Location: FF_X17_Y10_N26
\REGFILE|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][0]~q\);

-- Location: LABCELL_X17_Y13_N3
\REGFILE|registers[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][0]~feeder_combout\ = ( \WDATA[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_WDATA[0]~0_combout\,
	combout => \REGFILE|registers[0][0]~feeder_combout\);

-- Location: FF_X17_Y13_N5
\REGFILE|registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][0]~feeder_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][0]~q\);

-- Location: MLABCELL_X18_Y7_N15
\REGFILE|Mux63~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~8_combout\ = ( \REGFILE|registers[1][0]~q\ & ( \REGFILE|registers[0][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[2][0]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[3][0]~q\))) ) ) ) # ( !\REGFILE|registers[1][0]~q\ & ( \REGFILE|registers[0][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[2][0]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[3][0]~q\)))) ) ) ) # ( \REGFILE|registers[1][0]~q\ & ( !\REGFILE|registers[0][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[2][0]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[3][0]~q\)))) ) ) ) # ( !\REGFILE|registers[1][0]~q\ & ( !\REGFILE|registers[0][0]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[2][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[3][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][0]~q\,
	datab => \REGFILE|ALT_INV_registers[2][0]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[1][0]~q\,
	dataf => \REGFILE|ALT_INV_registers[0][0]~q\,
	combout => \REGFILE|Mux63~8_combout\);

-- Location: FF_X16_Y9_N26
\REGFILE|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][0]~q\);

-- Location: FF_X16_Y7_N44
\REGFILE|registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][0]~q\);

-- Location: FF_X16_Y9_N56
\REGFILE|registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][0]~q\);

-- Location: FF_X24_Y8_N41
\REGFILE|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][0]~q\);

-- Location: LABCELL_X16_Y7_N45
\REGFILE|Mux63~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[7][0]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[5][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][0]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[6][0]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[5][0]~q\ & ( (\REGFILE|registers[7][0]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[5][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][0]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[6][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][0]~q\,
	datab => \REGFILE|ALT_INV_registers[7][0]~q\,
	datac => \REGFILE|ALT_INV_registers[6][0]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[5][0]~q\,
	combout => \REGFILE|Mux63~7_combout\);

-- Location: FF_X21_Y5_N29
\REGFILE|registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][0]~q\);

-- Location: FF_X21_Y5_N22
\REGFILE|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][0]~q\);

-- Location: FF_X20_Y6_N14
\REGFILE|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][0]~q\);

-- Location: FF_X16_Y7_N14
\REGFILE|registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	asdata => \WDATA[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][0]~q\);

-- Location: LABCELL_X21_Y5_N24
\REGFILE|Mux63~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[15][0]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][0]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[13][0]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[14][0]~q\ & ( (\REGFILE|registers[15][0]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[14][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][0]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[13][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][0]~q\,
	datab => \REGFILE|ALT_INV_registers[12][0]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[13][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[14][0]~q\,
	combout => \REGFILE|Mux63~6_combout\);

-- Location: MLABCELL_X18_Y7_N24
\REGFILE|Mux63~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux63~9_combout\ = ( \REGFILE|Mux63~7_combout\ & ( \REGFILE|Mux63~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux63~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|Mux63~7_combout\ & ( \REGFILE|Mux63~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|Mux63~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \REGFILE|Mux63~7_combout\ & ( 
-- !\REGFILE|Mux63~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\REGFILE|Mux63~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( 
-- !\REGFILE|Mux63~7_combout\ & ( !\REGFILE|Mux63~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \REGFILE|Mux63~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000010000001100000000010000100100000101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \REGFILE|ALT_INV_Mux63~8_combout\,
	datae => \REGFILE|ALT_INV_Mux63~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux63~6_combout\,
	combout => \REGFILE|Mux63~9_combout\);

-- Location: MLABCELL_X18_Y7_N0
\inputALU[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~0_combout\ = ( \REGFILE|Mux63~5_combout\ & ( \REGFILE|Mux63~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( !\REGFILE|Mux63~5_combout\ & ( \REGFILE|Mux63~4_combout\ & ( 
-- (!\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux63~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(0))) ) ) ) # ( \REGFILE|Mux63~5_combout\ & ( 
-- !\REGFILE|Mux63~4_combout\ & ( (!\CONTROL|Mux7~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( !\REGFILE|Mux63~5_combout\ & ( !\REGFILE|Mux63~4_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux63~9_combout\))) # 
-- (\CONTROL|Mux7~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101111101011111010100110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \CONTROL|ALT_INV_Mux7~0_combout\,
	datad => \REGFILE|ALT_INV_Mux63~9_combout\,
	datae => \REGFILE|ALT_INV_Mux63~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux63~4_combout\,
	combout => \inputALU[0]~0_combout\);

-- Location: LABCELL_X12_Y6_N48
\ALU|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~2_combout\ = ( \REGFILE|Mux12~10_combout\ & ( \REGFILE|Mux13~10_combout\ & ( (\REGFILE|Mux31~8_combout\) # (\inputALU[0]~0_combout\) ) ) ) # ( !\REGFILE|Mux12~10_combout\ & ( \REGFILE|Mux13~10_combout\ & ( (\inputALU[19]~19_combout\ & 
-- ((\REGFILE|Mux31~8_combout\) # (\inputALU[0]~0_combout\))) ) ) ) # ( \REGFILE|Mux12~10_combout\ & ( !\REGFILE|Mux13~10_combout\ & ( (\inputALU[18]~18_combout\ & ((\REGFILE|Mux31~8_combout\) # (\inputALU[0]~0_combout\))) ) ) ) # ( 
-- !\REGFILE|Mux12~10_combout\ & ( !\REGFILE|Mux13~10_combout\ & ( (\inputALU[19]~19_combout\ & (\inputALU[18]~18_combout\ & ((\REGFILE|Mux31~8_combout\) # (\inputALU[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000111011100000111000001110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[0]~0_combout\,
	datab => \REGFILE|ALT_INV_Mux31~8_combout\,
	datac => \ALT_INV_inputALU[19]~19_combout\,
	datad => \ALT_INV_inputALU[18]~18_combout\,
	datae => \REGFILE|ALT_INV_Mux12~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~10_combout\,
	combout => \ALU|LessThan3~2_combout\);

-- Location: LABCELL_X12_Y9_N18
\ALU|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~3_combout\ = ( \REGFILE|Mux24~10_combout\ & ( \inputALU[7]~7_combout\ & ( (!\inputALU[16]~16_combout\ & (\REGFILE|Mux15~10_combout\ & ((\inputALU[17]~17_combout\) # (\REGFILE|Mux14~10_combout\)))) # (\inputALU[16]~16_combout\ & 
-- (((\inputALU[17]~17_combout\)) # (\REGFILE|Mux14~10_combout\))) ) ) ) # ( !\REGFILE|Mux24~10_combout\ & ( \inputALU[7]~7_combout\ & ( (!\inputALU[16]~16_combout\ & (\REGFILE|Mux15~10_combout\ & ((\inputALU[17]~17_combout\) # 
-- (\REGFILE|Mux14~10_combout\)))) # (\inputALU[16]~16_combout\ & (((\inputALU[17]~17_combout\)) # (\REGFILE|Mux14~10_combout\))) ) ) ) # ( \REGFILE|Mux24~10_combout\ & ( !\inputALU[7]~7_combout\ & ( (!\inputALU[16]~16_combout\ & (\REGFILE|Mux15~10_combout\ 
-- & ((\inputALU[17]~17_combout\) # (\REGFILE|Mux14~10_combout\)))) # (\inputALU[16]~16_combout\ & (((\inputALU[17]~17_combout\)) # (\REGFILE|Mux14~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100110101111100010011010111110001001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[16]~16_combout\,
	datab => \REGFILE|ALT_INV_Mux14~10_combout\,
	datac => \REGFILE|ALT_INV_Mux15~10_combout\,
	datad => \ALT_INV_inputALU[17]~17_combout\,
	datae => \REGFILE|ALT_INV_Mux24~10_combout\,
	dataf => \ALT_INV_inputALU[7]~7_combout\,
	combout => \ALU|LessThan3~3_combout\);

-- Location: MLABCELL_X28_Y7_N3
\ALU|LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~4_combout\ = ( \REGFILE|Mux0~10_combout\ & ( \inputALU[31]~31_combout\ & ( (!\REGFILE|Mux3~10_combout\ & !\inputALU[28]~28_combout\) ) ) ) # ( !\REGFILE|Mux0~10_combout\ & ( \inputALU[31]~31_combout\ & ( (!\REGFILE|Mux3~10_combout\ & 
-- !\inputALU[28]~28_combout\) ) ) ) # ( \REGFILE|Mux0~10_combout\ & ( !\inputALU[31]~31_combout\ & ( (!\REGFILE|Mux3~10_combout\ & !\inputALU[28]~28_combout\) ) ) ) # ( !\REGFILE|Mux0~10_combout\ & ( !\inputALU[31]~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux3~10_combout\,
	datad => \ALT_INV_inputALU[28]~28_combout\,
	datae => \REGFILE|ALT_INV_Mux0~10_combout\,
	dataf => \ALT_INV_inputALU[31]~31_combout\,
	combout => \ALU|LessThan3~4_combout\);

-- Location: LABCELL_X16_Y5_N54
\ALU|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~1_combout\ = ( \inputALU[1]~1_combout\ & ( \REGFILE|Mux11~10_combout\ & ( (\REGFILE|Mux9~10_combout\) # (\inputALU[22]~22_combout\) ) ) ) # ( !\inputALU[1]~1_combout\ & ( \REGFILE|Mux11~10_combout\ & ( (\REGFILE|Mux30~8_combout\ & 
-- ((\REGFILE|Mux9~10_combout\) # (\inputALU[22]~22_combout\))) ) ) ) # ( \inputALU[1]~1_combout\ & ( !\REGFILE|Mux11~10_combout\ & ( (\inputALU[20]~20_combout\ & ((\REGFILE|Mux9~10_combout\) # (\inputALU[22]~22_combout\))) ) ) ) # ( !\inputALU[1]~1_combout\ 
-- & ( !\REGFILE|Mux11~10_combout\ & ( (\REGFILE|Mux30~8_combout\ & (\inputALU[20]~20_combout\ & ((\REGFILE|Mux9~10_combout\) # (\inputALU[22]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000110011001100000101010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~8_combout\,
	datab => \ALT_INV_inputALU[20]~20_combout\,
	datac => \ALT_INV_inputALU[22]~22_combout\,
	datad => \REGFILE|ALT_INV_Mux9~10_combout\,
	datae => \ALT_INV_inputALU[1]~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux11~10_combout\,
	combout => \ALU|LessThan3~1_combout\);

-- Location: MLABCELL_X28_Y7_N42
\ALU|LessThan3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~5_combout\ = ( \REGFILE|Mux2~11_combout\ & ( \REGFILE|Mux17~10_combout\ & ( (\inputALU[30]~30_combout\) # (\REGFILE|Mux1~10_combout\) ) ) ) # ( !\REGFILE|Mux2~11_combout\ & ( \REGFILE|Mux17~10_combout\ & ( (\inputALU[29]~29_combout\ & 
-- ((\inputALU[30]~30_combout\) # (\REGFILE|Mux1~10_combout\))) ) ) ) # ( \REGFILE|Mux2~11_combout\ & ( !\REGFILE|Mux17~10_combout\ & ( (\inputALU[14]~14_combout\ & ((\inputALU[30]~30_combout\) # (\REGFILE|Mux1~10_combout\))) ) ) ) # ( 
-- !\REGFILE|Mux2~11_combout\ & ( !\REGFILE|Mux17~10_combout\ & ( (\inputALU[14]~14_combout\ & (\inputALU[29]~29_combout\ & ((\inputALU[30]~30_combout\) # (\REGFILE|Mux1~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000001010101010100000011001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[14]~14_combout\,
	datab => \ALT_INV_inputALU[29]~29_combout\,
	datac => \REGFILE|ALT_INV_Mux1~10_combout\,
	datad => \ALT_INV_inputALU[30]~30_combout\,
	datae => \REGFILE|ALT_INV_Mux2~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux17~10_combout\,
	combout => \ALU|LessThan3~5_combout\);

-- Location: LABCELL_X12_Y6_N18
\ALU|LessThan3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~6_combout\ = ( \ALU|LessThan3~1_combout\ & ( \ALU|LessThan3~5_combout\ & ( (\ALU|LessThan3~2_combout\ & (\ALU|LessThan3~3_combout\ & (!\ALU|LessThan3~4_combout\ & !\ALU|process_0~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan3~2_combout\,
	datab => \ALU|ALT_INV_LessThan3~3_combout\,
	datac => \ALU|ALT_INV_LessThan3~4_combout\,
	datad => \ALU|ALT_INV_process_0~10_combout\,
	datae => \ALU|ALT_INV_LessThan3~1_combout\,
	dataf => \ALU|ALT_INV_LessThan3~5_combout\,
	combout => \ALU|LessThan3~6_combout\);

-- Location: LABCELL_X10_Y5_N0
\ALU|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~2_combout\ = ( !\inputALU[13]~13_combout\ & ( !\inputALU[14]~14_combout\ & ( (!\inputALU[15]~15_combout\ & !\inputALU[12]~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[15]~15_combout\,
	datad => \ALT_INV_inputALU[12]~12_combout\,
	datae => \ALT_INV_inputALU[13]~13_combout\,
	dataf => \ALT_INV_inputALU[14]~14_combout\,
	combout => \ALU|Mux32~2_combout\);

-- Location: LABCELL_X10_Y5_N36
\ALU|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~4_combout\ = ( !\inputALU[7]~7_combout\ & ( !\inputALU[6]~6_combout\ & ( (!\inputALU[8]~8_combout\ & (!\inputALU[9]~9_combout\ & !\inputALU[10]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[8]~8_combout\,
	datac => \ALT_INV_inputALU[9]~9_combout\,
	datad => \ALT_INV_inputALU[10]~10_combout\,
	datae => \ALT_INV_inputALU[7]~7_combout\,
	dataf => \ALT_INV_inputALU[6]~6_combout\,
	combout => \ALU|Mux32~4_combout\);

-- Location: LABCELL_X10_Y5_N18
\ALU|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~3_combout\ = ( !\inputALU[4]~4_combout\ & ( !\inputALU[1]~1_combout\ & ( (!\inputALU[2]~2_combout\ & (!\inputALU[0]~0_combout\ & !\inputALU[3]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[2]~2_combout\,
	datab => \ALT_INV_inputALU[0]~0_combout\,
	datad => \ALT_INV_inputALU[3]~3_combout\,
	datae => \ALT_INV_inputALU[4]~4_combout\,
	dataf => \ALT_INV_inputALU[1]~1_combout\,
	combout => \ALU|Mux32~3_combout\);

-- Location: LABCELL_X10_Y5_N6
\ALU|Mux32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~5_combout\ = ( \ALU|Mux32~4_combout\ & ( \ALU|Mux32~3_combout\ & ( (!\inputALU[5]~5_combout\ & (\ALU|Mux32~2_combout\ & !\inputALU[11]~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[5]~5_combout\,
	datac => \ALU|ALT_INV_Mux32~2_combout\,
	datad => \ALT_INV_inputALU[11]~11_combout\,
	datae => \ALU|ALT_INV_Mux32~4_combout\,
	dataf => \ALU|ALT_INV_Mux32~3_combout\,
	combout => \ALU|Mux32~5_combout\);

-- Location: LABCELL_X12_Y6_N12
\ALU|LessThan3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~7_combout\ = ( \REGFILE|Mux26~8_combout\ & ( \REGFILE|Mux22~10_combout\ & ( (\REGFILE|Mux25~8_combout\) # (\inputALU[6]~6_combout\) ) ) ) # ( !\REGFILE|Mux26~8_combout\ & ( \REGFILE|Mux22~10_combout\ & ( (\inputALU[5]~5_combout\ & 
-- ((\REGFILE|Mux25~8_combout\) # (\inputALU[6]~6_combout\))) ) ) ) # ( \REGFILE|Mux26~8_combout\ & ( !\REGFILE|Mux22~10_combout\ & ( (\inputALU[9]~9_combout\ & ((\REGFILE|Mux25~8_combout\) # (\inputALU[6]~6_combout\))) ) ) ) # ( !\REGFILE|Mux26~8_combout\ & 
-- ( !\REGFILE|Mux22~10_combout\ & ( (\inputALU[5]~5_combout\ & (\inputALU[9]~9_combout\ & ((\REGFILE|Mux25~8_combout\) # (\inputALU[6]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000000110000111100010001010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[5]~5_combout\,
	datab => \ALT_INV_inputALU[6]~6_combout\,
	datac => \ALT_INV_inputALU[9]~9_combout\,
	datad => \REGFILE|ALT_INV_Mux25~8_combout\,
	datae => \REGFILE|ALT_INV_Mux26~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~10_combout\,
	combout => \ALU|LessThan3~7_combout\);

-- Location: LABCELL_X12_Y6_N42
\ALU|LessThan3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~9_combout\ = ( \inputALU[11]~11_combout\ & ( \REGFILE|Mux20~10_combout\ & ( (!\inputALU[4]~4_combout\ & (\REGFILE|Mux27~8_combout\ & ((\inputALU[15]~15_combout\) # (\REGFILE|Mux16~10_combout\)))) # (\inputALU[4]~4_combout\ & 
-- (((\inputALU[15]~15_combout\)) # (\REGFILE|Mux16~10_combout\))) ) ) ) # ( !\inputALU[11]~11_combout\ & ( \REGFILE|Mux20~10_combout\ & ( (!\inputALU[4]~4_combout\ & (\REGFILE|Mux27~8_combout\ & ((\inputALU[15]~15_combout\) # (\REGFILE|Mux16~10_combout\)))) 
-- # (\inputALU[4]~4_combout\ & (((\inputALU[15]~15_combout\)) # (\REGFILE|Mux16~10_combout\))) ) ) ) # ( \inputALU[11]~11_combout\ & ( !\REGFILE|Mux20~10_combout\ & ( (!\inputALU[4]~4_combout\ & (\REGFILE|Mux27~8_combout\ & ((\inputALU[15]~15_combout\) # 
-- (\REGFILE|Mux16~10_combout\)))) # (\inputALU[4]~4_combout\ & (((\inputALU[15]~15_combout\)) # (\REGFILE|Mux16~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100110101111100010011010111110001001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~4_combout\,
	datab => \REGFILE|ALT_INV_Mux16~10_combout\,
	datac => \REGFILE|ALT_INV_Mux27~8_combout\,
	datad => \ALT_INV_inputALU[15]~15_combout\,
	datae => \ALT_INV_inputALU[11]~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~10_combout\,
	combout => \ALU|LessThan3~9_combout\);

-- Location: LABCELL_X12_Y7_N51
\ALU|LessThan3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~10_combout\ = ( \REGFILE|Mux6~10_combout\ & ( \REGFILE|Mux5~10_combout\ & ( (\inputALU[27]~27_combout\) # (\REGFILE|Mux4~10_combout\) ) ) ) # ( !\REGFILE|Mux6~10_combout\ & ( \REGFILE|Mux5~10_combout\ & ( (\inputALU[25]~25_combout\ & 
-- ((\inputALU[27]~27_combout\) # (\REGFILE|Mux4~10_combout\))) ) ) ) # ( \REGFILE|Mux6~10_combout\ & ( !\REGFILE|Mux5~10_combout\ & ( (\inputALU[26]~26_combout\ & ((\inputALU[27]~27_combout\) # (\REGFILE|Mux4~10_combout\))) ) ) ) # ( 
-- !\REGFILE|Mux6~10_combout\ & ( !\REGFILE|Mux5~10_combout\ & ( (\inputALU[26]~26_combout\ & (\inputALU[25]~25_combout\ & ((\inputALU[27]~27_combout\) # (\REGFILE|Mux4~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000100110001001100000000010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux4~10_combout\,
	datab => \ALT_INV_inputALU[26]~26_combout\,
	datac => \ALT_INV_inputALU[27]~27_combout\,
	datad => \ALT_INV_inputALU[25]~25_combout\,
	datae => \REGFILE|ALT_INV_Mux6~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~10_combout\,
	combout => \ALU|LessThan3~10_combout\);

-- Location: LABCELL_X10_Y10_N3
\ALU|LessThan3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~8_combout\ = ( \REGFILE|Mux29~8_combout\ & ( \inputALU[8]~8_combout\ & ( (\inputALU[10]~10_combout\) # (\REGFILE|Mux21~10_combout\) ) ) ) # ( !\REGFILE|Mux29~8_combout\ & ( \inputALU[8]~8_combout\ & ( (\inputALU[2]~2_combout\ & 
-- ((\inputALU[10]~10_combout\) # (\REGFILE|Mux21~10_combout\))) ) ) ) # ( \REGFILE|Mux29~8_combout\ & ( !\inputALU[8]~8_combout\ & ( (\REGFILE|Mux23~10_combout\ & ((\inputALU[10]~10_combout\) # (\REGFILE|Mux21~10_combout\))) ) ) ) # ( 
-- !\REGFILE|Mux29~8_combout\ & ( !\inputALU[8]~8_combout\ & ( (\REGFILE|Mux23~10_combout\ & (\inputALU[2]~2_combout\ & ((\inputALU[10]~10_combout\) # (\REGFILE|Mux21~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000100010011001100000101000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux21~10_combout\,
	datab => \REGFILE|ALT_INV_Mux23~10_combout\,
	datac => \ALT_INV_inputALU[2]~2_combout\,
	datad => \ALT_INV_inputALU[10]~10_combout\,
	datae => \REGFILE|ALT_INV_Mux29~8_combout\,
	dataf => \ALT_INV_inputALU[8]~8_combout\,
	combout => \ALU|LessThan3~8_combout\);

-- Location: LABCELL_X12_Y6_N36
\ALU|LessThan3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~11_combout\ = ( \ALU|LessThan3~10_combout\ & ( \ALU|LessThan3~8_combout\ & ( (!\ALU|process_0~6_combout\ & (\ALU|LessThan3~7_combout\ & (!\ALU|process_0~7_combout\ & \ALU|LessThan3~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_process_0~6_combout\,
	datab => \ALU|ALT_INV_LessThan3~7_combout\,
	datac => \ALU|ALT_INV_process_0~7_combout\,
	datad => \ALU|ALT_INV_LessThan3~9_combout\,
	datae => \ALU|ALT_INV_LessThan3~10_combout\,
	dataf => \ALU|ALT_INV_LessThan3~8_combout\,
	combout => \ALU|LessThan3~11_combout\);

-- Location: LABCELL_X12_Y6_N30
\ALU|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan3~0_combout\ = ( \REGFILE|Mux8~10_combout\ & ( !\ALU|process_0~11_combout\ & ( (\REGFILE|Mux28~8_combout\) # (\inputALU[3]~3_combout\) ) ) ) # ( !\REGFILE|Mux8~10_combout\ & ( !\ALU|process_0~11_combout\ & ( (\inputALU[23]~23_combout\ & 
-- ((\REGFILE|Mux28~8_combout\) # (\inputALU[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111001111110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[3]~3_combout\,
	datac => \REGFILE|ALT_INV_Mux28~8_combout\,
	datad => \ALT_INV_inputALU[23]~23_combout\,
	datae => \REGFILE|ALT_INV_Mux8~10_combout\,
	dataf => \ALU|ALT_INV_process_0~11_combout\,
	combout => \ALU|LessThan3~0_combout\);

-- Location: LABCELL_X12_Y6_N54
\ALU|Mux32~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~6_combout\ = ( \ALU|LessThan3~11_combout\ & ( \ALU|LessThan3~0_combout\ & ( (!\CONTROL|Mux19~1_combout\ & ((!\CONTROL|Mux20~2_combout\ & (\ALU|LessThan3~6_combout\)) # (\CONTROL|Mux20~2_combout\ & ((\ALU|Mux32~5_combout\))))) ) ) ) # ( 
-- !\ALU|LessThan3~11_combout\ & ( \ALU|LessThan3~0_combout\ & ( (!\CONTROL|Mux19~1_combout\ & (\CONTROL|Mux20~2_combout\ & \ALU|Mux32~5_combout\)) ) ) ) # ( \ALU|LessThan3~11_combout\ & ( !\ALU|LessThan3~0_combout\ & ( (!\CONTROL|Mux19~1_combout\ & 
-- (\CONTROL|Mux20~2_combout\ & \ALU|Mux32~5_combout\)) ) ) ) # ( !\ALU|LessThan3~11_combout\ & ( !\ALU|LessThan3~0_combout\ & ( (!\CONTROL|Mux19~1_combout\ & (\CONTROL|Mux20~2_combout\ & \ALU|Mux32~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000001000100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux19~1_combout\,
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALU|ALT_INV_LessThan3~6_combout\,
	datad => \ALU|ALT_INV_Mux32~5_combout\,
	datae => \ALU|ALT_INV_LessThan3~11_combout\,
	dataf => \ALU|ALT_INV_LessThan3~0_combout\,
	combout => \ALU|Mux32~6_combout\);

-- Location: MLABCELL_X13_Y10_N57
\ALU|Mux32~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~38_combout\ = ( \CONTROL|Mux19~1_combout\ & ( \CONTROL|Mux20~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_Mux20~2_combout\,
	dataf => \CONTROL|ALT_INV_Mux19~1_combout\,
	combout => \ALU|Mux32~38_combout\);

-- Location: LABCELL_X14_Y9_N24
\ALU|Mux32~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~42_combout\ = ( !\ALU|Add1~17_sumout\ & ( !\ALU|Add1~13_sumout\ & ( (!\ALU|Add1~9_sumout\ & (!\ALU|Add1~5_sumout\ & (\ALU|Mux32~0_combout\ & !\ALU|Add1~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add1~9_sumout\,
	datab => \ALU|ALT_INV_Add1~5_sumout\,
	datac => \ALU|ALT_INV_Mux32~0_combout\,
	datad => \ALU|ALT_INV_Add1~1_sumout\,
	datae => \ALU|ALT_INV_Add1~17_sumout\,
	dataf => \ALU|ALT_INV_Add1~13_sumout\,
	combout => \ALU|Mux32~42_combout\);

-- Location: LABCELL_X14_Y9_N0
\ALU|Mux32~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~43_combout\ = ( !\ALU|Add1~45_sumout\ & ( !\ALU|Add1~61_sumout\ & ( (\ALU|Mux32~42_combout\ & (!\ALU|Add1~49_sumout\ & (!\ALU|Add1~41_sumout\ & !\ALU|Add1~53_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux32~42_combout\,
	datab => \ALU|ALT_INV_Add1~49_sumout\,
	datac => \ALU|ALT_INV_Add1~41_sumout\,
	datad => \ALU|ALT_INV_Add1~53_sumout\,
	datae => \ALU|ALT_INV_Add1~45_sumout\,
	dataf => \ALU|ALT_INV_Add1~61_sumout\,
	combout => \ALU|Mux32~43_combout\);

-- Location: LABCELL_X14_Y8_N42
\ALU|Mux32~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~44_combout\ = ( !\ALU|Add1~89_sumout\ & ( \ALU|Mux32~43_combout\ & ( (!\ALU|Add1~81_sumout\ & (!\ALU|Add1~85_sumout\ & (!\ALU|Add1~101_sumout\ & !\ALU|Add1~93_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add1~81_sumout\,
	datab => \ALU|ALT_INV_Add1~85_sumout\,
	datac => \ALU|ALT_INV_Add1~101_sumout\,
	datad => \ALU|ALT_INV_Add1~93_sumout\,
	datae => \ALU|ALT_INV_Add1~89_sumout\,
	dataf => \ALU|ALT_INV_Mux32~43_combout\,
	combout => \ALU|Mux32~44_combout\);

-- Location: LABCELL_X14_Y10_N0
\ALU|Mux32~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~39_combout\ = ( !\ALU|Add1~29_sumout\ & ( !\ALU|Add1~37_sumout\ & ( (!\ALU|Add1~25_sumout\ & (!\ALU|Add1~21_sumout\ & !\ALU|Add1~33_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add1~25_sumout\,
	datac => \ALU|ALT_INV_Add1~21_sumout\,
	datad => \ALU|ALT_INV_Add1~33_sumout\,
	datae => \ALU|ALT_INV_Add1~29_sumout\,
	dataf => \ALU|ALT_INV_Add1~37_sumout\,
	combout => \ALU|Mux32~39_combout\);

-- Location: LABCELL_X14_Y10_N18
\ALU|Mux32~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~40_combout\ = ( \ALU|Mux32~39_combout\ & ( !\ALU|Add1~77_sumout\ & ( (!\ALU|Add1~69_sumout\ & (!\ALU|Add1~57_sumout\ & (!\ALU|Add1~65_sumout\ & !\ALU|Add1~73_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add1~69_sumout\,
	datab => \ALU|ALT_INV_Add1~57_sumout\,
	datac => \ALU|ALT_INV_Add1~65_sumout\,
	datad => \ALU|ALT_INV_Add1~73_sumout\,
	datae => \ALU|ALT_INV_Mux32~39_combout\,
	dataf => \ALU|ALT_INV_Add1~77_sumout\,
	combout => \ALU|Mux32~40_combout\);

-- Location: LABCELL_X14_Y8_N48
\ALU|Mux32~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~41_combout\ = ( !\ALU|Add1~113_sumout\ & ( \ALU|Mux32~40_combout\ & ( (!\ALU|Add1~105_sumout\ & (!\ALU|Add1~97_sumout\ & (!\ALU|Add1~109_sumout\ & !\ALU|Add1~117_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add1~105_sumout\,
	datab => \ALU|ALT_INV_Add1~97_sumout\,
	datac => \ALU|ALT_INV_Add1~109_sumout\,
	datad => \ALU|ALT_INV_Add1~117_sumout\,
	datae => \ALU|ALT_INV_Add1~113_sumout\,
	dataf => \ALU|ALT_INV_Mux32~40_combout\,
	combout => \ALU|Mux32~41_combout\);

-- Location: LABCELL_X14_Y8_N54
\ALU|Mux32~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~45_combout\ = ( \ALU|LessThan0~39_combout\ & ( \ALU|Mux32~41_combout\ & ( ((!\ALU|Add1~121_sumout\ & (!\ALU|Add1~125_sumout\ & \ALU|Mux32~44_combout\))) # (\ALU|Mux32~38_combout\) ) ) ) # ( !\ALU|LessThan0~39_combout\ & ( \ALU|Mux32~41_combout\ 
-- & ( (!\ALU|Add1~121_sumout\ & (!\ALU|Add1~125_sumout\ & \ALU|Mux32~44_combout\)) ) ) ) # ( \ALU|LessThan0~39_combout\ & ( !\ALU|Mux32~41_combout\ & ( \ALU|Mux32~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000101000000011001110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add1~121_sumout\,
	datab => \ALU|ALT_INV_Mux32~38_combout\,
	datac => \ALU|ALT_INV_Add1~125_sumout\,
	datad => \ALU|ALT_INV_Mux32~44_combout\,
	datae => \ALU|ALT_INV_LessThan0~39_combout\,
	dataf => \ALU|ALT_INV_Mux32~41_combout\,
	combout => \ALU|Mux32~45_combout\);

-- Location: MLABCELL_X13_Y5_N45
\ALU|Mux32~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~22_combout\ = ( !\REGFILE|Mux2~11_combout\ & ( !\REGFILE|Mux14~10_combout\ & ( (!\REGFILE|Mux15~10_combout\ & (!\inputALU[17]~17_combout\ & (!\inputALU[29]~29_combout\ & !\inputALU[16]~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux15~10_combout\,
	datab => \ALT_INV_inputALU[17]~17_combout\,
	datac => \ALT_INV_inputALU[29]~29_combout\,
	datad => \ALT_INV_inputALU[16]~16_combout\,
	datae => \REGFILE|ALT_INV_Mux2~11_combout\,
	dataf => \REGFILE|ALT_INV_Mux14~10_combout\,
	combout => \ALU|Mux32~22_combout\);

-- Location: MLABCELL_X13_Y5_N18
\ALU|Mux32~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~26_combout\ = ( !\inputALU[31]~31_combout\ & ( !\REGFILE|Mux0~10_combout\ & ( (!\REGFILE|Mux19~10_combout\ & (!\REGFILE|Mux20~10_combout\ & (!\REGFILE|Mux18~10_combout\ & !\REGFILE|Mux17~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux19~10_combout\,
	datab => \REGFILE|ALT_INV_Mux20~10_combout\,
	datac => \REGFILE|ALT_INV_Mux18~10_combout\,
	datad => \REGFILE|ALT_INV_Mux17~10_combout\,
	datae => \ALT_INV_inputALU[31]~31_combout\,
	dataf => \REGFILE|ALT_INV_Mux0~10_combout\,
	combout => \ALU|Mux32~26_combout\);

-- Location: LABCELL_X12_Y5_N54
\ALU|Mux32~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~23_combout\ = ( !\inputALU[28]~28_combout\ & ( !\inputALU[21]~21_combout\ & ( (!\REGFILE|Mux10~10_combout\ & (!\REGFILE|Mux1~10_combout\ & (!\REGFILE|Mux3~10_combout\ & !\inputALU[30]~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux10~10_combout\,
	datab => \REGFILE|ALT_INV_Mux1~10_combout\,
	datac => \REGFILE|ALT_INV_Mux3~10_combout\,
	datad => \ALT_INV_inputALU[30]~30_combout\,
	datae => \ALT_INV_inputALU[28]~28_combout\,
	dataf => \ALT_INV_inputALU[21]~21_combout\,
	combout => \ALU|Mux32~23_combout\);

-- Location: LABCELL_X12_Y10_N0
\ALU|Mux32~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~24_combout\ = ( !\REGFILE|Mux16~9_combout\ & ( \REGFILE|Mux16~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & \CONTROL|Mux20~2_combout\) ) ) ) # ( \REGFILE|Mux16~9_combout\ & ( !\REGFILE|Mux16~4_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & \CONTROL|Mux20~2_combout\) ) ) ) # ( !\REGFILE|Mux16~9_combout\ & ( !\REGFILE|Mux16~4_combout\ & ( \CONTROL|Mux20~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000111100000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \CONTROL|ALT_INV_Mux20~2_combout\,
	datae => \REGFILE|ALT_INV_Mux16~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~4_combout\,
	combout => \ALU|Mux32~24_combout\);

-- Location: LABCELL_X12_Y9_N3
\ALU|Mux32~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~25_combout\ = ( !\REGFILE|Mux30~8_combout\ & ( \ALU|Mux32~24_combout\ & ( (!\REGFILE|Mux28~8_combout\ & (!\REGFILE|Mux31~8_combout\ & (!\REGFILE|Mux29~8_combout\ & !\REGFILE|Mux27~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~8_combout\,
	datab => \REGFILE|ALT_INV_Mux31~8_combout\,
	datac => \REGFILE|ALT_INV_Mux29~8_combout\,
	datad => \REGFILE|ALT_INV_Mux27~8_combout\,
	datae => \REGFILE|ALT_INV_Mux30~8_combout\,
	dataf => \ALU|ALT_INV_Mux32~24_combout\,
	combout => \ALU|Mux32~25_combout\);

-- Location: LABCELL_X12_Y5_N27
\ALU|Mux32~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~21_combout\ = ( !\REGFILE|Mux13~10_combout\ & ( !\REGFILE|Mux12~10_combout\ & ( (!\REGFILE|Mux11~10_combout\ & (!\inputALU[19]~19_combout\ & (!\inputALU[20]~20_combout\ & !\inputALU[18]~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux11~10_combout\,
	datab => \ALT_INV_inputALU[19]~19_combout\,
	datac => \ALT_INV_inputALU[20]~20_combout\,
	datad => \ALT_INV_inputALU[18]~18_combout\,
	datae => \REGFILE|ALT_INV_Mux13~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux12~10_combout\,
	combout => \ALU|Mux32~21_combout\);

-- Location: LABCELL_X12_Y5_N30
\ALU|Mux32~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~20_combout\ = ( !\inputALU[24]~24_combout\ & ( !\REGFILE|Mux8~10_combout\ & ( (!\REGFILE|Mux9~10_combout\ & (!\REGFILE|Mux7~10_combout\ & (!\inputALU[22]~22_combout\ & !\inputALU[23]~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux9~10_combout\,
	datab => \REGFILE|ALT_INV_Mux7~10_combout\,
	datac => \ALT_INV_inputALU[22]~22_combout\,
	datad => \ALT_INV_inputALU[23]~23_combout\,
	datae => \ALT_INV_inputALU[24]~24_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~10_combout\,
	combout => \ALU|Mux32~20_combout\);

-- Location: LABCELL_X12_Y5_N12
\ALU|Mux32~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~27_combout\ = ( \ALU|Mux32~21_combout\ & ( \ALU|Mux32~20_combout\ & ( (\ALU|Mux32~22_combout\ & (\ALU|Mux32~26_combout\ & (\ALU|Mux32~23_combout\ & \ALU|Mux32~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux32~22_combout\,
	datab => \ALU|ALT_INV_Mux32~26_combout\,
	datac => \ALU|ALT_INV_Mux32~23_combout\,
	datad => \ALU|ALT_INV_Mux32~25_combout\,
	datae => \ALU|ALT_INV_Mux32~21_combout\,
	dataf => \ALU|ALT_INV_Mux32~20_combout\,
	combout => \ALU|Mux32~27_combout\);

-- Location: LABCELL_X12_Y5_N48
\ALU|Mux32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~9_combout\ = ( !\REGFILE|Mux10~10_combout\ & ( \inputALU[21]~21_combout\ & ( (!\REGFILE|Mux28~8_combout\ & ((!\REGFILE|Mux11~10_combout\) # ((!\inputALU[20]~20_combout\)))) # (\REGFILE|Mux28~8_combout\ & (!\inputALU[3]~3_combout\ & 
-- ((!\REGFILE|Mux11~10_combout\) # (!\inputALU[20]~20_combout\)))) ) ) ) # ( \REGFILE|Mux10~10_combout\ & ( !\inputALU[21]~21_combout\ & ( (!\REGFILE|Mux28~8_combout\ & ((!\REGFILE|Mux11~10_combout\) # ((!\inputALU[20]~20_combout\)))) # 
-- (\REGFILE|Mux28~8_combout\ & (!\inputALU[3]~3_combout\ & ((!\REGFILE|Mux11~10_combout\) # (!\inputALU[20]~20_combout\)))) ) ) ) # ( !\REGFILE|Mux10~10_combout\ & ( !\inputALU[21]~21_combout\ & ( (!\REGFILE|Mux28~8_combout\ & ((!\REGFILE|Mux11~10_combout\) 
-- # ((!\inputALU[20]~20_combout\)))) # (\REGFILE|Mux28~8_combout\ & (!\inputALU[3]~3_combout\ & ((!\REGFILE|Mux11~10_combout\) # (!\inputALU[20]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~8_combout\,
	datab => \REGFILE|ALT_INV_Mux11~10_combout\,
	datac => \ALT_INV_inputALU[3]~3_combout\,
	datad => \ALT_INV_inputALU[20]~20_combout\,
	datae => \REGFILE|ALT_INV_Mux10~10_combout\,
	dataf => \ALT_INV_inputALU[21]~21_combout\,
	combout => \ALU|Mux32~9_combout\);

-- Location: LABCELL_X12_Y5_N9
\ALU|Mux32~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~10_combout\ = ( \inputALU[2]~2_combout\ & ( \REGFILE|Mux12~10_combout\ & ( (!\inputALU[19]~19_combout\ & (!\REGFILE|Mux29~8_combout\ & ((!\REGFILE|Mux13~10_combout\) # (!\inputALU[18]~18_combout\)))) ) ) ) # ( !\inputALU[2]~2_combout\ & ( 
-- \REGFILE|Mux12~10_combout\ & ( (!\inputALU[19]~19_combout\ & ((!\REGFILE|Mux13~10_combout\) # (!\inputALU[18]~18_combout\))) ) ) ) # ( \inputALU[2]~2_combout\ & ( !\REGFILE|Mux12~10_combout\ & ( (!\REGFILE|Mux29~8_combout\ & ((!\REGFILE|Mux13~10_combout\) 
-- # (!\inputALU[18]~18_combout\))) ) ) ) # ( !\inputALU[2]~2_combout\ & ( !\REGFILE|Mux12~10_combout\ & ( (!\REGFILE|Mux13~10_combout\) # (!\inputALU[18]~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111100001010000011001100100010001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux13~10_combout\,
	datab => \ALT_INV_inputALU[19]~19_combout\,
	datac => \REGFILE|ALT_INV_Mux29~8_combout\,
	datad => \ALT_INV_inputALU[18]~18_combout\,
	datae => \ALT_INV_inputALU[2]~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux12~10_combout\,
	combout => \ALU|Mux32~10_combout\);

-- Location: LABCELL_X12_Y5_N36
\ALU|Mux32~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~7_combout\ = ( \REGFILE|Mux26~8_combout\ & ( \REGFILE|Mux7~10_combout\ & ( (!\inputALU[24]~24_combout\ & (!\inputALU[5]~5_combout\ & ((!\REGFILE|Mux6~10_combout\) # (!\inputALU[25]~25_combout\)))) ) ) ) # ( !\REGFILE|Mux26~8_combout\ & ( 
-- \REGFILE|Mux7~10_combout\ & ( (!\inputALU[24]~24_combout\ & ((!\REGFILE|Mux6~10_combout\) # (!\inputALU[25]~25_combout\))) ) ) ) # ( \REGFILE|Mux26~8_combout\ & ( !\REGFILE|Mux7~10_combout\ & ( (!\inputALU[5]~5_combout\ & ((!\REGFILE|Mux6~10_combout\) # 
-- (!\inputALU[25]~25_combout\))) ) ) ) # ( !\REGFILE|Mux26~8_combout\ & ( !\REGFILE|Mux7~10_combout\ & ( (!\REGFILE|Mux6~10_combout\) # (!\inputALU[25]~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000110011001100000010101010101000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[24]~24_combout\,
	datab => \ALT_INV_inputALU[5]~5_combout\,
	datac => \REGFILE|ALT_INV_Mux6~10_combout\,
	datad => \ALT_INV_inputALU[25]~25_combout\,
	datae => \REGFILE|ALT_INV_Mux26~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux7~10_combout\,
	combout => \ALU|Mux32~7_combout\);

-- Location: LABCELL_X12_Y9_N54
\ALU|Mux32~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~11_combout\ = ( !\REGFILE|Mux16~10_combout\ & ( \inputALU[15]~15_combout\ & ( (!\CONTROL|Mux20~2_combout\ & ((!\inputALU[0]~0_combout\) # (!\REGFILE|Mux31~8_combout\))) ) ) ) # ( \REGFILE|Mux16~10_combout\ & ( !\inputALU[15]~15_combout\ & ( 
-- (!\CONTROL|Mux20~2_combout\ & ((!\inputALU[0]~0_combout\) # (!\REGFILE|Mux31~8_combout\))) ) ) ) # ( !\REGFILE|Mux16~10_combout\ & ( !\inputALU[15]~15_combout\ & ( (!\CONTROL|Mux20~2_combout\ & ((!\inputALU[0]~0_combout\) # (!\REGFILE|Mux31~8_combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011001100110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux20~2_combout\,
	datac => \ALT_INV_inputALU[0]~0_combout\,
	datad => \REGFILE|ALT_INV_Mux31~8_combout\,
	datae => \REGFILE|ALT_INV_Mux16~10_combout\,
	dataf => \ALT_INV_inputALU[15]~15_combout\,
	combout => \ALU|Mux32~11_combout\);

-- Location: MLABCELL_X13_Y5_N12
\ALU|Mux32~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~12_combout\ = ( \REGFILE|Mux15~10_combout\ & ( \REGFILE|Mux14~10_combout\ & ( (!\inputALU[16]~16_combout\ & (!\inputALU[17]~17_combout\ & ((!\REGFILE|Mux30~8_combout\) # (!\inputALU[1]~1_combout\)))) ) ) ) # ( !\REGFILE|Mux15~10_combout\ & ( 
-- \REGFILE|Mux14~10_combout\ & ( (!\inputALU[17]~17_combout\ & ((!\REGFILE|Mux30~8_combout\) # (!\inputALU[1]~1_combout\))) ) ) ) # ( \REGFILE|Mux15~10_combout\ & ( !\REGFILE|Mux14~10_combout\ & ( (!\inputALU[16]~16_combout\ & ((!\REGFILE|Mux30~8_combout\) 
-- # (!\inputALU[1]~1_combout\))) ) ) ) # ( !\REGFILE|Mux15~10_combout\ & ( !\REGFILE|Mux14~10_combout\ & ( (!\REGFILE|Mux30~8_combout\) # (!\inputALU[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100101010101000100011110000110000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[16]~16_combout\,
	datab => \REGFILE|ALT_INV_Mux30~8_combout\,
	datac => \ALT_INV_inputALU[17]~17_combout\,
	datad => \ALT_INV_inputALU[1]~1_combout\,
	datae => \REGFILE|ALT_INV_Mux15~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux14~10_combout\,
	combout => \ALU|Mux32~12_combout\);

-- Location: LABCELL_X12_Y5_N18
\ALU|Mux32~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~8_combout\ = ( \inputALU[22]~22_combout\ & ( \REGFILE|Mux8~10_combout\ & ( (!\REGFILE|Mux9~10_combout\ & (!\inputALU[23]~23_combout\ & ((!\REGFILE|Mux27~8_combout\) # (!\inputALU[4]~4_combout\)))) ) ) ) # ( !\inputALU[22]~22_combout\ & ( 
-- \REGFILE|Mux8~10_combout\ & ( (!\inputALU[23]~23_combout\ & ((!\REGFILE|Mux27~8_combout\) # (!\inputALU[4]~4_combout\))) ) ) ) # ( \inputALU[22]~22_combout\ & ( !\REGFILE|Mux8~10_combout\ & ( (!\REGFILE|Mux9~10_combout\ & ((!\REGFILE|Mux27~8_combout\) # 
-- (!\inputALU[4]~4_combout\))) ) ) ) # ( !\inputALU[22]~22_combout\ & ( !\REGFILE|Mux8~10_combout\ & ( (!\REGFILE|Mux27~8_combout\) # (!\inputALU[4]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111000001110000011101110000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux27~8_combout\,
	datab => \ALT_INV_inputALU[4]~4_combout\,
	datac => \REGFILE|ALT_INV_Mux9~10_combout\,
	datad => \ALT_INV_inputALU[23]~23_combout\,
	datae => \ALT_INV_inputALU[22]~22_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~10_combout\,
	combout => \ALU|Mux32~8_combout\);

-- Location: LABCELL_X12_Y5_N0
\ALU|Mux32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~13_combout\ = ( \ALU|Mux32~12_combout\ & ( \ALU|Mux32~8_combout\ & ( (\ALU|Mux32~9_combout\ & (\ALU|Mux32~10_combout\ & (\ALU|Mux32~7_combout\ & \ALU|Mux32~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux32~9_combout\,
	datab => \ALU|ALT_INV_Mux32~10_combout\,
	datac => \ALU|ALT_INV_Mux32~7_combout\,
	datad => \ALU|ALT_INV_Mux32~11_combout\,
	datae => \ALU|ALT_INV_Mux32~12_combout\,
	dataf => \ALU|ALT_INV_Mux32~8_combout\,
	combout => \ALU|Mux32~13_combout\);

-- Location: MLABCELL_X13_Y7_N42
\ALU|Mux32~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~28_combout\ = ( !\REGFILE|Mux24~10_combout\ & ( !\REGFILE|Mux22~10_combout\ & ( (!\REGFILE|Mux25~8_combout\ & (!\REGFILE|Mux26~8_combout\ & !\REGFILE|Mux23~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux25~8_combout\,
	datac => \REGFILE|ALT_INV_Mux26~8_combout\,
	datad => \REGFILE|ALT_INV_Mux23~10_combout\,
	datae => \REGFILE|ALT_INV_Mux24~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~10_combout\,
	combout => \ALU|Mux32~28_combout\);

-- Location: MLABCELL_X13_Y7_N48
\ALU|Mux32~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~29_combout\ = ( \ALU|process_0~12_combout\ & ( !\REGFILE|Mux21~10_combout\ & ( (!\REGFILE|Mux6~10_combout\ & (!\inputALU[25]~25_combout\ & (\ALU|process_0~13_combout\ & \ALU|Mux32~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux6~10_combout\,
	datab => \ALT_INV_inputALU[25]~25_combout\,
	datac => \ALU|ALT_INV_process_0~13_combout\,
	datad => \ALU|ALT_INV_Mux32~28_combout\,
	datae => \ALU|ALT_INV_process_0~12_combout\,
	dataf => \REGFILE|ALT_INV_Mux21~10_combout\,
	combout => \ALU|Mux32~29_combout\);

-- Location: LABCELL_X10_Y5_N27
\ALU|Mux32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~17_combout\ = ( \inputALU[26]~26_combout\ & ( \inputALU[6]~6_combout\ & ( (\REGFILE|Mux25~8_combout\) # (\REGFILE|Mux5~10_combout\) ) ) ) # ( !\inputALU[26]~26_combout\ & ( \inputALU[6]~6_combout\ & ( \REGFILE|Mux25~8_combout\ ) ) ) # ( 
-- \inputALU[26]~26_combout\ & ( !\inputALU[6]~6_combout\ & ( \REGFILE|Mux5~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux5~10_combout\,
	datad => \REGFILE|ALT_INV_Mux25~8_combout\,
	datae => \ALT_INV_inputALU[26]~26_combout\,
	dataf => \ALT_INV_inputALU[6]~6_combout\,
	combout => \ALU|Mux32~17_combout\);

-- Location: LABCELL_X10_Y5_N42
\ALU|Mux32~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~14_combout\ = ( !\REGFILE|Mux17~10_combout\ & ( \inputALU[14]~14_combout\ & ( (!\REGFILE|Mux18~10_combout\ & ((!\inputALU[12]~12_combout\) # ((!\REGFILE|Mux19~10_combout\)))) # (\REGFILE|Mux18~10_combout\ & (!\inputALU[13]~13_combout\ & 
-- ((!\inputALU[12]~12_combout\) # (!\REGFILE|Mux19~10_combout\)))) ) ) ) # ( \REGFILE|Mux17~10_combout\ & ( !\inputALU[14]~14_combout\ & ( (!\REGFILE|Mux18~10_combout\ & ((!\inputALU[12]~12_combout\) # ((!\REGFILE|Mux19~10_combout\)))) # 
-- (\REGFILE|Mux18~10_combout\ & (!\inputALU[13]~13_combout\ & ((!\inputALU[12]~12_combout\) # (!\REGFILE|Mux19~10_combout\)))) ) ) ) # ( !\REGFILE|Mux17~10_combout\ & ( !\inputALU[14]~14_combout\ & ( (!\REGFILE|Mux18~10_combout\ & 
-- ((!\inputALU[12]~12_combout\) # ((!\REGFILE|Mux19~10_combout\)))) # (\REGFILE|Mux18~10_combout\ & (!\inputALU[13]~13_combout\ & ((!\inputALU[12]~12_combout\) # (!\REGFILE|Mux19~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000111111001010100011111100101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux18~10_combout\,
	datab => \ALT_INV_inputALU[12]~12_combout\,
	datac => \REGFILE|ALT_INV_Mux19~10_combout\,
	datad => \ALT_INV_inputALU[13]~13_combout\,
	datae => \REGFILE|ALT_INV_Mux17~10_combout\,
	dataf => \ALT_INV_inputALU[14]~14_combout\,
	combout => \ALU|Mux32~14_combout\);

-- Location: LABCELL_X10_Y5_N54
\ALU|Mux32~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~16_combout\ = ( \REGFILE|Mux0~10_combout\ & ( \REGFILE|Mux1~10_combout\ & ( (!\inputALU[30]~30_combout\ & (!\inputALU[31]~31_combout\ & ((!\inputALU[8]~8_combout\) # (!\REGFILE|Mux23~10_combout\)))) ) ) ) # ( !\REGFILE|Mux0~10_combout\ & ( 
-- \REGFILE|Mux1~10_combout\ & ( (!\inputALU[30]~30_combout\ & ((!\inputALU[8]~8_combout\) # (!\REGFILE|Mux23~10_combout\))) ) ) ) # ( \REGFILE|Mux0~10_combout\ & ( !\REGFILE|Mux1~10_combout\ & ( (!\inputALU[31]~31_combout\ & ((!\inputALU[8]~8_combout\) # 
-- (!\REGFILE|Mux23~10_combout\))) ) ) ) # ( !\REGFILE|Mux0~10_combout\ & ( !\REGFILE|Mux1~10_combout\ & ( (!\inputALU[8]~8_combout\) # (!\REGFILE|Mux23~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011100000000011100000111000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[8]~8_combout\,
	datab => \REGFILE|ALT_INV_Mux23~10_combout\,
	datac => \ALT_INV_inputALU[30]~30_combout\,
	datad => \ALT_INV_inputALU[31]~31_combout\,
	datae => \REGFILE|ALT_INV_Mux0~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux1~10_combout\,
	combout => \ALU|Mux32~16_combout\);

-- Location: LABCELL_X10_Y5_N15
\ALU|Mux32~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~15_combout\ = ( !\REGFILE|Mux22~10_combout\ & ( \inputALU[9]~9_combout\ & ( (!\REGFILE|Mux21~10_combout\ & ((!\inputALU[11]~11_combout\) # ((!\REGFILE|Mux20~10_combout\)))) # (\REGFILE|Mux21~10_combout\ & (!\inputALU[10]~10_combout\ & 
-- ((!\inputALU[11]~11_combout\) # (!\REGFILE|Mux20~10_combout\)))) ) ) ) # ( \REGFILE|Mux22~10_combout\ & ( !\inputALU[9]~9_combout\ & ( (!\REGFILE|Mux21~10_combout\ & ((!\inputALU[11]~11_combout\) # ((!\REGFILE|Mux20~10_combout\)))) # 
-- (\REGFILE|Mux21~10_combout\ & (!\inputALU[10]~10_combout\ & ((!\inputALU[11]~11_combout\) # (!\REGFILE|Mux20~10_combout\)))) ) ) ) # ( !\REGFILE|Mux22~10_combout\ & ( !\inputALU[9]~9_combout\ & ( (!\REGFILE|Mux21~10_combout\ & 
-- ((!\inputALU[11]~11_combout\) # ((!\REGFILE|Mux20~10_combout\)))) # (\REGFILE|Mux21~10_combout\ & (!\inputALU[10]~10_combout\ & ((!\inputALU[11]~11_combout\) # (!\REGFILE|Mux20~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux21~10_combout\,
	datab => \ALT_INV_inputALU[11]~11_combout\,
	datac => \ALT_INV_inputALU[10]~10_combout\,
	datad => \REGFILE|ALT_INV_Mux20~10_combout\,
	datae => \REGFILE|ALT_INV_Mux22~10_combout\,
	dataf => \ALT_INV_inputALU[9]~9_combout\,
	combout => \ALU|Mux32~15_combout\);

-- Location: LABCELL_X10_Y5_N30
\ALU|Mux32~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~18_combout\ = ( \REGFILE|Mux2~11_combout\ & ( \inputALU[28]~28_combout\ & ( (!\REGFILE|Mux3~10_combout\ & (!\inputALU[29]~29_combout\ & ((!\inputALU[7]~7_combout\) # (!\REGFILE|Mux24~10_combout\)))) ) ) ) # ( !\REGFILE|Mux2~11_combout\ & ( 
-- \inputALU[28]~28_combout\ & ( (!\REGFILE|Mux3~10_combout\ & ((!\inputALU[7]~7_combout\) # (!\REGFILE|Mux24~10_combout\))) ) ) ) # ( \REGFILE|Mux2~11_combout\ & ( !\inputALU[28]~28_combout\ & ( (!\inputALU[29]~29_combout\ & ((!\inputALU[7]~7_combout\) # 
-- (!\REGFILE|Mux24~10_combout\))) ) ) ) # ( !\REGFILE|Mux2~11_combout\ & ( !\inputALU[28]~28_combout\ & ( (!\inputALU[7]~7_combout\) # (!\REGFILE|Mux24~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000110011001100000010101010101000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux3~10_combout\,
	datab => \ALT_INV_inputALU[29]~29_combout\,
	datac => \ALT_INV_inputALU[7]~7_combout\,
	datad => \REGFILE|ALT_INV_Mux24~10_combout\,
	datae => \REGFILE|ALT_INV_Mux2~11_combout\,
	dataf => \ALT_INV_inputALU[28]~28_combout\,
	combout => \ALU|Mux32~18_combout\);

-- Location: LABCELL_X10_Y5_N48
\ALU|Mux32~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~19_combout\ = ( !\ALU|process_0~14_combout\ & ( \ALU|Mux32~18_combout\ & ( (!\ALU|Mux32~17_combout\ & (\ALU|Mux32~14_combout\ & (\ALU|Mux32~16_combout\ & \ALU|Mux32~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux32~17_combout\,
	datab => \ALU|ALT_INV_Mux32~14_combout\,
	datac => \ALU|ALT_INV_Mux32~16_combout\,
	datad => \ALU|ALT_INV_Mux32~15_combout\,
	datae => \ALU|ALT_INV_process_0~14_combout\,
	dataf => \ALU|ALT_INV_Mux32~18_combout\,
	combout => \ALU|Mux32~19_combout\);

-- Location: LABCELL_X12_Y5_N42
\ALU|Mux32~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~30_combout\ = ( \ALU|Mux32~29_combout\ & ( \ALU|Mux32~19_combout\ & ( (!\CONTROL|Mux19~1_combout\ & (((\ALU|Mux32~27_combout\ & \ALU|Mux32~5_combout\)) # (\ALU|Mux32~13_combout\))) ) ) ) # ( !\ALU|Mux32~29_combout\ & ( \ALU|Mux32~19_combout\ & 
-- ( (!\CONTROL|Mux19~1_combout\ & \ALU|Mux32~13_combout\) ) ) ) # ( \ALU|Mux32~29_combout\ & ( !\ALU|Mux32~19_combout\ & ( (!\CONTROL|Mux19~1_combout\ & (\ALU|Mux32~27_combout\ & \ALU|Mux32~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010001000001010000010100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux19~1_combout\,
	datab => \ALU|ALT_INV_Mux32~27_combout\,
	datac => \ALU|ALT_INV_Mux32~13_combout\,
	datad => \ALU|ALT_INV_Mux32~5_combout\,
	datae => \ALU|ALT_INV_Mux32~29_combout\,
	dataf => \ALU|ALT_INV_Mux32~19_combout\,
	combout => \ALU|Mux32~30_combout\);

-- Location: LABCELL_X12_Y10_N48
\ALU|Mux32~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~34_combout\ = ( !\ALU|Add0~9_sumout\ & ( !\ALU|Add0~13_sumout\ & ( (\ALU|Mux32~0_combout\ & (!\ALU|Add0~5_sumout\ & (!\ALU|Add0~1_sumout\ & !\ALU|Add0~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux32~0_combout\,
	datab => \ALU|ALT_INV_Add0~5_sumout\,
	datac => \ALU|ALT_INV_Add0~1_sumout\,
	datad => \ALU|ALT_INV_Add0~17_sumout\,
	datae => \ALU|ALT_INV_Add0~9_sumout\,
	dataf => \ALU|ALT_INV_Add0~13_sumout\,
	combout => \ALU|Mux32~34_combout\);

-- Location: MLABCELL_X13_Y9_N48
\ALU|Mux32~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~35_combout\ = ( !\ALU|Add0~45_sumout\ & ( \ALU|Mux32~34_combout\ & ( (!\ALU|Add0~41_sumout\ & (!\ALU|Add0~61_sumout\ & (!\ALU|Add0~53_sumout\ & !\ALU|Add0~49_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~41_sumout\,
	datab => \ALU|ALT_INV_Add0~61_sumout\,
	datac => \ALU|ALT_INV_Add0~53_sumout\,
	datad => \ALU|ALT_INV_Add0~49_sumout\,
	datae => \ALU|ALT_INV_Add0~45_sumout\,
	dataf => \ALU|ALT_INV_Mux32~34_combout\,
	combout => \ALU|Mux32~35_combout\);

-- Location: MLABCELL_X13_Y8_N54
\ALU|Mux32~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~36_combout\ = ( !\ALU|Add0~85_sumout\ & ( \ALU|Mux32~35_combout\ & ( (!\ALU|Add0~81_sumout\ & (!\ALU|Add0~89_sumout\ & (!\ALU|Add0~101_sumout\ & !\ALU|Add0~93_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~81_sumout\,
	datab => \ALU|ALT_INV_Add0~89_sumout\,
	datac => \ALU|ALT_INV_Add0~101_sumout\,
	datad => \ALU|ALT_INV_Add0~93_sumout\,
	datae => \ALU|ALT_INV_Add0~85_sumout\,
	dataf => \ALU|ALT_INV_Mux32~35_combout\,
	combout => \ALU|Mux32~36_combout\);

-- Location: LABCELL_X12_Y9_N36
\ALU|Mux32~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~31_combout\ = ( !\ALU|Add0~29_sumout\ & ( !\ALU|Add0~33_sumout\ & ( (!\ALU|Add0~25_sumout\ & !\ALU|Add0~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Add0~25_sumout\,
	datad => \ALU|ALT_INV_Add0~21_sumout\,
	datae => \ALU|ALT_INV_Add0~29_sumout\,
	dataf => \ALU|ALT_INV_Add0~33_sumout\,
	combout => \ALU|Mux32~31_combout\);

-- Location: LABCELL_X12_Y9_N45
\ALU|Mux32~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~32_combout\ = ( \ALU|Mux32~31_combout\ & ( !\ALU|Add0~69_sumout\ & ( (!\ALU|Add0~37_sumout\ & (!\ALU|Add0~57_sumout\ & (!\ALU|Add0~73_sumout\ & !\ALU|Add0~65_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~37_sumout\,
	datab => \ALU|ALT_INV_Add0~57_sumout\,
	datac => \ALU|ALT_INV_Add0~73_sumout\,
	datad => \ALU|ALT_INV_Add0~65_sumout\,
	datae => \ALU|ALT_INV_Mux32~31_combout\,
	dataf => \ALU|ALT_INV_Add0~69_sumout\,
	combout => \ALU|Mux32~32_combout\);

-- Location: LABCELL_X12_Y9_N48
\ALU|Mux32~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~33_combout\ = ( !\ALU|Add0~109_sumout\ & ( !\ALU|Add0~113_sumout\ & ( (!\ALU|Add0~77_sumout\ & (\ALU|Mux32~32_combout\ & (!\ALU|Add0~105_sumout\ & !\ALU|Add0~97_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~77_sumout\,
	datab => \ALU|ALT_INV_Mux32~32_combout\,
	datac => \ALU|ALT_INV_Add0~105_sumout\,
	datad => \ALU|ALT_INV_Add0~97_sumout\,
	datae => \ALU|ALT_INV_Add0~109_sumout\,
	dataf => \ALU|ALT_INV_Add0~113_sumout\,
	combout => \ALU|Mux32~33_combout\);

-- Location: MLABCELL_X13_Y8_N36
\ALU|Mux32~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~37_combout\ = ( \ALU|Mux32~36_combout\ & ( \ALU|Mux32~33_combout\ & ( (!\ALU|Mux32~30_combout\ & (((\ALU|Add0~117_sumout\) # (\ALU|Add0~121_sumout\)) # (\ALU|Add0~125_sumout\))) ) ) ) # ( !\ALU|Mux32~36_combout\ & ( \ALU|Mux32~33_combout\ & ( 
-- !\ALU|Mux32~30_combout\ ) ) ) # ( \ALU|Mux32~36_combout\ & ( !\ALU|Mux32~33_combout\ & ( !\ALU|Mux32~30_combout\ ) ) ) # ( !\ALU|Mux32~36_combout\ & ( !\ALU|Mux32~33_combout\ & ( !\ALU|Mux32~30_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~125_sumout\,
	datab => \ALU|ALT_INV_Add0~121_sumout\,
	datac => \ALU|ALT_INV_Add0~117_sumout\,
	datad => \ALU|ALT_INV_Mux32~30_combout\,
	datae => \ALU|ALT_INV_Mux32~36_combout\,
	dataf => \ALU|ALT_INV_Mux32~33_combout\,
	combout => \ALU|Mux32~37_combout\);

-- Location: LABCELL_X25_Y4_N42
\ALU|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~0_combout\ = ( \rtl~3_combout\ & ( \rtl~102_combout\ ) ) # ( !\rtl~3_combout\ & ( (\rtl~102_combout\ & (((!\rtl~106_combout\) # (\ALU|ShiftRight0~7_combout\)) # (\rtl~34_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001111000011010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~34_combout\,
	datab => \ALT_INV_rtl~106_combout\,
	datac => \ALT_INV_rtl~102_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~7_combout\,
	dataf => \ALT_INV_rtl~3_combout\,
	combout => \ALU|LessThan2~0_combout\);

-- Location: LABCELL_X25_Y4_N3
\ALU|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~1_combout\ = ( !\rtl~113_combout\ & ( !\rtl~27_combout\ & ( (!\rtl~115_combout\ & (!\rtl~111_combout\ & !\rtl~114_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~115_combout\,
	datac => \ALT_INV_rtl~111_combout\,
	datad => \ALT_INV_rtl~114_combout\,
	datae => \ALT_INV_rtl~113_combout\,
	dataf => \ALT_INV_rtl~27_combout\,
	combout => \ALU|LessThan2~1_combout\);

-- Location: LABCELL_X25_Y4_N27
\ALU|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~2_combout\ = ( !\rtl~42_combout\ & ( (!\rtl~50_combout\ & !\rtl~46_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rtl~50_combout\,
	datad => \ALT_INV_rtl~46_combout\,
	dataf => \ALT_INV_rtl~42_combout\,
	combout => \ALU|LessThan2~2_combout\);

-- Location: LABCELL_X25_Y4_N12
\ALU|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~3_combout\ = ( \ALU|LessThan2~1_combout\ & ( \ALU|LessThan2~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\rtl~35_combout\) # (\ALU|LessThan2~0_combout\))) ) ) ) # ( !\ALU|LessThan2~1_combout\ & ( 
-- \ALU|LessThan2~2_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( \ALU|LessThan2~1_combout\ & ( !\ALU|LessThan2~2_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) ) # ( !\ALU|LessThan2~1_combout\ & ( 
-- !\ALU|LessThan2~2_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALU|ALT_INV_LessThan2~0_combout\,
	datad => \ALT_INV_rtl~35_combout\,
	datae => \ALU|ALT_INV_LessThan2~1_combout\,
	dataf => \ALU|ALT_INV_LessThan2~2_combout\,
	combout => \ALU|LessThan2~3_combout\);

-- Location: LABCELL_X20_Y5_N18
\ALU|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~0_combout\ = ( !\ALU|ShiftLeft0~3_combout\ & ( !\ALU|ShiftLeft0~19_combout\ & ( (!\ALU|ShiftLeft0~4_combout\ & (!\ALU|ShiftLeft0~6_combout\ & (!\ALU|ShiftLeft0~7_combout\ & !\ALU|ShiftLeft0~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~4_combout\,
	datab => \ALU|ALT_INV_ShiftLeft0~6_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~7_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~18_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~19_combout\,
	combout => \ALU|LessThan1~0_combout\);

-- Location: LABCELL_X19_Y8_N36
\ALU|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~1_combout\ = ( !\ALU|ShiftLeft0~34_combout\ & ( \ALU|ShiftLeft0~23_combout\ & ( (!\rtl~85_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\rtl~67_combout\ & !\ALU|ShiftLeft0~32_combout\))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~34_combout\ & ( !\ALU|ShiftLeft0~23_combout\ & ( (!\ALU|ShiftLeft0~32_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # ((!\rtl~85_combout\ & !\rtl~67_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~85_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_rtl~67_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~32_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~34_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~23_combout\,
	combout => \ALU|LessThan1~1_combout\);

-- Location: LABCELL_X20_Y6_N18
\ALU|LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~4_combout\ = ( \rtl~51_combout\ & ( \rtl~47_combout\ & ( \rtl~102_combout\ ) ) ) # ( !\rtl~51_combout\ & ( \rtl~47_combout\ & ( \rtl~102_combout\ ) ) ) # ( \rtl~51_combout\ & ( !\rtl~47_combout\ & ( \rtl~102_combout\ ) ) ) # ( 
-- !\rtl~51_combout\ & ( !\rtl~47_combout\ & ( (\rtl~102_combout\ & ((\rtl~43_combout\) # (\rtl~39_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~39_combout\,
	datab => \ALT_INV_rtl~102_combout\,
	datad => \ALT_INV_rtl~43_combout\,
	datae => \ALT_INV_rtl~51_combout\,
	dataf => \ALT_INV_rtl~47_combout\,
	combout => \ALU|LessThan1~4_combout\);

-- Location: LABCELL_X19_Y8_N27
\ALU|LessThan1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~8_combout\ = ( !\rtl~89_combout\ & ( (!\rtl~87_combout\ & !\rtl~85_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rtl~87_combout\,
	datad => \ALT_INV_rtl~85_combout\,
	dataf => \ALT_INV_rtl~89_combout\,
	combout => \ALU|LessThan1~8_combout\);

-- Location: MLABCELL_X18_Y8_N9
\ALU|LessThan1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~5_combout\ = ( \ALU|ShiftLeft0~2_combout\ & ( \rtl~23_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) ) ) # ( !\ALU|ShiftLeft0~2_combout\ & ( \rtl~23_combout\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) ) ) # ( \ALU|ShiftLeft0~2_combout\ & ( !\rtl~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\rtl~31_combout\) # (\rtl~107_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\ALU|ShiftLeft0~2_combout\ & ( !\rtl~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~31_combout\) # (\rtl~107_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100010011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~107_combout\,
	datad => \ALT_INV_rtl~31_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \ALT_INV_rtl~23_combout\,
	combout => \ALU|LessThan1~5_combout\);

-- Location: MLABCELL_X18_Y7_N48
\ALU|LessThan1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~6_combout\ = ( \inputALU[0]~0_combout\ & ( \rtl~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~56_combout\)) # (\rtl~103_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( !\inputALU[0]~0_combout\ & ( \rtl~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\rtl~56_combout\) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( \inputALU[0]~0_combout\ & ( !\rtl~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- \rtl~56_combout\)) # (\rtl~103_combout\))) ) ) ) # ( !\inputALU[0]~0_combout\ & ( !\rtl~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \rtl~56_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000010101000101001000100110011000100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_rtl~103_combout\,
	datad => \ALT_INV_rtl~56_combout\,
	datae => \ALT_INV_inputALU[0]~0_combout\,
	dataf => \ALT_INV_rtl~39_combout\,
	combout => \ALU|LessThan1~6_combout\);

-- Location: LABCELL_X19_Y8_N48
\ALU|LessThan1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~7_combout\ = ( !\ALU|LessThan1~6_combout\ & ( !\rtl~81_combout\ & ( (!\rtl~83_combout\ & (!\ALU|LessThan1~5_combout\ & (!\rtl~67_combout\ & !\rtl~74_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~83_combout\,
	datab => \ALU|ALT_INV_LessThan1~5_combout\,
	datac => \ALT_INV_rtl~67_combout\,
	datad => \ALT_INV_rtl~74_combout\,
	datae => \ALU|ALT_INV_LessThan1~6_combout\,
	dataf => \ALT_INV_rtl~81_combout\,
	combout => \ALU|LessThan1~7_combout\);

-- Location: LABCELL_X19_Y8_N30
\ALU|LessThan1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~9_combout\ = ( \ALU|LessThan1~8_combout\ & ( \ALU|LessThan1~7_combout\ & ( (\ALU|ShiftLeft0~28_combout\ & ((!\ALU|LessThan1~4_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) ) # ( !\ALU|LessThan1~8_combout\ & ( 
-- \ALU|LessThan1~7_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftLeft0~28_combout\) ) ) ) # ( \ALU|LessThan1~8_combout\ & ( !\ALU|LessThan1~7_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- \ALU|ShiftLeft0~28_combout\) ) ) ) # ( !\ALU|LessThan1~8_combout\ & ( !\ALU|LessThan1~7_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftLeft0~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan1~4_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALU|ALT_INV_ShiftLeft0~28_combout\,
	datae => \ALU|ALT_INV_LessThan1~8_combout\,
	dataf => \ALU|ALT_INV_LessThan1~7_combout\,
	combout => \ALU|LessThan1~9_combout\);

-- Location: LABCELL_X19_Y8_N42
\ALU|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~2_combout\ = ( !\ALU|ShiftLeft0~12_combout\ & ( (!\ALU|ShiftLeft0~10_combout\ & (!\ALU|ShiftLeft0~13_combout\ & !\ALU|ShiftLeft0~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ShiftLeft0~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~13_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~9_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~12_combout\,
	combout => \ALU|LessThan1~2_combout\);

-- Location: LABCELL_X19_Y8_N18
\ALU|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~3_combout\ = ( !\ALU|ShiftLeft0~50_combout\ & ( \ALU|ShiftLeft0~22_combout\ & ( (!\ALU|ShiftLeft0~42_combout\ & (!\ALU|ShiftLeft0~46_combout\ & (!\ALU|ShiftLeft0~31_combout\ & \ALU|LessThan1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~42_combout\,
	datab => \ALU|ALT_INV_ShiftLeft0~46_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~31_combout\,
	datad => \ALU|ALT_INV_LessThan1~2_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~50_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~22_combout\,
	combout => \ALU|LessThan1~3_combout\);

-- Location: LABCELL_X19_Y8_N0
\ALU|LessThan1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan1~10_combout\ = ( \ALU|ShiftLeft0~26_combout\ & ( \ALU|LessThan1~3_combout\ & ( (!\ALU|ShiftLeft0~38_combout\ & (\ALU|LessThan1~0_combout\ & (\ALU|LessThan1~1_combout\ & \ALU|LessThan1~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~38_combout\,
	datab => \ALU|ALT_INV_LessThan1~0_combout\,
	datac => \ALU|ALT_INV_LessThan1~1_combout\,
	datad => \ALU|ALT_INV_LessThan1~9_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~26_combout\,
	dataf => \ALU|ALT_INV_LessThan1~3_combout\,
	combout => \ALU|LessThan1~10_combout\);

-- Location: LABCELL_X24_Y7_N6
\ALU|LessThan2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~5_combout\ = ( !\ALU|ShiftRight0~10_combout\ & ( !\ALU|ShiftRight0~37_combout\ & ( (!\ALU|ShiftRight0~8_combout\ & (!\ALU|ShiftRight0~38_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (!\rtl~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALT_INV_rtl~27_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~8_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~38_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~10_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~37_combout\,
	combout => \ALU|LessThan2~5_combout\);

-- Location: MLABCELL_X23_Y6_N6
\ALU|LessThan2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~6_combout\ = ( !\ALU|ShiftRight0~28_combout\ & ( \rtl~16_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\ALU|ShiftRight0~29_combout\ & (!\ALU|ShiftRight0~4_combout\ & !\ALU|ShiftRight0~6_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight0~28_combout\ & ( !\rtl~16_combout\ & ( (!\ALU|ShiftRight0~29_combout\ & (!\ALU|ShiftRight0~4_combout\ & !\ALU|ShiftRight0~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALU|ALT_INV_ShiftRight0~29_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~4_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~6_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~28_combout\,
	dataf => \ALT_INV_rtl~16_combout\,
	combout => \ALU|LessThan2~6_combout\);

-- Location: LABCELL_X24_Y6_N51
\ALU|ShiftRight0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~57_combout\ = ( !\ALU|ShiftRight0~16_combout\ & ( (!\ALU|ShiftRight0~17_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (!\rtl~46_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_rtl~46_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~17_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~16_combout\,
	combout => \ALU|ShiftRight0~57_combout\);

-- Location: LABCELL_X26_Y6_N3
\ALU|ShiftRight0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~58_combout\ = ( !\ALU|ShiftRight0~19_combout\ & ( (!\ALU|ShiftRight0~18_combout\ & ((!\rtl~50_combout\) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~18_combout\,
	datac => \ALT_INV_rtl~50_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALU|ALT_INV_ShiftRight0~19_combout\,
	combout => \ALU|ShiftRight0~58_combout\);

-- Location: LABCELL_X25_Y4_N33
\ALU|ShiftRight0~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~59_combout\ = ( !\ALU|ShiftRight0~31_combout\ & ( (!\ALU|ShiftRight0~33_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (!\ALU|ShiftRight0~32_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~33_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftRight0~32_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~31_combout\,
	combout => \ALU|ShiftRight0~59_combout\);

-- Location: LABCELL_X24_Y6_N9
\ALU|ShiftRight0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~56_combout\ = ( \rtl~42_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\ALU|ShiftRight0~14_combout\ & !\ALU|ShiftRight0~15_combout\)) ) ) # ( !\rtl~42_combout\ & ( (!\ALU|ShiftRight0~14_combout\ & 
-- !\ALU|ShiftRight0~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALU|ALT_INV_ShiftRight0~14_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~15_combout\,
	dataf => \ALT_INV_rtl~42_combout\,
	combout => \ALU|ShiftRight0~56_combout\);

-- Location: LABCELL_X24_Y6_N48
\ALU|LessThan2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~10_combout\ = ( \ALU|ShiftRight0~56_combout\ & ( (\ALU|ShiftRight0~57_combout\ & (\ALU|ShiftRight0~58_combout\ & \ALU|ShiftRight0~59_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~57_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~58_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~59_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~56_combout\,
	combout => \ALU|LessThan2~10_combout\);

-- Location: LABCELL_X24_Y3_N42
\ALU|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~4_combout\ = ( !\ALU|ShiftRight0~13_combout\ & ( \rtl~35_combout\ & ( (!\ALU|ShiftRight0~34_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\ALU|ShiftRight0~36_combout\ & !\ALU|ShiftRight0~11_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight0~13_combout\ & ( !\rtl~35_combout\ & ( (!\ALU|ShiftRight0~34_combout\ & (!\ALU|ShiftRight0~36_combout\ & !\ALU|ShiftRight0~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~34_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALU|ALT_INV_ShiftRight0~36_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~11_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~13_combout\,
	dataf => \ALT_INV_rtl~35_combout\,
	combout => \ALU|LessThan2~4_combout\);

-- Location: LABCELL_X25_Y5_N0
\ALU|LessThan2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~7_combout\ = ( !\ALU|ShiftRight0~3_combout\ & ( \rtl~4_combout\ & ( (!\ALU|ShiftRight0~1_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\ALU|ShiftRight0~21_combout\)) ) ) ) # ( !\ALU|ShiftRight0~3_combout\ & ( 
-- !\rtl~4_combout\ & ( (!\ALU|ShiftRight0~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\ALU|ShiftRight0~21_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\rtl~113_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100000100000000000000000000010001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_rtl~113_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~21_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~3_combout\,
	dataf => \ALT_INV_rtl~4_combout\,
	combout => \ALU|LessThan2~7_combout\);

-- Location: LABCELL_X25_Y6_N3
\ALU|ShiftRight0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~54_combout\ = ( \rtl~114_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\ALU|ShiftRight0~23_combout\ & !\ALU|ShiftRight0~22_combout\)) ) ) # ( !\rtl~114_combout\ & ( (!\ALU|ShiftRight0~23_combout\ & 
-- !\ALU|ShiftRight0~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALU|ALT_INV_ShiftRight0~23_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~22_combout\,
	dataf => \ALT_INV_rtl~114_combout\,
	combout => \ALU|ShiftRight0~54_combout\);

-- Location: LABCELL_X25_Y6_N54
\ALU|LessThan2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~8_combout\ = ( !\rtl~111_combout\ & ( \rtl~4_combout\ & ( (!\inputALU[31]~31_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( \rtl~111_combout\ & ( !\rtl~4_combout\ & ( (!\ALU|ShiftRight0~20_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\rtl~16_combout\)) ) ) ) # ( !\rtl~111_combout\ & ( !\rtl~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((!\ALU|ShiftRight0~20_combout\ & !\rtl~16_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\inputALU[31]~31_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101000001010110000000000000000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~31_combout\,
	datab => \ALU|ALT_INV_ShiftRight0~20_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_rtl~16_combout\,
	datae => \ALT_INV_rtl~111_combout\,
	dataf => \ALT_INV_rtl~4_combout\,
	combout => \ALU|LessThan2~8_combout\);

-- Location: LABCELL_X25_Y6_N48
\ALU|ShiftRight0~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~55_combout\ = ( \rtl~115_combout\ & ( !\ALU|ShiftRight0~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\ALU|ShiftRight0~25_combout\) ) ) ) # ( !\rtl~115_combout\ & ( !\ALU|ShiftRight0~24_combout\ & ( 
-- !\ALU|ShiftRight0~25_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_ShiftRight0~25_combout\,
	datae => \ALT_INV_rtl~115_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~24_combout\,
	combout => \ALU|ShiftRight0~55_combout\);

-- Location: LABCELL_X25_Y6_N18
\ALU|LessThan2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~9_combout\ = ( \ALU|ShiftRight0~55_combout\ & ( (!\ALU|ShiftRight0~26_combout\ & (!\ALU|ShiftRight0~27_combout\ & (\ALU|ShiftRight0~54_combout\ & \ALU|LessThan2~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~26_combout\,
	datab => \ALU|ALT_INV_ShiftRight0~27_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~54_combout\,
	datad => \ALU|ALT_INV_LessThan2~8_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~55_combout\,
	combout => \ALU|LessThan2~9_combout\);

-- Location: LABCELL_X24_Y6_N30
\ALU|LessThan2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan2~11_combout\ = ( \ALU|LessThan2~7_combout\ & ( \ALU|LessThan2~9_combout\ & ( (\ALU|LessThan2~5_combout\ & (\ALU|LessThan2~6_combout\ & (\ALU|LessThan2~10_combout\ & \ALU|LessThan2~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan2~5_combout\,
	datab => \ALU|ALT_INV_LessThan2~6_combout\,
	datac => \ALU|ALT_INV_LessThan2~10_combout\,
	datad => \ALU|ALT_INV_LessThan2~4_combout\,
	datae => \ALU|ALT_INV_LessThan2~7_combout\,
	dataf => \ALU|ALT_INV_LessThan2~9_combout\,
	combout => \ALU|LessThan2~11_combout\);

-- Location: LABCELL_X19_Y8_N6
\ALU|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~1_combout\ = ( \ALU|LessThan1~10_combout\ & ( \ALU|LessThan2~11_combout\ & ( (!\inputALU[31]~31_combout\ & (\ALU|LessThan2~3_combout\ & \CONTROL|Mux20~2_combout\)) ) ) ) # ( !\ALU|LessThan1~10_combout\ & ( \ALU|LessThan2~11_combout\ & ( 
-- (!\CONTROL|Mux20~2_combout\ & (!\ALU|ShiftLeft0~41_combout\)) # (\CONTROL|Mux20~2_combout\ & (((!\inputALU[31]~31_combout\ & \ALU|LessThan2~3_combout\)))) ) ) ) # ( \ALU|LessThan1~10_combout\ & ( !\ALU|LessThan2~11_combout\ & ( (!\inputALU[31]~31_combout\ 
-- & \CONTROL|Mux20~2_combout\) ) ) ) # ( !\ALU|LessThan1~10_combout\ & ( !\ALU|LessThan2~11_combout\ & ( (!\CONTROL|Mux20~2_combout\ & (!\ALU|ShiftLeft0~41_combout\)) # (\CONTROL|Mux20~2_combout\ & ((!\inputALU[31]~31_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011001100000000001100110010101010000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~41_combout\,
	datab => \ALT_INV_inputALU[31]~31_combout\,
	datac => \ALU|ALT_INV_LessThan2~3_combout\,
	datad => \CONTROL|ALT_INV_Mux20~2_combout\,
	datae => \ALU|ALT_INV_LessThan1~10_combout\,
	dataf => \ALU|ALT_INV_LessThan2~11_combout\,
	combout => \ALU|Mux32~1_combout\);

-- Location: MLABCELL_X13_Y8_N42
\ALU|Mux32~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux32~46_combout\ = ( \ALU|Mux32~37_combout\ & ( \ALU|Mux32~1_combout\ & ( (\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\ & ((\ALU|Mux32~45_combout\))) # (\CONTROL|Mux17~1_combout\ & (\ALU|Mux32~6_combout\)))) ) ) ) # ( 
-- !\ALU|Mux32~37_combout\ & ( \ALU|Mux32~1_combout\ & ( (!\CONTROL|Mux18~2_combout\ & (((!\CONTROL|Mux17~1_combout\)))) # (\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\ & ((\ALU|Mux32~45_combout\))) # (\CONTROL|Mux17~1_combout\ & 
-- (\ALU|Mux32~6_combout\)))) ) ) ) # ( \ALU|Mux32~37_combout\ & ( !\ALU|Mux32~1_combout\ & ( (!\CONTROL|Mux18~2_combout\ & (((\CONTROL|Mux17~1_combout\)))) # (\CONTROL|Mux18~2_combout\ & ((!\CONTROL|Mux17~1_combout\ & ((\ALU|Mux32~45_combout\))) # 
-- (\CONTROL|Mux17~1_combout\ & (\ALU|Mux32~6_combout\)))) ) ) ) # ( !\ALU|Mux32~37_combout\ & ( !\ALU|Mux32~1_combout\ & ( (!\CONTROL|Mux18~2_combout\) # ((!\CONTROL|Mux17~1_combout\ & ((\ALU|Mux32~45_combout\))) # (\CONTROL|Mux17~1_combout\ & 
-- (\ALU|Mux32~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111111101000011010011110111000001111100010000000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux32~6_combout\,
	datab => \CONTROL|ALT_INV_Mux18~2_combout\,
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	datad => \ALU|ALT_INV_Mux32~45_combout\,
	datae => \ALU|ALT_INV_Mux32~37_combout\,
	dataf => \ALU|ALT_INV_Mux32~1_combout\,
	combout => \ALU|Mux32~46_combout\);

-- Location: LABCELL_X12_Y8_N54
\PC|PC[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|PC[4]~1_combout\ = ( \ALU|Mux32~46_combout\ & ( (!\CONTROL|Mux10~1_combout\ & (((\ADD_MUX~0_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))) # (\CONTROL|Mux8~0_combout\))) ) ) # ( !\ALU|Mux32~46_combout\ & ( 
-- (!\CONTROL|Mux10~1_combout\ & (((\ADD_MUX~0_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(26))) # (\CONTROL|Mux8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100000000000111110000000001001111000000000100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADD_MUX~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \CONTROL|ALT_INV_Mux8~0_combout\,
	datad => \CONTROL|ALT_INV_Mux10~1_combout\,
	dataf => \ALU|ALT_INV_Mux32~46_combout\,
	combout => \PC|PC[4]~1_combout\);

-- Location: LABCELL_X12_Y8_N48
\NEXT_PC[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[7]~7_combout\ = ( \PC|PC[4]~1_combout\ & ( \REGFILE|Mux24~10_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~21_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( 
-- \REGFILE|Mux24~10_combout\ & ( (\PC|PC[1]~0_combout\) # (\Add0~21_sumout\) ) ) ) # ( \PC|PC[4]~1_combout\ & ( !\REGFILE|Mux24~10_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~21_sumout\))) # (\PC|PC[1]~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\REGFILE|Mux24~10_combout\ & ( (\Add0~21_sumout\ & !\PC|PC[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~21_sumout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \PC|ALT_INV_PC[1]~0_combout\,
	datad => \ALT_INV_Add1~21_sumout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux24~10_combout\,
	combout => \NEXT_PC[7]~7_combout\);

-- Location: FF_X12_Y8_N50
\PC|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(7));

-- Location: LABCELL_X12_Y8_N6
\NEXT_PC[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[6]~6_combout\ = ( \PC|PC[4]~1_combout\ & ( \PC|PC[1]~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(4) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( \PC|PC[1]~0_combout\ & ( \REGFILE|Mux25~8_combout\ ) ) ) # ( \PC|PC[4]~1_combout\ & ( 
-- !\PC|PC[1]~0_combout\ & ( \Add1~17_sumout\ ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\PC|PC[1]~0_combout\ & ( \Add0~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datab => \ALT_INV_Add1~17_sumout\,
	datac => \ALT_INV_Add0~17_sumout\,
	datad => \REGFILE|ALT_INV_Mux25~8_combout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \PC|ALT_INV_PC[1]~0_combout\,
	combout => \NEXT_PC[6]~6_combout\);

-- Location: FF_X12_Y8_N8
\PC|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(6));

-- Location: LABCELL_X21_Y11_N21
\REGFILE|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][5]~q\,
	datab => \REGFILE|ALT_INV_registers[25][5]~q\,
	datac => \REGFILE|ALT_INV_registers[21][5]~q\,
	datad => \REGFILE|ALT_INV_registers[29][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux26~1_combout\);

-- Location: LABCELL_X19_Y11_N15
\REGFILE|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[30][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[18][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][5]~q\,
	datab => \REGFILE|ALT_INV_registers[18][5]~q\,
	datac => \REGFILE|ALT_INV_registers[26][5]~q\,
	datad => \REGFILE|ALT_INV_registers[22][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux26~2_combout\);

-- Location: LABCELL_X19_Y11_N57
\REGFILE|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~3_combout\ = ( \REGFILE|registers[27][5]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[23][5]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][5]~q\))) ) ) ) # ( !\REGFILE|registers[27][5]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & (\REGFILE|registers[23][5]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][5]~q\))) ) ) ) # ( \REGFILE|registers[27][5]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (\REGFILE|registers[19][5]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|registers[27][5]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- \REGFILE|registers[19][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][5]~q\,
	datab => \REGFILE|ALT_INV_registers[31][5]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[19][5]~q\,
	datae => \REGFILE|ALT_INV_registers[27][5]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux26~3_combout\);

-- Location: LABCELL_X21_Y12_N18
\REGFILE|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~0_combout\ = ( \REGFILE|registers[28][5]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[20][5]~q\) ) ) ) # ( !\REGFILE|registers[28][5]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\REGFILE|registers[20][5]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|registers[28][5]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[16][5]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[24][5]~q\))) ) ) ) # ( !\REGFILE|registers[28][5]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[16][5]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[24][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][5]~q\,
	datab => \REGFILE|ALT_INV_registers[20][5]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[24][5]~q\,
	datae => \REGFILE|ALT_INV_registers[28][5]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux26~0_combout\);

-- Location: LABCELL_X19_Y11_N36
\REGFILE|Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~9_combout\ = ( \REGFILE|Mux26~3_combout\ & ( \REGFILE|Mux26~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux26~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux26~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( !\REGFILE|Mux26~3_combout\ & ( \REGFILE|Mux26~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux26~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux26~1_combout\))) ) ) ) # ( \REGFILE|Mux26~3_combout\ & ( !\REGFILE|Mux26~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux26~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux26~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( 
-- !\REGFILE|Mux26~3_combout\ & ( !\REGFILE|Mux26~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux26~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux26~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux26~1_combout\,
	datad => \REGFILE|ALT_INV_Mux26~2_combout\,
	datae => \REGFILE|ALT_INV_Mux26~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~0_combout\,
	combout => \REGFILE|Mux26~9_combout\);

-- Location: MLABCELL_X23_Y9_N3
\REGFILE|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~4_combout\ = ( \REGFILE|registers[10][5]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[11][5]~q\) ) ) ) # ( !\REGFILE|registers[10][5]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[11][5]~q\) ) ) ) # ( \REGFILE|registers[10][5]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][5]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[9][5]~q\))) ) ) ) # ( !\REGFILE|registers[10][5]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][5]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[9][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_registers[8][5]~q\,
	datac => \REGFILE|ALT_INV_registers[11][5]~q\,
	datad => \REGFILE|ALT_INV_registers[9][5]~q\,
	datae => \REGFILE|ALT_INV_registers[10][5]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux26~4_combout\);

-- Location: LABCELL_X19_Y12_N9
\REGFILE|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[14][5]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][5]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][5]~q\ & ( (\REGFILE|registers[12][5]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[14][5]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][5]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & \REGFILE|registers[12][5]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_registers[15][5]~q\,
	datac => \REGFILE|ALT_INV_registers[14][5]~q\,
	datad => \REGFILE|ALT_INV_registers[12][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[13][5]~q\,
	combout => \REGFILE|Mux26~5_combout\);

-- Location: LABCELL_X20_Y13_N51
\REGFILE|Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[3][5]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[1][5]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[3][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[0][5]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|registers[2][5]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[3][5]~q\ & ( (\REGFILE|registers[1][5]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[3][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[0][5]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|registers[2][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][5]~q\,
	datab => \REGFILE|ALT_INV_registers[2][5]~q\,
	datac => \REGFILE|ALT_INV_registers[0][5]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REGFILE|ALT_INV_registers[3][5]~q\,
	combout => \REGFILE|Mux26~7_combout\);

-- Location: MLABCELL_X28_Y9_N21
\REGFILE|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][5]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[6][5]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][5]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[5][5]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[7][5]~q\ & ( (\REGFILE|registers[6][5]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[7][5]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][5]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[5][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][5]~q\,
	datab => \REGFILE|ALT_INV_registers[5][5]~q\,
	datac => \REGFILE|ALT_INV_registers[4][5]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[7][5]~q\,
	combout => \REGFILE|Mux26~6_combout\);

-- Location: LABCELL_X19_Y11_N6
\REGFILE|Mux26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~10_combout\ = ( \REGFILE|Mux26~7_combout\ & ( \REGFILE|Mux26~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|Mux26~7_combout\ & ( 
-- \REGFILE|Mux26~6_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|Mux26~7_combout\ & ( !\REGFILE|Mux26~6_combout\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( !\REGFILE|Mux26~7_combout\ & ( !\REGFILE|Mux26~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111100001111000000001111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux26~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~6_combout\,
	combout => \REGFILE|Mux26~10_combout\);

-- Location: LABCELL_X19_Y11_N42
\REGFILE|Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~8_combout\ = ( \REGFILE|Mux26~5_combout\ & ( \REGFILE|Mux26~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((\REGFILE|Mux26~4_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (((\REGFILE|Mux26~9_combout\)))) ) ) ) # ( !\REGFILE|Mux26~5_combout\ & ( \REGFILE|Mux26~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((\REGFILE|Mux26~4_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (((\REGFILE|Mux26~9_combout\)))) ) ) ) # ( \REGFILE|Mux26~5_combout\ & ( !\REGFILE|Mux26~10_combout\ 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((\REGFILE|Mux26~9_combout\))) ) ) ) # ( !\REGFILE|Mux26~5_combout\ & ( 
-- !\REGFILE|Mux26~10_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & \REGFILE|Mux26~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001001110010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux26~9_combout\,
	datad => \REGFILE|ALT_INV_Mux26~4_combout\,
	datae => \REGFILE|ALT_INV_Mux26~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \REGFILE|Mux26~8_combout\);

-- Location: LABCELL_X12_Y8_N42
\NEXT_PC[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[5]~5_combout\ = ( \PC|PC[4]~1_combout\ & ( \PC|PC[1]~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( \PC|PC[1]~0_combout\ & ( \REGFILE|Mux26~8_combout\ ) ) ) # ( \PC|PC[4]~1_combout\ & ( 
-- !\PC|PC[1]~0_combout\ & ( \Add1~13_sumout\ ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\PC|PC[1]~0_combout\ & ( \Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux26~8_combout\,
	datab => \ALT_INV_Add0~13_sumout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \ALT_INV_Add1~13_sumout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \PC|ALT_INV_PC[1]~0_combout\,
	combout => \NEXT_PC[5]~5_combout\);

-- Location: FF_X12_Y8_N44
\PC|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(5));

-- Location: LABCELL_X17_Y9_N27
\REGFILE|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~4_combout\ = ( \REGFILE|registers[11][4]~q\ & ( \REGFILE|registers[9][4]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[8][4]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|registers[10][4]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|registers[11][4]~q\ & ( \REGFILE|registers[9][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\REGFILE|registers[8][4]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[10][4]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) 
-- # ( \REGFILE|registers[11][4]~q\ & ( !\REGFILE|registers[9][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[8][4]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|registers[10][4]~q\))) ) ) ) # ( !\REGFILE|registers[11][4]~q\ & ( !\REGFILE|registers[9][4]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[8][4]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[10][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][4]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[8][4]~q\,
	datae => \REGFILE|ALT_INV_registers[11][4]~q\,
	dataf => \REGFILE|ALT_INV_registers[9][4]~q\,
	combout => \REGFILE|Mux27~4_combout\);

-- Location: LABCELL_X16_Y5_N0
\REGFILE|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][4]~q\,
	datab => \REGFILE|ALT_INV_registers[14][4]~q\,
	datac => \REGFILE|ALT_INV_registers[15][4]~q\,
	datad => \REGFILE|ALT_INV_registers[12][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux27~5_combout\);

-- Location: LABCELL_X17_Y9_N9
\REGFILE|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][4]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][4]~q\,
	datab => \REGFILE|ALT_INV_registers[3][4]~q\,
	datac => \REGFILE|ALT_INV_registers[2][4]~q\,
	datad => \REGFILE|ALT_INV_registers[0][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux27~7_combout\);

-- Location: LABCELL_X14_Y6_N45
\REGFILE|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[6][4]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[7][4]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][4]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[4][4]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[5][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[6][4]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[7][4]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[5][4]~q\ & ( (\REGFILE|registers[4][4]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][4]~q\,
	datab => \REGFILE|ALT_INV_registers[6][4]~q\,
	datac => \REGFILE|ALT_INV_registers[4][4]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[5][4]~q\,
	combout => \REGFILE|Mux27~6_combout\);

-- Location: LABCELL_X17_Y9_N36
\REGFILE|Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~10_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|Mux27~6_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \REGFILE|Mux27~6_combout\ & ( (\REGFILE|Mux27~7_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|Mux27~6_combout\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|Mux27~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|Mux27~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111100001111000000001111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_Mux27~7_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_Mux27~6_combout\,
	combout => \REGFILE|Mux27~10_combout\);

-- Location: LABCELL_X21_Y11_N57
\REGFILE|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][4]~q\,
	datab => \REGFILE|ALT_INV_registers[21][4]~q\,
	datac => \REGFILE|ALT_INV_registers[25][4]~q\,
	datad => \REGFILE|ALT_INV_registers[17][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux27~1_combout\);

-- Location: LABCELL_X21_Y12_N39
\REGFILE|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[28][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[20][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[24][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][4]~q\,
	datab => \REGFILE|ALT_INV_registers[16][4]~q\,
	datac => \REGFILE|ALT_INV_registers[24][4]~q\,
	datad => \REGFILE|ALT_INV_registers[28][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux27~0_combout\);

-- Location: MLABCELL_X23_Y11_N24
\REGFILE|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[30][4]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[18][4]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|registers[26][4]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[22][4]~q\ & ( (\REGFILE|registers[30][4]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[22][4]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[18][4]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|registers[26][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][4]~q\,
	datab => \REGFILE|ALT_INV_registers[18][4]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[26][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[22][4]~q\,
	combout => \REGFILE|Mux27~2_combout\);

-- Location: LABCELL_X21_Y13_N51
\REGFILE|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][4]~q\,
	datab => \REGFILE|ALT_INV_registers[27][4]~q\,
	datac => \REGFILE|ALT_INV_registers[31][4]~q\,
	datad => \REGFILE|ALT_INV_registers[23][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux27~3_combout\);

-- Location: LABCELL_X20_Y11_N12
\REGFILE|Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~9_combout\ = ( \REGFILE|Mux27~2_combout\ & ( \REGFILE|Mux27~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux27~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux27~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux27~2_combout\ & ( \REGFILE|Mux27~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux27~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux27~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \REGFILE|Mux27~2_combout\ & ( !\REGFILE|Mux27~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux27~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux27~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # 
-- ( !\REGFILE|Mux27~2_combout\ & ( !\REGFILE|Mux27~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux27~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux27~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_Mux27~1_combout\,
	datac => \REGFILE|ALT_INV_Mux27~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux27~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~3_combout\,
	combout => \REGFILE|Mux27~9_combout\);

-- Location: LABCELL_X17_Y9_N54
\REGFILE|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~8_combout\ = ( \REGFILE|Mux27~10_combout\ & ( \REGFILE|Mux27~9_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux27~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( 
-- !\REGFILE|Mux27~10_combout\ & ( \REGFILE|Mux27~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux27~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REGFILE|Mux27~10_combout\ & ( 
-- !\REGFILE|Mux27~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux27~4_combout\))) ) ) ) # ( !\REGFILE|Mux27~10_combout\ & ( !\REGFILE|Mux27~9_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux27~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010100010101000101001010101011101111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux27~4_combout\,
	datad => \REGFILE|ALT_INV_Mux27~5_combout\,
	datae => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~9_combout\,
	combout => \REGFILE|Mux27~8_combout\);

-- Location: LABCELL_X10_Y8_N48
\NEXT_PC[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[4]~4_combout\ = ( \Add0~9_sumout\ & ( \PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~9_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)))) ) ) ) # ( !\Add0~9_sumout\ & ( \PC|PC[4]~1_combout\ & 
-- ( (!\PC|PC[1]~0_combout\ & (\Add1~9_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)))) ) ) ) # ( \Add0~9_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\REGFILE|Mux27~8_combout\) ) ) ) # ( 
-- !\Add0~9_sumout\ & ( !\PC|PC[4]~1_combout\ & ( (\PC|PC[1]~0_combout\ & \REGFILE|Mux27~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \REGFILE|ALT_INV_Mux27~8_combout\,
	datac => \ALT_INV_Add1~9_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \ALT_INV_Add0~9_sumout\,
	dataf => \PC|ALT_INV_PC[4]~1_combout\,
	combout => \NEXT_PC[4]~4_combout\);

-- Location: FF_X10_Y8_N50
\PC|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(4));

-- Location: LABCELL_X12_Y8_N30
\NEXT_PC[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[3]~3_combout\ = ( \PC|PC[4]~1_combout\ & ( \PC|PC[1]~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( \PC|PC[1]~0_combout\ & ( \REGFILE|Mux28~8_combout\ ) ) ) # ( \PC|PC[4]~1_combout\ & ( 
-- !\PC|PC[1]~0_combout\ & ( \Add1~5_sumout\ ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\PC|PC[1]~0_combout\ & ( \Add0~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~5_sumout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \ALT_INV_Add1~5_sumout\,
	datad => \REGFILE|ALT_INV_Mux28~8_combout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \PC|ALT_INV_PC[1]~0_combout\,
	combout => \NEXT_PC[3]~3_combout\);

-- Location: FF_X12_Y8_N32
\PC|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(3));

-- Location: MLABCELL_X9_Y8_N45
\PC|PC[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|PC[1]~0_combout\ = ( \CONTROL|Mux10~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\CONTROL|Mux9~2_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27))))) ) ) ) # ( !\CONTROL|Mux10~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\CONTROL|Mux9~2_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(27))) ) ) ) # ( \CONTROL|Mux10~0_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\CONTROL|Mux9~2_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(27))) ) ) ) # ( !\CONTROL|Mux10~0_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\CONTROL|Mux9~2_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \CONTROL|ALT_INV_Mux9~2_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \CONTROL|ALT_INV_Mux10~0_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \PC|PC[1]~0_combout\);

-- Location: LABCELL_X12_Y8_N0
\NEXT_PC[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[2]~2_combout\ = ( \PC|PC[4]~1_combout\ & ( \Add1~1_sumout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( \Add1~1_sumout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~1_sumout\)) 
-- # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux29~8_combout\))) ) ) ) # ( \PC|PC[4]~1_combout\ & ( !\Add1~1_sumout\ & ( (\PC|PC[1]~0_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( !\PC|PC[4]~1_combout\ & ( !\Add1~1_sumout\ & ( 
-- (!\PC|PC[1]~0_combout\ & (\Add0~1_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux29~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \ALT_INV_Add0~1_sumout\,
	datad => \REGFILE|ALT_INV_Mux29~8_combout\,
	datae => \PC|ALT_INV_PC[4]~1_combout\,
	dataf => \ALT_INV_Add1~1_sumout\,
	combout => \NEXT_PC[2]~2_combout\);

-- Location: FF_X12_Y8_N2
\PC|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(2));

-- Location: LABCELL_X16_Y7_N15
\REGFILE|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~5_combout\ = ( \REGFILE|registers[15][0]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[13][0]~q\) ) ) ) # ( !\REGFILE|registers[15][0]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[13][0]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REGFILE|registers[15][0]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[12][0]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[14][0]~q\))) ) ) ) # ( !\REGFILE|registers[15][0]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[12][0]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[14][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][0]~q\,
	datab => \REGFILE|ALT_INV_registers[13][0]~q\,
	datac => \REGFILE|ALT_INV_registers[14][0]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[15][0]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux31~5_combout\);

-- Location: MLABCELL_X18_Y8_N54
\REGFILE|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~4_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][0]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][0]~q\,
	datab => \REGFILE|ALT_INV_registers[11][0]~q\,
	datac => \REGFILE|ALT_INV_registers[10][0]~q\,
	datad => \REGFILE|ALT_INV_registers[9][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux31~4_combout\);

-- Location: LABCELL_X17_Y10_N57
\REGFILE|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[3][0]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[1][0]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[2][0]~q\ & ( (\REGFILE|registers[3][0]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[2][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[1][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][0]~q\,
	datab => \REGFILE|ALT_INV_registers[3][0]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[0][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[2][0]~q\,
	combout => \REGFILE|Mux31~7_combout\);

-- Location: LABCELL_X16_Y9_N33
\REGFILE|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[6][0]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[7][0]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][0]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[4][0]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[5][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[6][0]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[7][0]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[5][0]~q\ & ( (\REGFILE|registers[4][0]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][0]~q\,
	datab => \REGFILE|ALT_INV_registers[7][0]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[6][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[5][0]~q\,
	combout => \REGFILE|Mux31~6_combout\);

-- Location: LABCELL_X17_Y10_N36
\REGFILE|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~10_combout\ = ( \REGFILE|Mux31~7_combout\ & ( \REGFILE|Mux31~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|Mux31~7_combout\ & ( 
-- \REGFILE|Mux31~6_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|Mux31~7_combout\ & ( !\REGFILE|Mux31~6_combout\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) ) ) ) # ( !\REGFILE|Mux31~7_combout\ & ( !\REGFILE|Mux31~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111100001111000000001111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux31~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~6_combout\,
	combout => \REGFILE|Mux31~10_combout\);

-- Location: LABCELL_X17_Y11_N9
\REGFILE|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][0]~q\,
	datab => \REGFILE|ALT_INV_registers[27][0]~q\,
	datac => \REGFILE|ALT_INV_registers[23][0]~q\,
	datad => \REGFILE|ALT_INV_registers[19][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux31~3_combout\);

-- Location: LABCELL_X17_Y10_N9
\REGFILE|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][0]~q\,
	datab => \REGFILE|ALT_INV_registers[18][0]~q\,
	datac => \REGFILE|ALT_INV_registers[26][0]~q\,
	datad => \REGFILE|ALT_INV_registers[30][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux31~2_combout\);

-- Location: LABCELL_X20_Y9_N15
\REGFILE|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~0_combout\ = ( \REGFILE|registers[20][0]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[24][0]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][0]~q\)) ) ) ) # ( !\REGFILE|registers[20][0]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[24][0]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][0]~q\)) ) ) ) # ( \REGFILE|registers[20][0]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (\REGFILE|registers[16][0]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|registers[20][0]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- \REGFILE|registers[16][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_registers[28][0]~q\,
	datac => \REGFILE|ALT_INV_registers[16][0]~q\,
	datad => \REGFILE|ALT_INV_registers[24][0]~q\,
	datae => \REGFILE|ALT_INV_registers[20][0]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux31~0_combout\);

-- Location: LABCELL_X17_Y13_N54
\REGFILE|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~1_combout\ = ( \REGFILE|registers[21][0]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[25][0]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[29][0]~q\))) ) ) ) # ( !\REGFILE|registers[21][0]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & (\REGFILE|registers[25][0]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[29][0]~q\))) ) ) ) # ( \REGFILE|registers[21][0]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[17][0]~q\) ) ) ) # ( !\REGFILE|registers[21][0]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[17][0]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][0]~q\,
	datab => \REGFILE|ALT_INV_registers[17][0]~q\,
	datac => \REGFILE|ALT_INV_registers[29][0]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[21][0]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux31~1_combout\);

-- Location: LABCELL_X17_Y10_N30
\REGFILE|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~9_combout\ = ( \REGFILE|Mux31~0_combout\ & ( \REGFILE|Mux31~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux31~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux31~3_combout\))) ) ) ) # ( !\REGFILE|Mux31~0_combout\ & ( \REGFILE|Mux31~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux31~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux31~3_combout\)))) ) ) ) # ( \REGFILE|Mux31~0_combout\ & ( !\REGFILE|Mux31~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux31~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux31~3_combout\)))) ) ) ) # ( !\REGFILE|Mux31~0_combout\ & ( !\REGFILE|Mux31~1_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux31~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux31~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux31~3_combout\,
	datad => \REGFILE|ALT_INV_Mux31~2_combout\,
	datae => \REGFILE|ALT_INV_Mux31~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~1_combout\,
	combout => \REGFILE|Mux31~9_combout\);

-- Location: LABCELL_X17_Y10_N42
\REGFILE|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~8_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux31~9_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux31~4_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( 
-- !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux31~9_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux31~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REGFILE|Mux31~10_combout\ & ( 
-- !\REGFILE|Mux31~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux31~4_combout\))) ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux31~9_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|Mux31~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010100010001010101001010111010101111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux31~5_combout\,
	datad => \REGFILE|ALT_INV_Mux31~4_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~9_combout\,
	combout => \REGFILE|Mux31~8_combout\);

-- Location: LABCELL_X10_Y8_N9
\NEXT_PC[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[0]~0_combout\ = ( \REGFILE|Mux31~8_combout\ & ( \CONTROL|Mux10~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REGFILE|ALT_INV_Mux31~8_combout\,
	dataf => \CONTROL|ALT_INV_Mux10~1_combout\,
	combout => \NEXT_PC[0]~0_combout\);

-- Location: FF_X10_Y8_N11
\PC|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \PC|PC[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(0));

-- Location: LABCELL_X12_Y13_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


