#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x135f11cd0 .scope module, "registerfile" "registerfile" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /OUTPUT 32 "readdata1";
    .port_info 7 /OUTPUT 32 "readdata2";
L_0x135ea2c50 .functor BUFZ 32, L_0x135ea2a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135ea2f20 .functor BUFZ 32, L_0x135ea2d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f08ac0_0 .net *"_ivl_0", 31 0, L_0x135ea2a70;  1 drivers
v0x135e3b2e0_0 .net *"_ivl_10", 6 0, L_0x135ea2de0;  1 drivers
L_0x128040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e28120_0 .net *"_ivl_13", 1 0, L_0x128040058;  1 drivers
v0x135e18370_0 .net *"_ivl_2", 6 0, L_0x135ea2b10;  1 drivers
L_0x128040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e1a820_0 .net *"_ivl_5", 1 0, L_0x128040010;  1 drivers
v0x135e09b80_0 .net *"_ivl_8", 31 0, L_0x135ea2d00;  1 drivers
o0x138018130 .functor BUFZ 1, C4<z>; HiZ drive
v0x135e2ff60_0 .net "clk", 0 0, o0x138018130;  0 drivers
o0x138018160 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x135e38b20_0 .net "func3_wb", 2 0, o0x138018160;  0 drivers
o0x138018190 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x135e38bb0_0 .net "rd", 4 0, o0x138018190;  0 drivers
v0x135e33980_0 .net "readdata1", 31 0, L_0x135ea2c50;  1 drivers
v0x135e33a10_0 .net "readdata2", 31 0, L_0x135ea2f20;  1 drivers
v0x135e33aa0 .array "regfile", 31 0, 31 0;
o0x138018220 .functor BUFZ 1, C4<z>; HiZ drive
v0x135e33b30_0 .net "regwrite", 0 0, o0x138018220;  0 drivers
o0x138018250 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x135e33bc0_0 .net "rs1", 4 0, o0x138018250;  0 drivers
o0x138018280 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x135e2c6f0_0 .net "rs2", 4 0, o0x138018280;  0 drivers
o0x1380182b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135e2c780_0 .net "writedata", 31 0, o0x1380182b0;  0 drivers
E_0x135f0d450 .event posedge, v0x135e2ff60_0;
L_0x135ea2a70 .array/port v0x135e33aa0, L_0x135ea2b10;
L_0x135ea2b10 .concat [ 5 2 0 0], o0x138018250, L_0x128040010;
L_0x135ea2d00 .array/port v0x135e33aa0, L_0x135ea2de0;
L_0x135ea2de0 .concat [ 5 2 0 0], o0x138018280, L_0x128040058;
S_0x135f11a10 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 3 26;
 .timescale 0 0;
P_0x136809e00 .param/l "COL_WIDTH" 0 3 29, +C4<00000000000000000000000000001000>;
P_0x136809e40 .param/l "IMG_ADDR_WIDTH" 0 3 31, +C4<00000000000000000000000000001000>;
P_0x136809e80 .param/l "IMG_BASE_ADDR" 0 3 133, C4<00110000000001000000000000000000>;
P_0x136809ec0 .param/l "IMG_SIZE" 0 3 33, +C4<00000000000000000000000011111111>;
P_0x136809f00 .param/l "KERNEL_DEPTH" 0 3 35, +C4<00000000000000000000000000100000>;
P_0x136809f40 .param/l "KERN_BASE_ADDR" 0 3 134, C4<00110000000000100000000000000000>;
P_0x136809f80 .param/l "KERN_CNT_WIDTH" 0 3 30, +C4<00000000000000000000000000000011>;
P_0x136809fc0 .param/l "KERN_COL_WIDTH" 0 3 28, +C4<00000000000000000000000000000011>;
P_0x13680a000 .param/l "LOADED_IMG_SIZE" 0 3 34, +C4<00000000000000000000000001010101>;
P_0x13680a040 .param/l "MEMORY_DEPTH" 0 3 37, +C4<00000000000000000000000000100000>;
P_0x13680a080 .param/l "NO_OF_INSTS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x13680a0c0 .param/l "REG_BASE_ADDR" 0 3 131, C4<00110000000000000000000000000000>;
P_0x13680a100 .param/l "RESULT_DEPTH" 0 3 36, +C4<00000000000000000000000001010101>;
P_0x13680a140 .param/l "RES_BASE_ADDR" 0 3 135, C4<00110000000000110000000000000000>;
P_0x13680a180 .param/l "RSLT_ADDR_WIDTH" 0 3 32, +C4<00000000000000000000000000001000>;
P_0x13680a1c0 .param/l "VERBOSE" 0 3 136, +C4<00000000000000000000000000000011>;
v0x135ea1120_0 .var "clk", 0 0;
v0x135ea11d0_0 .var "clk_riscv", 0 0;
v0x135ea1370_0 .var "cols", 7 0;
v0x135ea1420_0 .var "en_max_pool", 0 0;
v0x135ea14b0_0 .var "from_riscv", 0 0;
v0x135ea1540_0 .var/i "i", 31 0;
v0x135ea15d0 .array "image", 85 0, 23 0;
v0x135ea1670_0 .var "img_count", 7 0;
v0x135ea1720 .array "img_names", 0 1, 47 0;
v0x135ea1830_0 .var/i "iter", 31 0;
v0x135ea18d0_0 .var "kern_addr_mode", 0 0;
v0x135ea1970_0 .var "kern_cols", 2 0;
v0x135ea1a20 .array "kernels", 31 0, 23 0;
v0x135ea1ac0_0 .var "kerns", 2 0;
v0x135ea1b70 .array "loaded_img", 255 0, 7 0;
v0x135ea1c10_0 .var "loaded_img_string", 511 0;
v0x135ea1cc0_0 .var "mask", 2 0;
v0x135ea1e50_0 .var "reset", 0 0;
v0x135ea1ee0 .array "result", 85 0, 19 0;
v0x135ea1f70_0 .var "result_cols", 7 0;
v0x135ea2020 .array "result_sim", 85 0, 19 0;
v0x135ea20c0_0 .var "rst_riscv", 0 0;
v0x135ea2190_0 .var/i "run_count", 31 0;
v0x135ea2220_0 .var "shift", 3 0;
v0x135ea22b0_0 .var "stride", 7 0;
v0x135ea2340_0 .var "wb_clk_i", 0 0;
v0x135ea23d0_0 .var "wb_rst_i", 0 0;
v0x135ea2460_0 .net "wbs_ack_o", 0 0, L_0x135eab960;  1 drivers
v0x135ea24f0_0 .var "wbs_adr_i", 31 0;
v0x135ea2580_0 .var "wbs_cyc_i", 0 0;
v0x135ea2610_0 .var "wbs_dat_i", 31 0;
v0x135ea26a0_0 .net "wbs_dat_o", 31 0, v0x135e9ff70_0;  1 drivers
v0x135ea2750_0 .var "wbs_sel_i", 3 0;
v0x135ea1d50_0 .var "wbs_stb_i", 0 0;
v0x135ea29e0_0 .var "wbs_we_i", 0 0;
E_0x135e33c50 .event anyedge, v0x135ea1e50_0;
E_0x135e43250 .event anyedge, v0x135ea1120_0;
S_0x135e2c810 .scope task, "calculate_results" "calculate_results" 3 366, 3 366 0, S_0x135f11a10;
 .timescale 0 0;
v0x135e2b110_0 .var/i "c", 31 0;
v0x135e2b1a0 .array "conv_result", 85 0, 20 0;
v0x135e2b230_0 .var/i "kc", 31 0;
v0x135e2b2c0_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e2b2c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e2b110_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x135e2b110_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x135e2b110_0;
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x135e2b1a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e2b230_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x135e2b230_0;
    %load/vec4 v0x135ea1970_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x135e2b110_0;
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x135e2b1a0, 4;
    %load/vec4 v0x135ea1cc0_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x135e2b110_0;
    %load/vec4 v0x135e2b230_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x135ea15d0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x135e2b2c0_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x135ea18d0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x135e2b230_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x135ea1a20, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x135ea1cc0_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x135e2b110_0;
    %load/vec4 v0x135e2b230_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x135ea15d0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x135e2b2c0_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x135ea18d0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x135e2b230_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x135ea1a20, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x135ea1cc0_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x135e2b110_0;
    %load/vec4 v0x135e2b230_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x135ea15d0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x135e2b2c0_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x135ea18d0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x135e2b230_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x135ea1a20, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x135e2b110_0;
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x135e2b1a0, 4, 0;
    %load/vec4 v0x135e2b230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e2b230_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x135e2b110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e2b110_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x135e2b2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e2b2c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x135ea1420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e2b2c0_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e2b110_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x135e2b110_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x135e2b110_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x135e2b1a0, 4;
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x135e2b110_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x135e2b1a0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x135e2b110_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x135e2b1a0, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x135e2b110_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x135e2b1a0, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x135e2b2c0_0;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x135e2b110_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x135ea2020, 4, 0;
    %load/vec4 v0x135e2b110_0;
    %addi 2, 0, 32;
    %store/vec4 v0x135e2b110_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x135e2b2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e2b2c0_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e2b110_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x135e2b110_0;
    %load/vec4 v0x135ea1f70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x135e2b110_0;
    %load/vec4a v0x135e2b1a0, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x135e2b110_0;
    %store/vec4a v0x135ea2020, 4, 0;
    %vpi_call 3 409 "$display", "result_sim[%0d] = %0d", v0x135e2b110_0, &A<v0x135ea2020, v0x135e2b110_0 > {0 0 0};
    %load/vec4 v0x135e2b110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e2b110_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x135e26b20 .scope task, "compare_results" "compare_results" 3 333, 3 333 0, S_0x135f11a10;
 .timescale 0 0;
v0x135e2b350_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e2b350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x135ea1540_0;
    %load/vec4 v0x135ea1f70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x135ea1540_0;
    %load/vec4a v0x135ea1ee0, 4;
    %ix/getv/s 4, v0x135ea1540_0;
    %load/vec4a v0x135ea2020, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x135e2b350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e2b350_0, 0, 32;
    %vpi_call 3 342 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x135ea1ee0, v0x135ea1540_0 >, &A<v0x135ea2020, v0x135ea1540_0 >, v0x135ea1540_0, v0x135e2b350_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 3 346 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x135ea1ee0, v0x135ea1540_0 >, &A<v0x135ea2020, v0x135ea1540_0 >, v0x135ea1540_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x135ea1540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x135e2b350_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 3 350 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x135e26c90 .scope task, "config_hw" "config_hw" 3 502, 3 502 0, S_0x135f11a10;
 .timescale 0 0;
v0x135e23d50_0 .var "cols_in", 7 0;
v0x135e23de0_0 .var "en_max_pool_in", 0 0;
v0x135e23e70_0 .var "inst_no", 7 0;
v0x135e23f00_0 .var "kern_addr_mode_in", 0 0;
v0x135e23f90_0 .var "kern_cols_in", 2 0;
v0x135e17d90_0 .var "kerns_in", 2 0;
v0x135e17e20_0 .var "mask_in", 2 0;
v0x135e17eb0_0 .var "result_cols_in", 7 0;
v0x135e17f40_0 .var "shift_in", 3 0;
v0x135e17fd0_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x135e23e70_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x135ea0ab0_0, 0, 32;
    %load/vec4 v0x135e23f90_0;
    %pad/u 32;
    %load/vec4 v0x135e23d50_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135e17d90_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135e17fd0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135ea0b70_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135ea08f0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x135e23e70_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x135ea0ab0_0, 0, 32;
    %load/vec4 v0x135e17eb0_0;
    %pad/u 32;
    %load/vec4 v0x135e17f40_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135e23f00_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135e23de0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135e17e20_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135ea0b70_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135ea08f0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x135e23e70_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135ea0ab0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x135ea0b70_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135ea08f0;
    %join;
    %end;
S_0x135e12570 .scope task, "config_test" "config_test" 3 236, 3 236 0, S_0x135f11a10;
 .timescale 0 0;
v0x135e126e0_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x135e126e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x135ea1970_0, 0, 3;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x135ea1370_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x135ea1ac0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x135ea22b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea18d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135ea2220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea1420_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x135ea1cc0_0, 0, 3;
    %load/vec4 v0x135ea1420_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x135ea1f70_0, 0, 8;
    %pushi/vec4 3420208, 0, 32; draw_string_vec4
    %pushi/vec4 14649, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ea1720, 4, 0;
    %pushi/vec4 3291188, 0, 32; draw_string_vec4
    %pushi/vec4 13623, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ea1720, 4, 0;
    %vpi_call 3 257 "$display", "--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x135e126e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x135ea1970_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x135ea1370_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x135ea1ac0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x135ea22b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea18d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135ea2220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea1420_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x135ea1cc0_0, 0, 3;
    %load/vec4 v0x135ea1420_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x135ea1f70_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x135e126e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x135ea1970_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x135ea1370_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x135ea1ac0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x135ea22b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea18d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135ea2220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea1420_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x135ea1cc0_0, 0, 3;
    %load/vec4 v0x135ea1420_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x135ea1f70_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x135e126e0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x135ea1970_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x135ea1370_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x135ea1ac0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x135ea22b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea18d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135ea2220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea1420_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x135ea1cc0_0, 0, 3;
    %load/vec4 v0x135ea1420_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x135ea1370_0;
    %pad/u 32;
    %load/vec4 v0x135ea1ac0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x135ea1f70_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 3 296 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 3 297 "$display", "kern_cols        = %0d", v0x135ea1970_0 {0 0 0};
    %vpi_call 3 298 "$display", "cols             = %0d", v0x135ea1370_0 {0 0 0};
    %vpi_call 3 299 "$display", "kerns            = %0d", v0x135ea1ac0_0 {0 0 0};
    %vpi_call 3 300 "$display", "stride           = %0d", v0x135ea22b0_0 {0 0 0};
    %vpi_call 3 301 "$display", "kern_addr_mode   = %0d", v0x135ea18d0_0 {0 0 0};
    %vpi_call 3 302 "$display", "shift            = %0d", v0x135ea2220_0 {0 0 0};
    %vpi_call 3 303 "$display", "en_max_pool      = %0d", v0x135ea1420_0 {0 0 0};
    %vpi_call 3 304 "$display", "mask             = %0d", v0x135ea1cc0_0 {0 0 0};
    %vpi_call 3 305 "$display", "result_cols      = %0d", v0x135ea1f70_0 {0 0 0};
    %vpi_call 3 306 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x135e06140 .scope module, "core" "riscv" 3 89, 4 20 0, S_0x135f11a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x135eab300 .functor AND 1, v0x135e47340_0, v0x135e48010_0, C4<1>, C4<1>;
L_0x135eab3f0 .functor OR 1, L_0x135eab300, v0x135e47610_0, C4<0>, C4<0>;
L_0x1280406d0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x135e54600_0 .net/2u *"_ivl_28", 6 0, L_0x1280406d0;  1 drivers
v0x135e54690_0 .net *"_ivl_34", 0 0, L_0x135eab300;  1 drivers
v0x135e54720_0 .net "a", 31 0, L_0x135ea5740;  1 drivers
v0x135e547b0_0 .net "a_id", 31 0, v0x135e4b3c0_0;  1 drivers
v0x135e54840_0 .net "alu_2_bef", 31 0, L_0x135ea8650;  1 drivers
v0x135e548d0_0 .net "alu_in1", 31 0, L_0x135ea7580;  1 drivers
v0x135e54960_0 .net "alu_in1_enhanced", 31 0, L_0x135ea78e0;  1 drivers
v0x135e549f0_0 .net "alu_in2", 31 0, L_0x135ea8970;  1 drivers
v0x135e54a80_0 .net "alu_in2_enhanced", 31 0, L_0x135ea8c90;  1 drivers
v0x135e54b10_0 .net "alu_or_mem_ex", 31 0, L_0x135ea7320;  1 drivers
v0x135e54ba0_0 .net "aluctl", 3 0, v0x135e44840_0;  1 drivers
v0x135e54c30_0 .net "aluop", 1 0, v0x135e4e270_0;  1 drivers
v0x135e54cc0_0 .net "aluop_id", 1 0, v0x135e4b450_0;  1 drivers
v0x135e54d50_0 .net "alures", 31 0, v0x135e44520_0;  1 drivers
v0x135e54de0_0 .net "alures_ex", 31 0, v0x135e47190_0;  1 drivers
v0x135e54e70_0 .net "alures_wb", 31 0, v0x135e53f40_0;  1 drivers
v0x135e54f00_0 .net "alusrc", 0 0, v0x135e4e300_0;  1 drivers
v0x135e55090_0 .net "alusrc_id", 0 0, v0x135e4b570_0;  1 drivers
v0x135e55120_0 .net "b", 31 0, L_0x135ea5b10;  1 drivers
v0x135e551b0_0 .net "b_ex", 31 0, v0x135e47220_0;  1 drivers
v0x135e55240_0 .net "b_id", 31 0, v0x135e4b720_0;  1 drivers
v0x135e552d0_0 .net "branch", 0 0, v0x135e4e390_0;  1 drivers
v0x135e55360_0 .net "branch_ex", 0 0, v0x135e47340_0;  1 drivers
v0x135e553f0_0 .net "branch_id", 0 0, v0x135e4b7b0_0;  1 drivers
v0x135e55480_0 .net "clk", 0 0, v0x135ea11d0_0;  1 drivers
v0x135e55510_0 .net "enable_control", 0 0, v0x135e4a880_0;  1 drivers
v0x135e555a0_0 .net "enable_if", 0 0, v0x135e4a910_0;  1 drivers
v0x135e55630_0 .net "enable_pc", 0 0, v0x135e4a9a0_0;  1 drivers
v0x135e556c0_0 .net "forwardA", 1 0, v0x135e4a1d0_0;  1 drivers
v0x135e55750_0 .net "forwardB", 1 0, v0x135e4a260_0;  1 drivers
L_0x128040cb8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135e557e0_0 .net "four", 31 0, L_0x128040cb8;  1 drivers
v0x135e55870_0 .net "func3_ex", 2 0, v0x135e474f0_0;  1 drivers
v0x135e55900_0 .net "func3_id", 2 0, v0x135e4b9f0_0;  1 drivers
v0x135e54f90_0 .net "func7_id", 0 0, v0x135e4bb10_0;  1 drivers
v0x135e55b90_0 .net "immediate", 31 0, v0x135e4d510_0;  1 drivers
v0x135e55c20_0 .net "immediate_id", 31 0, v0x135e4bc30_0;  1 drivers
v0x135e55cb0_0 .net "ins", 31 0, L_0x135ea3c40;  1 drivers
v0x135e55d40_0 .net "ins_if", 31 0, v0x135e4cf50_0;  1 drivers
v0x135e55dd0_0 .net "jump", 0 0, v0x135e4e4b0_0;  1 drivers
v0x135e55e60_0 .net "jump_ex", 0 0, v0x135e47610_0;  1 drivers
v0x135e55ef0_0 .net "jump_id", 0 0, v0x135e4be50_0;  1 drivers
v0x135e55f80_0 .net "memread", 0 0, v0x135e4e540_0;  1 drivers
v0x135e56010_0 .net "memread_ex", 0 0, v0x135e47730_0;  1 drivers
v0x135e560a0_0 .net "memread_id", 0 0, v0x135e4bee0_0;  1 drivers
v0x135e56130_0 .net "memtoreg", 0 0, v0x135e4e5d0_0;  1 drivers
v0x135e561c0_0 .net "memtoreg_ex", 0 0, v0x135e47850_0;  1 drivers
v0x135e56250_0 .net "memtoreg_id", 0 0, v0x135e4c000_0;  1 drivers
v0x135e562e0_0 .net "memtoreg_wb", 0 0, v0x135e54210_0;  1 drivers
v0x135e56370_0 .net "memwrite", 0 0, v0x135e4e660_0;  1 drivers
v0x135e56400_0 .net "memwrite_cn", 0 0, L_0x135ea44c0;  1 drivers
v0x135e56490_0 .net "memwrite_ex", 0 0, v0x135e47970_0;  1 drivers
v0x135e56520_0 .net "memwrite_id", 0 0, v0x135e4c120_0;  1 drivers
v0x135e565b0_0 .net "newpc", 31 0, L_0x135ea3390;  1 drivers
v0x135e56640_0 .net "opcode_id", 6 0, v0x135e4c240_0;  1 drivers
o0x138018a60 .functor BUFZ 1, C4<z>; HiZ drive
v0x135e566d0_0 .net "overflow", 0 0, o0x138018a60;  0 drivers
v0x135e56760_0 .net "pc", 31 0, v0x135e521a0_0;  1 drivers
v0x135e567f0_0 .net "pc_id", 31 0, v0x135e4c360_0;  1 drivers
v0x135e56880_0 .net "pc_if", 31 0, v0x135e4d070_0;  1 drivers
v0x135e56910_0 .net "pcsrc", 0 0, L_0x135eab3f0;  1 drivers
v0x135e569a0_0 .net "rd_ex", 4 0, v0x135e47c20_0;  1 drivers
v0x135e56a30_0 .net "rd_id", 4 0, v0x135e4c5a0_0;  1 drivers
v0x135e56ac0_0 .net "rd_wb", 4 0, v0x135e54330_0;  1 drivers
v0x135e56b50_0 .net "readdata", 31 0, L_0x135eab080;  1 drivers
v0x135e56be0_0 .net "readdata_wb", 31 0, v0x135e54450_0;  1 drivers
v0x135e56c70_0 .net "regwrite", 0 0, v0x135e4e780_0;  1 drivers
v0x135e559d0_0 .net "regwrite_cn", 0 0, L_0x135ea41a0;  1 drivers
v0x135e55a60_0 .net "regwrite_ex", 0 0, v0x135e47d40_0;  1 drivers
v0x135e55af0_0 .net "regwrite_id", 0 0, v0x135e4c630_0;  1 drivers
v0x135e56d40_0 .net "regwrite_wb", 0 0, v0x135e54570_0;  1 drivers
v0x135e56dd0_0 .net "rs1_id", 4 0, v0x135e4c8c0_0;  1 drivers
v0x135e56ea0_0 .net "rs2_id", 4 0, v0x135e4c9e0_0;  1 drivers
v0x135e56f70_0 .net "rst", 0 0, v0x135ea20c0_0;  1 drivers
v0x135e57000_0 .net "signal_pc_new", 0 0, L_0x135ea6290;  1 drivers
v0x135e57090_0 .net "sumA", 31 0, L_0x135ea2fd0;  1 drivers
v0x135e57160_0 .net "sumB", 31 0, L_0x135ea67d0;  1 drivers
v0x135e57230_0 .net "sumB_ex", 31 0, v0x135e47ef0_0;  1 drivers
v0x135e57300_0 .net "sumB_in2", 31 0, L_0x135ea65f0;  1 drivers
v0x135e573d0_0 .net "writedata", 31 0, L_0x135eab6a0;  1 drivers
v0x135e574e0_0 .net "zero", 0 0, L_0x135ea8df0;  1 drivers
v0x135e57570_0 .net "zero_ex", 0 0, v0x135e48010_0;  1 drivers
L_0x135ea3da0 .part v0x135e4cf50_0, 15, 5;
L_0x135ea3e40 .part v0x135e4cf50_0, 20, 5;
L_0x135ea5bf0 .part v0x135e4cf50_0, 15, 5;
L_0x135ea5c90 .part v0x135e4cf50_0, 20, 5;
L_0x135ea5d30 .part v0x135e4cf50_0, 0, 7;
L_0x135ea5dd0 .part v0x135e4cf50_0, 30, 1;
L_0x135ea5f70 .part v0x135e4cf50_0, 12, 3;
L_0x135ea6010 .part v0x135e4cf50_0, 7, 5;
L_0x135ea60b0 .part v0x135e4cf50_0, 0, 7;
L_0x135ea6150 .part v0x135e4cf50_0, 15, 5;
L_0x135ea61f0 .part v0x135e4cf50_0, 20, 5;
L_0x135ea6290 .cmp/eq 7, v0x135e4c240_0, L_0x1280406d0;
S_0x135e062b0 .scope module, "adder" "adder" 4 45, 5 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
v0x135e12770_0 .net "in1", 31 0, v0x135e521a0_0;  alias, 1 drivers
L_0x1280400a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135e3acb0_0 .net "in2", 31 0, L_0x1280400a0;  1 drivers
v0x135e3ad40_0 .net "out", 31 0, L_0x135ea2fd0;  alias, 1 drivers
L_0x135ea2fd0 .arith/sum 32, v0x135e521a0_0, L_0x1280400a0;
S_0x135e3add0 .scope module, "adder2" "adder" 4 68, 5 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
v0x135e3af40_0 .net "in1", 31 0, v0x135e4bc30_0;  alias, 1 drivers
v0x135e43fc0_0 .net "in2", 31 0, L_0x135ea65f0;  alias, 1 drivers
v0x135e44050_0 .net "out", 31 0, L_0x135ea67d0;  alias, 1 drivers
L_0x135ea67d0 .arith/sum 32, v0x135e4bc30_0, L_0x135ea65f0;
S_0x135e440e0 .scope module, "alu" "alu" 4 84, 6 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluctl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
L_0x128040d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e442e0_0 .net/2u *"_ivl_0", 31 0, L_0x128040d90;  1 drivers
v0x135e44370_0 .net "a", 31 0, L_0x135ea78e0;  alias, 1 drivers
v0x135e44400_0 .net "aluctl", 3 0, v0x135e44840_0;  alias, 1 drivers
v0x135e44490_0 .net "b", 31 0, L_0x135ea8c90;  alias, 1 drivers
v0x135e44520_0 .var "out", 31 0;
v0x135e445b0_0 .net "overflow", 0 0, o0x138018a60;  alias, 0 drivers
v0x135e44640_0 .net "zero", 0 0, L_0x135ea8df0;  alias, 1 drivers
E_0x135e3afd0 .event anyedge, v0x135e44490_0, v0x135e44370_0, v0x135e44400_0;
L_0x135ea8df0 .cmp/eq 32, v0x135e44520_0, L_0x128040d90;
S_0x135e446d0 .scope module, "alucon" "alucontrol" 4 69, 7 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 1 "func7";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /OUTPUT 4 "aluctl";
v0x135e44840_0 .var "aluctl", 3 0;
v0x135e448d0_0 .net "aluop", 1 0, v0x135e4b450_0;  alias, 1 drivers
v0x135e44960_0 .net "func3", 2 0, v0x135e4b9f0_0;  alias, 1 drivers
v0x135e449f0_0 .net "func7", 0 0, v0x135e4bb10_0;  alias, 1 drivers
v0x135e44a80_0 .net "jump", 0 0, v0x135e4be50_0;  alias, 1 drivers
E_0x135e2b3e0 .event anyedge, v0x135e44960_0, v0x135e449f0_0, v0x135e448d0_0;
S_0x135e44b10 .scope module, "datamem" "datamemory" 4 90, 8 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writedata";
    .port_info 3 /INPUT 1 "memread";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 3 "func3_ex";
    .port_info 6 /OUTPUT 32 "readdata";
v0x135e44d30_0 .net *"_ivl_0", 7 0, L_0x135ea8e90;  1 drivers
v0x135e44dc0_0 .net *"_ivl_10", 31 0, L_0x135ea9110;  1 drivers
v0x135e44e50_0 .net *"_ivl_12", 7 0, L_0x135ea9250;  1 drivers
L_0x128040e68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135e44ee0_0 .net/2u *"_ivl_14", 31 0, L_0x128040e68;  1 drivers
v0x135e44f70_0 .net *"_ivl_16", 31 0, L_0x135ea92f0;  1 drivers
v0x135e45000_0 .net *"_ivl_18", 7 0, L_0x135ea9430;  1 drivers
L_0x128040dd8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135e45090_0 .net/2u *"_ivl_2", 31 0, L_0x128040dd8;  1 drivers
v0x135e45120_0 .net *"_ivl_22", 7 0, L_0x135ea9730;  1 drivers
v0x135e451b0_0 .net *"_ivl_25", 0 0, L_0x135ea9820;  1 drivers
v0x135e45240_0 .net *"_ivl_26", 23 0, L_0x135ea98c0;  1 drivers
v0x135e452d0_0 .net *"_ivl_28", 7 0, L_0x135ea9b50;  1 drivers
v0x135e45360_0 .net *"_ivl_30", 31 0, L_0x135ea9a30;  1 drivers
L_0x128040eb0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x135e453f0_0 .net *"_ivl_34", 15 0, L_0x128040eb0;  1 drivers
v0x135e45480_0 .net *"_ivl_36", 7 0, L_0x135ea9f40;  1 drivers
L_0x128040ef8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135e45510_0 .net/2u *"_ivl_38", 31 0, L_0x128040ef8;  1 drivers
v0x135e455a0_0 .net *"_ivl_4", 31 0, L_0x135ea8f30;  1 drivers
v0x135e45630_0 .net *"_ivl_40", 31 0, L_0x135eaa060;  1 drivers
v0x135e457c0_0 .net *"_ivl_42", 7 0, L_0x135eaa140;  1 drivers
v0x135e45850_0 .net *"_ivl_44", 31 0, L_0x135eaa270;  1 drivers
v0x135e458e0_0 .net *"_ivl_48", 31 0, L_0x135eaa4d0;  1 drivers
L_0x128040f40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e45970_0 .net *"_ivl_51", 30 0, L_0x128040f40;  1 drivers
L_0x128040f88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135e45a00_0 .net/2u *"_ivl_52", 31 0, L_0x128040f88;  1 drivers
v0x135e45a90_0 .net *"_ivl_54", 0 0, L_0x135eaa570;  1 drivers
L_0x128040fd0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x135e45b20_0 .net/2u *"_ivl_56", 2 0, L_0x128040fd0;  1 drivers
v0x135e45bb0_0 .net *"_ivl_58", 0 0, L_0x135eaa430;  1 drivers
v0x135e45c40_0 .net *"_ivl_6", 7 0, L_0x135ea9070;  1 drivers
L_0x128041018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x135e45cd0_0 .net/2u *"_ivl_60", 2 0, L_0x128041018;  1 drivers
v0x135e45d60_0 .net *"_ivl_62", 0 0, L_0x135eaa780;  1 drivers
v0x135e45df0_0 .net *"_ivl_64", 31 0, L_0x135eaa960;  1 drivers
L_0x128041060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e45e80_0 .net *"_ivl_67", 23 0, L_0x128041060;  1 drivers
L_0x1280410a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x135e45f10_0 .net/2u *"_ivl_68", 2 0, L_0x1280410a8;  1 drivers
v0x135e45fa0_0 .net *"_ivl_70", 0 0, L_0x135eaaa00;  1 drivers
v0x135e46030_0 .net *"_ivl_72", 31 0, L_0x135eaabb0;  1 drivers
L_0x1280410f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e456c0_0 .net *"_ivl_75", 15 0, L_0x1280410f0;  1 drivers
L_0x128041138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e462c0_0 .net/2u *"_ivl_76", 31 0, L_0x128041138;  1 drivers
v0x135e46350_0 .net *"_ivl_78", 31 0, L_0x135eaac50;  1 drivers
L_0x128040e20 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135e463e0_0 .net/2u *"_ivl_8", 31 0, L_0x128040e20;  1 drivers
v0x135e46470_0 .net *"_ivl_80", 31 0, L_0x135eaadd0;  1 drivers
v0x135e46500_0 .net *"_ivl_82", 31 0, L_0x135eaaef0;  1 drivers
L_0x128041180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e46590_0 .net/2u *"_ivl_84", 31 0, L_0x128041180;  1 drivers
v0x135e46620_0 .net "address", 31 0, v0x135e47190_0;  alias, 1 drivers
v0x135e466b0_0 .net "clk", 0 0, v0x135ea11d0_0;  alias, 1 drivers
v0x135e46740_0 .net "func3_ex", 2 0, v0x135e474f0_0;  alias, 1 drivers
v0x135e467d0_0 .net "half_word", 7 0, L_0x135eaa350;  1 drivers
v0x135e46860 .array "memfile", 1023 0, 7 0;
v0x135e468f0_0 .net "memread", 0 0, v0x135e47730_0;  alias, 1 drivers
v0x135e46980_0 .net "memwrite", 0 0, v0x135e47970_0;  alias, 1 drivers
v0x135e46a10_0 .net "one_byte", 15 0, L_0x135ea9ea0;  1 drivers
v0x135e46aa0_0 .net "one_word", 31 0, L_0x135ea9610;  1 drivers
v0x135e46b30_0 .net "readdata", 31 0, L_0x135eab080;  alias, 1 drivers
v0x135e46bc0_0 .net "writedata", 31 0, v0x135e47220_0;  alias, 1 drivers
E_0x135e3e3f0 .event posedge, v0x135e466b0_0;
L_0x135ea8e90 .array/port v0x135e46860, L_0x135ea8f30;
L_0x135ea8f30 .arith/sum 32, v0x135e47190_0, L_0x128040dd8;
L_0x135ea9070 .array/port v0x135e46860, L_0x135ea9110;
L_0x135ea9110 .arith/sum 32, v0x135e47190_0, L_0x128040e20;
L_0x135ea9250 .array/port v0x135e46860, L_0x135ea92f0;
L_0x135ea92f0 .arith/sum 32, v0x135e47190_0, L_0x128040e68;
L_0x135ea9430 .array/port v0x135e46860, v0x135e47190_0;
L_0x135ea9610 .concat [ 8 8 8 8], L_0x135ea9430, L_0x135ea9250, L_0x135ea9070, L_0x135ea8e90;
L_0x135ea9730 .array/port v0x135e46860, v0x135e47190_0;
L_0x135ea9820 .part L_0x135ea9730, 7, 1;
LS_0x135ea98c0_0_0 .concat [ 1 1 1 1], L_0x135ea9820, L_0x135ea9820, L_0x135ea9820, L_0x135ea9820;
LS_0x135ea98c0_0_4 .concat [ 1 1 1 1], L_0x135ea9820, L_0x135ea9820, L_0x135ea9820, L_0x135ea9820;
LS_0x135ea98c0_0_8 .concat [ 1 1 1 1], L_0x135ea9820, L_0x135ea9820, L_0x135ea9820, L_0x135ea9820;
LS_0x135ea98c0_0_12 .concat [ 1 1 1 1], L_0x135ea9820, L_0x135ea9820, L_0x135ea9820, L_0x135ea9820;
LS_0x135ea98c0_0_16 .concat [ 1 1 1 1], L_0x135ea9820, L_0x135ea9820, L_0x135ea9820, L_0x135ea9820;
LS_0x135ea98c0_0_20 .concat [ 1 1 1 1], L_0x135ea9820, L_0x135ea9820, L_0x135ea9820, L_0x135ea9820;
LS_0x135ea98c0_1_0 .concat [ 4 4 4 4], LS_0x135ea98c0_0_0, LS_0x135ea98c0_0_4, LS_0x135ea98c0_0_8, LS_0x135ea98c0_0_12;
LS_0x135ea98c0_1_4 .concat [ 4 4 0 0], LS_0x135ea98c0_0_16, LS_0x135ea98c0_0_20;
L_0x135ea98c0 .concat [ 16 8 0 0], LS_0x135ea98c0_1_0, LS_0x135ea98c0_1_4;
L_0x135ea9b50 .array/port v0x135e46860, v0x135e47190_0;
L_0x135ea9a30 .concat [ 8 24 0 0], L_0x135ea9b50, L_0x135ea98c0;
L_0x135ea9ea0 .part L_0x135ea9a30, 0, 16;
L_0x135ea9f40 .array/port v0x135e46860, L_0x135eaa060;
L_0x135eaa060 .arith/sum 32, v0x135e47190_0, L_0x128040ef8;
L_0x135eaa140 .array/port v0x135e46860, v0x135e47190_0;
L_0x135eaa270 .concat [ 8 8 16 0], L_0x135eaa140, L_0x135ea9f40, L_0x128040eb0;
L_0x135eaa350 .part L_0x135eaa270, 0, 8;
L_0x135eaa4d0 .concat [ 1 31 0 0], v0x135e47730_0, L_0x128040f40;
L_0x135eaa570 .cmp/eq 32, L_0x135eaa4d0, L_0x128040f88;
L_0x135eaa430 .cmp/eq 3, v0x135e474f0_0, L_0x128040fd0;
L_0x135eaa780 .cmp/eq 3, v0x135e474f0_0, L_0x128041018;
L_0x135eaa960 .concat [ 8 24 0 0], L_0x135eaa350, L_0x128041060;
L_0x135eaaa00 .cmp/eq 3, v0x135e474f0_0, L_0x1280410a8;
L_0x135eaabb0 .concat [ 16 16 0 0], L_0x135ea9ea0, L_0x1280410f0;
L_0x135eaac50 .functor MUXZ 32, L_0x128041138, L_0x135eaabb0, L_0x135eaaa00, C4<>;
L_0x135eaadd0 .functor MUXZ 32, L_0x135eaac50, L_0x135eaa960, L_0x135eaa780, C4<>;
L_0x135eaaef0 .functor MUXZ 32, L_0x135eaadd0, L_0x135ea9610, L_0x135eaa430, C4<>;
L_0x135eab080 .functor MUXZ 32, L_0x128041180, L_0x135eaaef0, L_0x135eaa570, C4<>;
S_0x135e46c50 .scope module, "ex1" "exmemreg" 4 87, 9 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "sumB";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 32 "alures";
    .port_info 4 /INPUT 32 "b_id";
    .port_info 5 /INPUT 5 "rd_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "memread_id";
    .port_info 8 /INPUT 1 "memtoreg_id";
    .port_info 9 /INPUT 1 "memwrite_id";
    .port_info 10 /INPUT 1 "regwrite_id";
    .port_info 11 /INPUT 3 "func3_id";
    .port_info 12 /INPUT 1 "pcsrc";
    .port_info 13 /INPUT 1 "jump_id";
    .port_info 14 /OUTPUT 32 "sumB_ex";
    .port_info 15 /OUTPUT 1 "zero_ex";
    .port_info 16 /OUTPUT 32 "alures_ex";
    .port_info 17 /OUTPUT 32 "b_ex";
    .port_info 18 /OUTPUT 5 "rd_ex";
    .port_info 19 /OUTPUT 1 "branch_ex";
    .port_info 20 /OUTPUT 1 "memread_ex";
    .port_info 21 /OUTPUT 1 "memtoreg_ex";
    .port_info 22 /OUTPUT 1 "memwrite_ex";
    .port_info 23 /OUTPUT 1 "regwrite_ex";
    .port_info 24 /OUTPUT 3 "func3_ex";
    .port_info 25 /OUTPUT 1 "jump_ex";
v0x135e47100_0 .net "alures", 31 0, v0x135e44520_0;  alias, 1 drivers
v0x135e47190_0 .var "alures_ex", 31 0;
v0x135e47220_0 .var "b_ex", 31 0;
v0x135e472b0_0 .net "b_id", 31 0, L_0x135ea8650;  alias, 1 drivers
v0x135e47340_0 .var "branch_ex", 0 0;
v0x135e473d0_0 .net "branch_id", 0 0, v0x135e4b7b0_0;  alias, 1 drivers
v0x135e47460_0 .net "clk", 0 0, v0x135ea11d0_0;  alias, 1 drivers
v0x135e474f0_0 .var "func3_ex", 2 0;
v0x135e47580_0 .net "func3_id", 2 0, v0x135e4b9f0_0;  alias, 1 drivers
v0x135e47610_0 .var "jump_ex", 0 0;
v0x135e476a0_0 .net "jump_id", 0 0, v0x135e4be50_0;  alias, 1 drivers
v0x135e47730_0 .var "memread_ex", 0 0;
v0x135e477c0_0 .net "memread_id", 0 0, v0x135e4bee0_0;  alias, 1 drivers
v0x135e47850_0 .var "memtoreg_ex", 0 0;
v0x135e478e0_0 .net "memtoreg_id", 0 0, v0x135e4c000_0;  alias, 1 drivers
v0x135e47970_0 .var "memwrite_ex", 0 0;
v0x135e47a00_0 .net "memwrite_id", 0 0, v0x135e4c120_0;  alias, 1 drivers
v0x135e47b90_0 .net "pcsrc", 0 0, L_0x135eab3f0;  alias, 1 drivers
v0x135e47c20_0 .var "rd_ex", 4 0;
v0x135e47cb0_0 .net "rd_id", 4 0, v0x135e4c5a0_0;  alias, 1 drivers
v0x135e47d40_0 .var "regwrite_ex", 0 0;
v0x135e47dd0_0 .net "regwrite_id", 0 0, v0x135e4c630_0;  alias, 1 drivers
v0x135e47e60_0 .net "sumB", 31 0, L_0x135ea67d0;  alias, 1 drivers
v0x135e47ef0_0 .var "sumB_ex", 31 0;
v0x135e47f80_0 .net "zero", 0 0, L_0x135ea8df0;  alias, 1 drivers
v0x135e48010_0 .var "zero_ex", 0 0;
S_0x135e48170 .scope module, "fwdAmux" "mux3_1" 4 74, 10 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "out";
v0x135e482e0_0 .net *"_ivl_1", 0 0, L_0x135ea69d0;  1 drivers
v0x135e48370_0 .net *"_ivl_11", 0 0, L_0x135ea6bb0;  1 drivers
v0x135e46dc0_0 .net *"_ivl_12", 31 0, L_0x135ea6cd0;  1 drivers
L_0x128040838 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e48400_0 .net *"_ivl_15", 30 0, L_0x128040838;  1 drivers
L_0x128040880 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e48490_0 .net/2u *"_ivl_16", 31 0, L_0x128040880;  1 drivers
v0x135e48520_0 .net *"_ivl_18", 0 0, L_0x135ea6db0;  1 drivers
v0x135e485b0_0 .net *"_ivl_2", 31 0, L_0x135ea6a70;  1 drivers
v0x135e48640_0 .net *"_ivl_20", 31 0, L_0x135ea6ed0;  1 drivers
v0x135e486d0_0 .net *"_ivl_23", 0 0, L_0x135ea7070;  1 drivers
v0x135e48760_0 .net *"_ivl_24", 31 0, L_0x135ea7110;  1 drivers
L_0x1280408c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e487f0_0 .net *"_ivl_27", 30 0, L_0x1280408c8;  1 drivers
L_0x128040910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e48880_0 .net/2u *"_ivl_28", 31 0, L_0x128040910;  1 drivers
v0x135e48910_0 .net *"_ivl_30", 0 0, L_0x135ea4b30;  1 drivers
L_0x128040958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e489a0_0 .net/2u *"_ivl_32", 31 0, L_0x128040958;  1 drivers
v0x135e48a30_0 .net *"_ivl_34", 31 0, L_0x135ea7440;  1 drivers
L_0x1280407a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e48ac0_0 .net *"_ivl_5", 30 0, L_0x1280407a8;  1 drivers
L_0x1280407f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e48b50_0 .net/2u *"_ivl_6", 31 0, L_0x1280407f0;  1 drivers
v0x135e48ce0_0 .net *"_ivl_8", 0 0, L_0x135ea6b10;  1 drivers
v0x135e48d70_0 .net "in1", 31 0, v0x135e4b3c0_0;  alias, 1 drivers
v0x135e48e00_0 .net "in2", 31 0, L_0x135ea7320;  alias, 1 drivers
v0x135e48e90_0 .net "in3", 31 0, L_0x135eab6a0;  alias, 1 drivers
v0x135e48f20_0 .net "out", 31 0, L_0x135ea7580;  alias, 1 drivers
v0x135e48fb0_0 .net "s", 1 0, v0x135e4a1d0_0;  alias, 1 drivers
L_0x135ea69d0 .part v0x135e4a1d0_0, 1, 1;
L_0x135ea6a70 .concat [ 1 31 0 0], L_0x135ea69d0, L_0x1280407a8;
L_0x135ea6b10 .cmp/eq 32, L_0x135ea6a70, L_0x1280407f0;
L_0x135ea6bb0 .part v0x135e4a1d0_0, 0, 1;
L_0x135ea6cd0 .concat [ 1 31 0 0], L_0x135ea6bb0, L_0x128040838;
L_0x135ea6db0 .cmp/eq 32, L_0x135ea6cd0, L_0x128040880;
L_0x135ea6ed0 .functor MUXZ 32, L_0x135ea7320, v0x135e4b3c0_0, L_0x135ea6db0, C4<>;
L_0x135ea7070 .part v0x135e4a1d0_0, 0, 1;
L_0x135ea7110 .concat [ 1 31 0 0], L_0x135ea7070, L_0x1280408c8;
L_0x135ea4b30 .cmp/eq 32, L_0x135ea7110, L_0x128040910;
L_0x135ea7440 .functor MUXZ 32, L_0x128040958, L_0x135eab6a0, L_0x135ea4b30, C4<>;
L_0x135ea7580 .functor MUXZ 32, L_0x135ea7440, L_0x135ea6ed0, L_0x135ea6b10, C4<>;
S_0x135e49040 .scope module, "fwdBmux" "mux3_1" 4 77, 10 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "out";
v0x135e491b0_0 .net *"_ivl_1", 0 0, L_0x135ea7a40;  1 drivers
v0x135e49240_0 .net *"_ivl_11", 0 0, L_0x135ea7ce0;  1 drivers
v0x135e492d0_0 .net *"_ivl_12", 31 0, L_0x135ea7e00;  1 drivers
L_0x128040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e49360_0 .net *"_ivl_15", 30 0, L_0x128040ac0;  1 drivers
L_0x128040b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e493f0_0 .net/2u *"_ivl_16", 31 0, L_0x128040b08;  1 drivers
v0x135e49480_0 .net *"_ivl_18", 0 0, L_0x135ea7ee0;  1 drivers
v0x135e49510_0 .net *"_ivl_2", 31 0, L_0x135ea7ae0;  1 drivers
v0x135e495a0_0 .net *"_ivl_20", 31 0, L_0x135ea8000;  1 drivers
v0x135e49630_0 .net *"_ivl_23", 0 0, L_0x135ea8120;  1 drivers
v0x135e496c0_0 .net *"_ivl_24", 31 0, L_0x135ea81c0;  1 drivers
L_0x128040b50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e49750_0 .net *"_ivl_27", 30 0, L_0x128040b50;  1 drivers
L_0x128040b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e497e0_0 .net/2u *"_ivl_28", 31 0, L_0x128040b98;  1 drivers
v0x135e49870_0 .net *"_ivl_30", 0 0, L_0x135ea82f0;  1 drivers
L_0x128040be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e49900_0 .net/2u *"_ivl_32", 31 0, L_0x128040be0;  1 drivers
v0x135e49990_0 .net *"_ivl_34", 31 0, L_0x135ea8410;  1 drivers
L_0x128040a30 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e49a20_0 .net *"_ivl_5", 30 0, L_0x128040a30;  1 drivers
L_0x128040a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e49ab0_0 .net/2u *"_ivl_6", 31 0, L_0x128040a78;  1 drivers
v0x135e49c40_0 .net *"_ivl_8", 0 0, L_0x135ea7bc0;  1 drivers
v0x135e49cd0_0 .net "in1", 31 0, v0x135e4b720_0;  alias, 1 drivers
v0x135e49d60_0 .net "in2", 31 0, L_0x135ea7320;  alias, 1 drivers
v0x135e49df0_0 .net "in3", 31 0, L_0x135eab6a0;  alias, 1 drivers
v0x135e49e80_0 .net "out", 31 0, L_0x135ea8650;  alias, 1 drivers
v0x135e49f10_0 .net "s", 1 0, v0x135e4a260_0;  alias, 1 drivers
L_0x135ea7a40 .part v0x135e4a260_0, 1, 1;
L_0x135ea7ae0 .concat [ 1 31 0 0], L_0x135ea7a40, L_0x128040a30;
L_0x135ea7bc0 .cmp/eq 32, L_0x135ea7ae0, L_0x128040a78;
L_0x135ea7ce0 .part v0x135e4a260_0, 0, 1;
L_0x135ea7e00 .concat [ 1 31 0 0], L_0x135ea7ce0, L_0x128040ac0;
L_0x135ea7ee0 .cmp/eq 32, L_0x135ea7e00, L_0x128040b08;
L_0x135ea8000 .functor MUXZ 32, L_0x135ea7320, v0x135e4b720_0, L_0x135ea7ee0, C4<>;
L_0x135ea8120 .part v0x135e4a260_0, 0, 1;
L_0x135ea81c0 .concat [ 1 31 0 0], L_0x135ea8120, L_0x128040b50;
L_0x135ea82f0 .cmp/eq 32, L_0x135ea81c0, L_0x128040b98;
L_0x135ea8410 .functor MUXZ 32, L_0x128040be0, L_0x135eab6a0, L_0x135ea82f0, C4<>;
L_0x135ea8650 .functor MUXZ 32, L_0x135ea8410, L_0x135ea8000, L_0x135ea7bc0, C4<>;
S_0x135e49fa0 .scope module, "fwdunit" "forwardingunit" 4 71, 11 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_id";
    .port_info 1 /INPUT 5 "rs2_id";
    .port_info 2 /INPUT 5 "rd_ex";
    .port_info 3 /INPUT 1 "regwrite_ex";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "regwrite_wb";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x135e4a1d0_0 .var "forwardA", 1 0;
v0x135e4a260_0 .var "forwardB", 1 0;
v0x135e4a2f0_0 .net "rd_ex", 4 0, v0x135e47c20_0;  alias, 1 drivers
v0x135e4a380_0 .net "rd_wb", 4 0, v0x135e54330_0;  alias, 1 drivers
v0x135e4a410_0 .net "regwrite_ex", 0 0, v0x135e47d40_0;  alias, 1 drivers
v0x135e4a4a0_0 .net "regwrite_wb", 0 0, v0x135e54570_0;  alias, 1 drivers
v0x135e4a530_0 .net "rs1_id", 4 0, v0x135e4c8c0_0;  alias, 1 drivers
v0x135e4a5c0_0 .net "rs2_id", 4 0, v0x135e4c9e0_0;  alias, 1 drivers
E_0x135e38310/0 .event anyedge, v0x135e4a4a0_0, v0x135e4a380_0, v0x135e47d40_0, v0x135e47c20_0;
E_0x135e38310/1 .event anyedge, v0x135e4a5c0_0, v0x135e4a530_0;
E_0x135e38310 .event/or E_0x135e38310/0, E_0x135e38310/1;
S_0x135e4a650 .scope module, "hdetect" "hazarddetectionunit" 4 52, 12 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memread_id";
    .port_info 1 /INPUT 5 "rs1_if";
    .port_info 2 /INPUT 5 "rs2_if";
    .port_info 3 /INPUT 5 "rd_id";
    .port_info 4 /INPUT 1 "jump_ex";
    .port_info 5 /OUTPUT 1 "enable_if";
    .port_info 6 /OUTPUT 1 "enable_pc";
    .port_info 7 /OUTPUT 1 "enable_control";
v0x135e4a880_0 .var "enable_control", 0 0;
v0x135e4a910_0 .var "enable_if", 0 0;
v0x135e4a9a0_0 .var "enable_pc", 0 0;
v0x135e4aa30_0 .net "jump_ex", 0 0, v0x135e47610_0;  alias, 1 drivers
v0x135e4aac0_0 .net "memread_id", 0 0, v0x135e4bee0_0;  alias, 1 drivers
v0x135e4ab50_0 .net "rd_id", 4 0, v0x135e4c5a0_0;  alias, 1 drivers
v0x135e4abe0_0 .net "rs1_if", 4 0, L_0x135ea3da0;  1 drivers
v0x135e4ac70_0 .net "rs2_if", 4 0, L_0x135ea3e40;  1 drivers
E_0x135e37a70 .event anyedge, v0x135e47cb0_0, v0x135e477c0_0, v0x135e4ac70_0, v0x135e4abe0_0;
S_0x135e4ad00 .scope module, "id1" "idexreg" 4 61, 13 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_if";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 32 "immediate";
    .port_info 5 /INPUT 1 "func7";
    .port_info 6 /INPUT 3 "func3";
    .port_info 7 /INPUT 5 "rd";
    .port_info 8 /INPUT 7 "opcode_if";
    .port_info 9 /INPUT 1 "branch_if";
    .port_info 10 /INPUT 1 "memread_if";
    .port_info 11 /INPUT 1 "memtoreg_if";
    .port_info 12 /INPUT 2 "aluop_if";
    .port_info 13 /INPUT 1 "memwrite_if";
    .port_info 14 /INPUT 1 "alusrc_if";
    .port_info 15 /INPUT 1 "regwrite_if";
    .port_info 16 /INPUT 5 "rs1_if";
    .port_info 17 /INPUT 5 "rs2_if";
    .port_info 18 /INPUT 1 "pcsrc";
    .port_info 19 /INPUT 1 "jump";
    .port_info 20 /OUTPUT 32 "pc_id";
    .port_info 21 /OUTPUT 32 "a_id";
    .port_info 22 /OUTPUT 32 "b_id";
    .port_info 23 /OUTPUT 32 "immediate_id";
    .port_info 24 /OUTPUT 1 "func7_id";
    .port_info 25 /OUTPUT 3 "func3_id";
    .port_info 26 /OUTPUT 5 "rd_id";
    .port_info 27 /OUTPUT 7 "opcode_id";
    .port_info 28 /OUTPUT 1 "branch_id";
    .port_info 29 /OUTPUT 1 "memread_id";
    .port_info 30 /OUTPUT 1 "memtoreg_id";
    .port_info 31 /OUTPUT 2 "aluop_id";
    .port_info 32 /OUTPUT 1 "memwrite_id";
    .port_info 33 /OUTPUT 1 "alusrc_id";
    .port_info 34 /OUTPUT 1 "regwrite_id";
    .port_info 35 /OUTPUT 5 "rs1_id";
    .port_info 36 /OUTPUT 5 "rs2_id";
    .port_info 37 /OUTPUT 1 "jump_id";
v0x135e4b330_0 .net "a", 31 0, L_0x135ea5740;  alias, 1 drivers
v0x135e4b3c0_0 .var "a_id", 31 0;
v0x135e4b450_0 .var "aluop_id", 1 0;
v0x135e4b4e0_0 .net "aluop_if", 1 0, v0x135e4e270_0;  alias, 1 drivers
v0x135e4b570_0 .var "alusrc_id", 0 0;
v0x135e4b600_0 .net "alusrc_if", 0 0, v0x135e4e300_0;  alias, 1 drivers
v0x135e4b690_0 .net "b", 31 0, L_0x135ea5b10;  alias, 1 drivers
v0x135e4b720_0 .var "b_id", 31 0;
v0x135e4b7b0_0 .var "branch_id", 0 0;
v0x135e4b840_0 .net "branch_if", 0 0, v0x135e4e390_0;  alias, 1 drivers
v0x135e4b8d0_0 .net "clk", 0 0, v0x135ea11d0_0;  alias, 1 drivers
v0x135e4b960_0 .net "func3", 2 0, L_0x135ea5f70;  1 drivers
v0x135e4b9f0_0 .var "func3_id", 2 0;
v0x135e4ba80_0 .net "func7", 0 0, L_0x135ea5dd0;  1 drivers
v0x135e4bb10_0 .var "func7_id", 0 0;
v0x135e4bba0_0 .net "immediate", 31 0, v0x135e4d510_0;  alias, 1 drivers
v0x135e4bc30_0 .var "immediate_id", 31 0;
v0x135e4bdc0_0 .net "jump", 0 0, v0x135e4e4b0_0;  alias, 1 drivers
v0x135e4be50_0 .var "jump_id", 0 0;
v0x135e4bee0_0 .var "memread_id", 0 0;
v0x135e4bf70_0 .net "memread_if", 0 0, v0x135e4e540_0;  alias, 1 drivers
v0x135e4c000_0 .var "memtoreg_id", 0 0;
v0x135e4c090_0 .net "memtoreg_if", 0 0, v0x135e4e5d0_0;  alias, 1 drivers
v0x135e4c120_0 .var "memwrite_id", 0 0;
v0x135e4c1b0_0 .net "memwrite_if", 0 0, L_0x135ea44c0;  alias, 1 drivers
v0x135e4c240_0 .var "opcode_id", 6 0;
v0x135e4c2d0_0 .net "opcode_if", 6 0, L_0x135ea60b0;  1 drivers
v0x135e4c360_0 .var "pc_id", 31 0;
v0x135e4c3f0_0 .net "pc_if", 31 0, v0x135e4d070_0;  alias, 1 drivers
v0x135e4c480_0 .net "pcsrc", 0 0, L_0x135eab3f0;  alias, 1 drivers
v0x135e4c510_0 .net "rd", 4 0, L_0x135ea6010;  1 drivers
v0x135e4c5a0_0 .var "rd_id", 4 0;
v0x135e4c630_0 .var "regwrite_id", 0 0;
v0x135e4bcc0_0 .net "regwrite_if", 0 0, L_0x135ea41a0;  alias, 1 drivers
v0x135e4c8c0_0 .var "rs1_id", 4 0;
v0x135e4c950_0 .net "rs1_if", 4 0, L_0x135ea6150;  1 drivers
v0x135e4c9e0_0 .var "rs2_id", 4 0;
v0x135e4ca70_0 .net "rs2_if", 4 0, L_0x135ea61f0;  1 drivers
S_0x135e4cc30 .scope module, "if1" "ifidreg" 4 50, 14 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_if";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "ins";
    .port_info 5 /OUTPUT 32 "pc_if";
    .port_info 6 /OUTPUT 32 "ins_if";
v0x135e4cda0_0 .net "clk", 0 0, v0x135ea11d0_0;  alias, 1 drivers
v0x135e4ce30_0 .net "enable_if", 0 0, v0x135e4a910_0;  alias, 1 drivers
v0x135e4cec0_0 .net "ins", 31 0, L_0x135ea3c40;  alias, 1 drivers
v0x135e4cf50_0 .var "ins_if", 31 0;
v0x135e4cfe0_0 .net "pc", 31 0, v0x135e521a0_0;  alias, 1 drivers
v0x135e4d070_0 .var "pc_if", 31 0;
v0x135e4d100_0 .net "pcsrc", 0 0, L_0x135eab3f0;  alias, 1 drivers
S_0x135e4d190 .scope module, "immgen" "immediategen" 4 57, 15 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "result";
P_0x135e4d300 .param/l "I" 1 15 4, C4<0010011>;
P_0x135e4d340 .param/l "I_LD" 1 15 7, C4<0000011>;
P_0x135e4d380 .param/l "J" 1 15 8, C4<1101111>;
P_0x135e4d3c0 .param/l "JR" 1 15 9, C4<1100111>;
P_0x135e4d400 .param/l "S" 1 15 5, C4<0100011>;
P_0x135e4d440 .param/l "SB" 1 15 6, C4<1100011>;
v0x135e4d480_0 .net "instruction", 31 0, v0x135e4cf50_0;  alias, 1 drivers
v0x135e4d510_0 .var "result", 31 0;
E_0x135e274c0 .event anyedge, v0x135e4cf50_0;
S_0x135e4d5a0 .scope module, "insmem" "instructionmemory" 4 47, 16 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x135e4d710_0 .net *"_ivl_0", 7 0, L_0x135ea34f0;  1 drivers
v0x135e4d7a0_0 .net *"_ivl_10", 31 0, L_0x135ea3750;  1 drivers
v0x135e4d830_0 .net *"_ivl_12", 7 0, L_0x135ea3890;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135e4d8c0_0 .net/2u *"_ivl_14", 31 0, L_0x128040208;  1 drivers
v0x135e4d950_0 .net *"_ivl_16", 31 0, L_0x135ea3960;  1 drivers
v0x135e4d9e0_0 .net *"_ivl_18", 7 0, L_0x135ea3ba0;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135e4da70_0 .net/2u *"_ivl_2", 31 0, L_0x128040178;  1 drivers
v0x135e4db00_0 .net *"_ivl_4", 31 0, L_0x135ea3590;  1 drivers
v0x135e4db90_0 .net *"_ivl_6", 7 0, L_0x135ea3690;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135e4dc20_0 .net/2u *"_ivl_8", 31 0, L_0x1280401c0;  1 drivers
v0x135e4dcb0_0 .net "instruction", 31 0, L_0x135ea3c40;  alias, 1 drivers
v0x135e4dd40 .array "memfile", 1023 0, 7 0;
v0x135e4ddd0_0 .net "pc", 31 0, v0x135e521a0_0;  alias, 1 drivers
L_0x135ea34f0 .array/port v0x135e4dd40, L_0x135ea3590;
L_0x135ea3590 .arith/sum 32, v0x135e521a0_0, L_0x128040178;
L_0x135ea3690 .array/port v0x135e4dd40, L_0x135ea3750;
L_0x135ea3750 .arith/sum 32, v0x135e521a0_0, L_0x1280401c0;
L_0x135ea3890 .array/port v0x135e4dd40, L_0x135ea3960;
L_0x135ea3960 .arith/sum 32, v0x135e521a0_0, L_0x128040208;
L_0x135ea3ba0 .array/port v0x135e4dd40, v0x135e521a0_0;
L_0x135ea3c40 .concat [ 8 8 8 8], L_0x135ea3ba0, L_0x135ea3890, L_0x135ea3690, L_0x135ea34f0;
S_0x135e4de60 .scope module, "maincon" "maincontrol" 4 58, 17 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 2 "aluop";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
P_0x135e4dfd0 .param/l "I" 1 17 4, C4<0010011>;
P_0x135e4e010 .param/l "I_LD" 1 17 7, C4<0000011>;
P_0x135e4e050 .param/l "J" 1 17 9, C4<1101111>;
P_0x135e4e090 .param/l "JR" 1 17 10, C4<1100111>;
P_0x135e4e0d0 .param/l "R" 1 17 8, C4<0110011>;
P_0x135e4e110 .param/l "S" 1 17 5, C4<0100011>;
P_0x135e4e150 .param/l "SB" 1 17 6, C4<1100011>;
v0x135e4e270_0 .var "aluop", 1 0;
v0x135e4e300_0 .var "alusrc", 0 0;
v0x135e4e390_0 .var "branch", 0 0;
o0x13801bdf0 .functor BUFZ 1, C4<z>; HiZ drive
v0x135e4e420_0 .net "enable_hazard_control", 0 0, o0x13801bdf0;  0 drivers
v0x135e4e4b0_0 .var "jump", 0 0;
v0x135e4e540_0 .var "memread", 0 0;
v0x135e4e5d0_0 .var "memtoreg", 0 0;
v0x135e4e660_0 .var "memwrite", 0 0;
v0x135e4e6f0_0 .net "opcode", 6 0, L_0x135ea5d30;  1 drivers
v0x135e4e780_0 .var "regwrite", 0 0;
E_0x135e18890 .event anyedge, v0x135e4e6f0_0;
S_0x135e4e810 .scope module, "mux1" "mux2_1" 4 46, 18 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x135e4e980_0 .net *"_ivl_0", 31 0, L_0x135ea3110;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e4ea10_0 .net *"_ivl_3", 30 0, L_0x1280400e8;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e4eaa0_0 .net/2u *"_ivl_4", 31 0, L_0x128040130;  1 drivers
v0x135e4eb30_0 .net *"_ivl_6", 0 0, L_0x135ea3270;  1 drivers
v0x135e4ebc0_0 .net "in1", 31 0, L_0x135ea2fd0;  alias, 1 drivers
v0x135e4ec50_0 .net "in2", 31 0, v0x135e47ef0_0;  alias, 1 drivers
v0x135e4ece0_0 .net "out", 31 0, L_0x135ea3390;  alias, 1 drivers
v0x135e4ed70_0 .net "s", 0 0, L_0x135eab3f0;  alias, 1 drivers
L_0x135ea3110 .concat [ 1 31 0 0], L_0x135eab3f0, L_0x1280400e8;
L_0x135ea3270 .cmp/eq 32, L_0x135ea3110, L_0x128040130;
L_0x135ea3390 .functor MUXZ 32, v0x135e47ef0_0, L_0x135ea2fd0, L_0x135ea3270, C4<>;
S_0x135e4ee00 .scope module, "mux10" "mux2_1" 4 92, 18 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x135e4f070_0 .net *"_ivl_0", 31 0, L_0x135eab220;  1 drivers
L_0x1280411c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e4f100_0 .net *"_ivl_3", 30 0, L_0x1280411c8;  1 drivers
L_0x128041210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e4f190_0 .net/2u *"_ivl_4", 31 0, L_0x128041210;  1 drivers
v0x135e4f220_0 .net *"_ivl_6", 0 0, L_0x135ea7200;  1 drivers
v0x135e4f2b0_0 .net "in1", 31 0, v0x135e47190_0;  alias, 1 drivers
v0x135e4f340_0 .net "in2", 31 0, L_0x135eab080;  alias, 1 drivers
v0x135e4f3d0_0 .net "out", 31 0, L_0x135ea7320;  alias, 1 drivers
v0x135e4f460_0 .net "s", 0 0, v0x135e47730_0;  alias, 1 drivers
L_0x135eab220 .concat [ 1 31 0 0], v0x135e47730_0, L_0x1280411c8;
L_0x135ea7200 .cmp/eq 32, L_0x135eab220, L_0x128041210;
L_0x135ea7320 .functor MUXZ 32, L_0x135eab080, v0x135e47190_0, L_0x135ea7200, C4<>;
S_0x135e4f4f0 .scope module, "mux3" "mux2_1" 4 100, 18 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x135e4f660_0 .net *"_ivl_0", 31 0, L_0x135eab4a0;  1 drivers
L_0x128041258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e4f6f0_0 .net *"_ivl_3", 30 0, L_0x128041258;  1 drivers
L_0x1280412a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e4f780_0 .net/2u *"_ivl_4", 31 0, L_0x1280412a0;  1 drivers
v0x135e4f810_0 .net *"_ivl_6", 0 0, L_0x135eab580;  1 drivers
v0x135e4f8a0_0 .net "in1", 31 0, v0x135e53f40_0;  alias, 1 drivers
v0x135e4f930_0 .net "in2", 31 0, v0x135e54450_0;  alias, 1 drivers
v0x135e4f9c0_0 .net "out", 31 0, L_0x135eab6a0;  alias, 1 drivers
v0x135e4fa50_0 .net "s", 0 0, v0x135e54210_0;  alias, 1 drivers
L_0x135eab4a0 .concat [ 1 31 0 0], v0x135e54210_0, L_0x128041258;
L_0x135eab580 .cmp/eq 32, L_0x135eab4a0, L_0x1280412a0;
L_0x135eab6a0 .functor MUXZ 32, v0x135e54450_0, v0x135e53f40_0, L_0x135eab580, C4<>;
S_0x135e4fae0 .scope module, "mux4" "mux2_1b" 4 53, 19 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
v0x135e4fc50_0 .net *"_ivl_0", 31 0, L_0x135ea3f60;  1 drivers
L_0x128040250 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e4fce0_0 .net *"_ivl_3", 30 0, L_0x128040250;  1 drivers
L_0x128040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e4fd70_0 .net/2u *"_ivl_4", 31 0, L_0x128040298;  1 drivers
v0x135e4fe00_0 .net *"_ivl_6", 0 0, L_0x135ea4100;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135e4fe90_0 .net "in1", 0 0, L_0x1280402e0;  1 drivers
v0x135e4ff20_0 .net "in2", 0 0, v0x135e4e780_0;  alias, 1 drivers
v0x135e4ffb0_0 .net "out", 0 0, L_0x135ea41a0;  alias, 1 drivers
v0x135e50040_0 .net "s", 0 0, v0x135e4a880_0;  alias, 1 drivers
L_0x135ea3f60 .concat [ 1 31 0 0], v0x135e4a880_0, L_0x128040250;
L_0x135ea4100 .cmp/eq 32, L_0x135ea3f60, L_0x128040298;
L_0x135ea41a0 .functor MUXZ 1, v0x135e4e780_0, L_0x1280402e0, L_0x135ea4100, C4<>;
S_0x135e500d0 .scope module, "mux5" "mux2_1b" 4 54, 19 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
v0x135e50240_0 .net *"_ivl_0", 31 0, L_0x135ea42c0;  1 drivers
L_0x128040328 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e502d0_0 .net *"_ivl_3", 30 0, L_0x128040328;  1 drivers
L_0x128040370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e50360_0 .net/2u *"_ivl_4", 31 0, L_0x128040370;  1 drivers
v0x135e503f0_0 .net *"_ivl_6", 0 0, L_0x135ea43a0;  1 drivers
L_0x1280403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135e50480_0 .net "in1", 0 0, L_0x1280403b8;  1 drivers
v0x135e50510_0 .net "in2", 0 0, v0x135e4e660_0;  alias, 1 drivers
v0x135e505a0_0 .net "out", 0 0, L_0x135ea44c0;  alias, 1 drivers
v0x135e50630_0 .net "s", 0 0, v0x135e4a880_0;  alias, 1 drivers
L_0x135ea42c0 .concat [ 1 31 0 0], v0x135e4a880_0, L_0x128040328;
L_0x135ea43a0 .cmp/eq 32, L_0x135ea42c0, L_0x128040370;
L_0x135ea44c0 .functor MUXZ 1, v0x135e4e660_0, L_0x1280403b8, L_0x135ea43a0, C4<>;
S_0x135e506c0 .scope module, "mux6" "mux2_1" 4 78, 18 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x135e50830_0 .net *"_ivl_0", 31 0, L_0x135ea8770;  1 drivers
L_0x128040c28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e508c0_0 .net *"_ivl_3", 30 0, L_0x128040c28;  1 drivers
L_0x128040c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e50950_0 .net/2u *"_ivl_4", 31 0, L_0x128040c70;  1 drivers
v0x135e509e0_0 .net *"_ivl_6", 0 0, L_0x135ea8850;  1 drivers
v0x135e50a70_0 .net "in1", 31 0, L_0x135ea8650;  alias, 1 drivers
v0x135e50b00_0 .net "in2", 31 0, v0x135e4bc30_0;  alias, 1 drivers
v0x135e50b90_0 .net "out", 31 0, L_0x135ea8970;  alias, 1 drivers
v0x135e50c20_0 .net "s", 0 0, v0x135e4b570_0;  alias, 1 drivers
L_0x135ea8770 .concat [ 1 31 0 0], v0x135e4b570_0, L_0x128040c28;
L_0x135ea8850 .cmp/eq 32, L_0x135ea8770, L_0x128040c70;
L_0x135ea8970 .functor MUXZ 32, v0x135e4bc30_0, L_0x135ea8650, L_0x135ea8850, C4<>;
S_0x135e50cb0 .scope module, "mux7" "mux2_1" 4 75, 18 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x135e50e20_0 .net *"_ivl_0", 31 0, L_0x135ea76e0;  1 drivers
L_0x1280409a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e50eb0_0 .net *"_ivl_3", 30 0, L_0x1280409a0;  1 drivers
L_0x1280409e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e50f40_0 .net/2u *"_ivl_4", 31 0, L_0x1280409e8;  1 drivers
v0x135e50fd0_0 .net *"_ivl_6", 0 0, L_0x135ea77c0;  1 drivers
v0x135e51060_0 .net "in1", 31 0, L_0x135ea7580;  alias, 1 drivers
v0x135e510f0_0 .net "in2", 31 0, v0x135e4c360_0;  alias, 1 drivers
v0x135e51180_0 .net "out", 31 0, L_0x135ea78e0;  alias, 1 drivers
v0x135e51210_0 .net "s", 0 0, v0x135e4be50_0;  alias, 1 drivers
L_0x135ea76e0 .concat [ 1 31 0 0], v0x135e4be50_0, L_0x1280409a0;
L_0x135ea77c0 .cmp/eq 32, L_0x135ea76e0, L_0x1280409e8;
L_0x135ea78e0 .functor MUXZ 32, v0x135e4c360_0, L_0x135ea7580, L_0x135ea77c0, C4<>;
S_0x135e512a0 .scope module, "mux8" "mux2_1" 4 82, 18 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x135e51410_0 .net *"_ivl_0", 31 0, L_0x135ea8a90;  1 drivers
L_0x128040d00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e514a0_0 .net *"_ivl_3", 30 0, L_0x128040d00;  1 drivers
L_0x128040d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e51530_0 .net/2u *"_ivl_4", 31 0, L_0x128040d48;  1 drivers
v0x135e515c0_0 .net *"_ivl_6", 0 0, L_0x135ea8b70;  1 drivers
v0x135e51650_0 .net "in1", 31 0, L_0x135ea8970;  alias, 1 drivers
v0x135e516e0_0 .net "in2", 31 0, L_0x128040cb8;  alias, 1 drivers
v0x135e51770_0 .net "out", 31 0, L_0x135ea8c90;  alias, 1 drivers
v0x135e51800_0 .net "s", 0 0, v0x135e4be50_0;  alias, 1 drivers
L_0x135ea8a90 .concat [ 1 31 0 0], v0x135e4be50_0, L_0x128040d00;
L_0x135ea8b70 .cmp/eq 32, L_0x135ea8a90, L_0x128040d48;
L_0x135ea8c90 .functor MUXZ 32, L_0x128040cb8, L_0x135ea8970, L_0x135ea8b70, C4<>;
S_0x135e51890 .scope module, "mux9" "mux2_1" 4 66, 18 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x135e51a00_0 .net *"_ivl_0", 31 0, L_0x135ea63f0;  1 drivers
L_0x128040718 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e51a90_0 .net *"_ivl_3", 30 0, L_0x128040718;  1 drivers
L_0x128040760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e51b20_0 .net/2u *"_ivl_4", 31 0, L_0x128040760;  1 drivers
v0x135e51bb0_0 .net *"_ivl_6", 0 0, L_0x135ea64d0;  1 drivers
v0x135e51c40_0 .net "in1", 31 0, v0x135e4c360_0;  alias, 1 drivers
v0x135e51cd0_0 .net "in2", 31 0, v0x135e4b3c0_0;  alias, 1 drivers
v0x135e51d60_0 .net "out", 31 0, L_0x135ea65f0;  alias, 1 drivers
v0x135e51df0_0 .net "s", 0 0, L_0x135ea6290;  alias, 1 drivers
L_0x135ea63f0 .concat [ 1 31 0 0], L_0x135ea6290, L_0x128040718;
L_0x135ea64d0 .cmp/eq 32, L_0x135ea63f0, L_0x128040760;
L_0x135ea65f0 .functor MUXZ 32, v0x135e4b3c0_0, v0x135e4c360_0, L_0x135ea64d0, C4<>;
S_0x135e51e80 .scope module, "pcmod" "pc" 4 44, 20 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "out";
v0x135e51ff0_0 .net "clk", 0 0, v0x135ea11d0_0;  alias, 1 drivers
v0x135e52080_0 .net "enable", 0 0, v0x135e4a9a0_0;  alias, 1 drivers
v0x135e52110_0 .net "in", 31 0, L_0x135ea3390;  alias, 1 drivers
v0x135e521a0_0 .var "out", 31 0;
v0x135e52230_0 .net "rst", 0 0, v0x135ea20c0_0;  alias, 1 drivers
S_0x135e522c0 .scope module, "regfile" "registerfilenew" 4 56, 21 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /OUTPUT 32 "readdata1";
    .port_info 7 /OUTPUT 32 "readdata2";
L_0x135ea4900 .functor AND 1, L_0x135ea45e0, L_0x135ea47e0, C4<1>, C4<1>;
L_0x135ea4d40 .functor AND 1, L_0x135ea4900, L_0x135ea4c30, C4<1>, C4<1>;
L_0x135ea5110 .functor AND 1, L_0x135ea4e30, L_0x135ea4ff0, C4<1>, C4<1>;
L_0x135ea5430 .functor AND 1, L_0x135ea5110, L_0x135ea52f0, C4<1>, C4<1>;
v0x135e524f0_0 .net *"_ivl_0", 0 0, L_0x135ea45e0;  1 drivers
v0x135e52580_0 .net *"_ivl_10", 0 0, L_0x135ea4900;  1 drivers
v0x135e52610_0 .net *"_ivl_12", 31 0, L_0x135ea49f0;  1 drivers
L_0x128040490 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e526a0_0 .net *"_ivl_15", 30 0, L_0x128040490;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135e52730_0 .net/2u *"_ivl_16", 31 0, L_0x1280404d8;  1 drivers
v0x135e527c0_0 .net *"_ivl_18", 0 0, L_0x135ea4c30;  1 drivers
v0x135e52850_0 .net *"_ivl_2", 31 0, L_0x135ea4700;  1 drivers
v0x135e528e0_0 .net *"_ivl_22", 0 0, L_0x135ea4e30;  1 drivers
v0x135e52970_0 .net *"_ivl_24", 31 0, L_0x135ea4ed0;  1 drivers
L_0x128040520 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e52a00_0 .net *"_ivl_27", 26 0, L_0x128040520;  1 drivers
L_0x128040568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e52a90_0 .net/2u *"_ivl_28", 31 0, L_0x128040568;  1 drivers
v0x135e52b20_0 .net *"_ivl_30", 0 0, L_0x135ea4ff0;  1 drivers
v0x135e52bb0_0 .net *"_ivl_32", 0 0, L_0x135ea5110;  1 drivers
v0x135e52c40_0 .net *"_ivl_34", 31 0, L_0x135ea5200;  1 drivers
L_0x1280405b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e52cd0_0 .net *"_ivl_37", 30 0, L_0x1280405b0;  1 drivers
L_0x1280405f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135e52d60_0 .net/2u *"_ivl_38", 31 0, L_0x1280405f8;  1 drivers
v0x135e52df0_0 .net *"_ivl_40", 0 0, L_0x135ea52f0;  1 drivers
v0x135e52f80_0 .net *"_ivl_44", 31 0, L_0x135ea5520;  1 drivers
v0x135e53010_0 .net *"_ivl_46", 6 0, L_0x135ea5620;  1 drivers
L_0x128040640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e530a0_0 .net *"_ivl_49", 1 0, L_0x128040640;  1 drivers
L_0x128040400 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e53130_0 .net *"_ivl_5", 26 0, L_0x128040400;  1 drivers
v0x135e531c0_0 .net *"_ivl_52", 31 0, L_0x135ea5890;  1 drivers
v0x135e53250_0 .net *"_ivl_54", 6 0, L_0x135ea5930;  1 drivers
L_0x128040688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e532e0_0 .net *"_ivl_57", 1 0, L_0x128040688;  1 drivers
L_0x128040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e53370_0 .net/2u *"_ivl_6", 31 0, L_0x128040448;  1 drivers
v0x135e53400_0 .net *"_ivl_8", 0 0, L_0x135ea47e0;  1 drivers
v0x135e53490_0 .net "clk", 0 0, v0x135ea11d0_0;  alias, 1 drivers
v0x135e53520_0 .net "rd", 4 0, v0x135e54330_0;  alias, 1 drivers
v0x135e535b0_0 .net "readdata1", 31 0, L_0x135ea5740;  alias, 1 drivers
v0x135e53640_0 .net "readdata2", 31 0, L_0x135ea5b10;  alias, 1 drivers
v0x135e536d0 .array "regfile", 31 0, 31 0;
v0x135e53760_0 .net "regwrite", 0 0, v0x135e54570_0;  alias, 1 drivers
v0x135e537f0_0 .net "rs1", 4 0, L_0x135ea5bf0;  1 drivers
v0x135e52e80_0 .net "rs2", 4 0, L_0x135ea5c90;  1 drivers
v0x135e53a80_0 .net "writedata", 31 0, L_0x135eab6a0;  alias, 1 drivers
v0x135e53b10_0 .net "x1", 0 0, L_0x135ea4d40;  1 drivers
v0x135e53ba0_0 .net "x2", 0 0, L_0x135ea5430;  1 drivers
L_0x135ea45e0 .cmp/eq 5, v0x135e54330_0, L_0x135ea5bf0;
L_0x135ea4700 .concat [ 5 27 0 0], v0x135e54330_0, L_0x128040400;
L_0x135ea47e0 .cmp/ne 32, L_0x135ea4700, L_0x128040448;
L_0x135ea49f0 .concat [ 1 31 0 0], v0x135e54570_0, L_0x128040490;
L_0x135ea4c30 .cmp/eq 32, L_0x135ea49f0, L_0x1280404d8;
L_0x135ea4e30 .cmp/eq 5, v0x135e54330_0, L_0x135ea5c90;
L_0x135ea4ed0 .concat [ 5 27 0 0], v0x135e54330_0, L_0x128040520;
L_0x135ea4ff0 .cmp/ne 32, L_0x135ea4ed0, L_0x128040568;
L_0x135ea5200 .concat [ 1 31 0 0], v0x135e54570_0, L_0x1280405b0;
L_0x135ea52f0 .cmp/eq 32, L_0x135ea5200, L_0x1280405f8;
L_0x135ea5520 .array/port v0x135e536d0, L_0x135ea5620;
L_0x135ea5620 .concat [ 5 2 0 0], L_0x135ea5bf0, L_0x128040640;
L_0x135ea5740 .functor MUXZ 32, L_0x135ea5520, L_0x135eab6a0, L_0x135ea4d40, C4<>;
L_0x135ea5890 .array/port v0x135e536d0, L_0x135ea5930;
L_0x135ea5930 .concat [ 5 2 0 0], L_0x135ea5c90, L_0x128040688;
L_0x135ea5b10 .functor MUXZ 32, L_0x135ea5890, L_0x135eab6a0, L_0x135ea5430, C4<>;
S_0x135e53c30 .scope module, "wb1" "memwbreg" 4 97, 22 1 0, S_0x135e06140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata";
    .port_info 2 /INPUT 32 "alures_ex";
    .port_info 3 /INPUT 5 "rd_ex";
    .port_info 4 /INPUT 1 "memtoreg_ex";
    .port_info 5 /INPUT 1 "regwrite_ex";
    .port_info 6 /OUTPUT 32 "readdata_wb";
    .port_info 7 /OUTPUT 32 "alures_wb";
    .port_info 8 /OUTPUT 5 "rd_wb";
    .port_info 9 /OUTPUT 1 "memtoreg_wb";
    .port_info 10 /OUTPUT 1 "regwrite_wb";
v0x135e53eb0_0 .net "alures_ex", 31 0, v0x135e47190_0;  alias, 1 drivers
v0x135e53f40_0 .var "alures_wb", 31 0;
v0x135e53fd0_0 .net "clk", 0 0, v0x135ea11d0_0;  alias, 1 drivers
o0x13801d7d0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x135e54060_0 .net "func3_ex", 2 0, o0x13801d7d0;  0 drivers
v0x135e540f0_0 .var "func3_wb", 2 0;
v0x135e54180_0 .net "memtoreg_ex", 0 0, v0x135e47850_0;  alias, 1 drivers
v0x135e54210_0 .var "memtoreg_wb", 0 0;
v0x135e542a0_0 .net "rd_ex", 4 0, v0x135e47c20_0;  alias, 1 drivers
v0x135e54330_0 .var "rd_wb", 4 0;
v0x135e543c0_0 .net "readdata", 31 0, L_0x135eab080;  alias, 1 drivers
v0x135e54450_0 .var "readdata_wb", 31 0;
v0x135e544e0_0 .net "regwrite_ex", 0 0, v0x135e47d40_0;  alias, 1 drivers
v0x135e54570_0 .var "regwrite_wb", 0 0;
S_0x135e57600 .scope task, "load_data" "load_data" 3 415, 3 415 0, S_0x135f11a10;
 .timescale 0 0;
v0x135e577c0_0 .var "img_addr", 39 0;
v0x135e57850_0 .var "img_full_name", 39 0;
v0x135e578e0_0 .var "input_from_riscv", 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %load/vec4 v0x135e578e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v0x135e577c0_0;
    %addi 4, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x135e46860, 4;
    %load/vec4 v0x135e577c0_0;
    %addi 3, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x135e46860, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e577c0_0;
    %addi 2, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x135e46860, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e577c0_0;
    %addi 1, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x135e46860, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x135e577c0_0;
    %load/vec4a v0x135e46860, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135e57850_0, 0, 40;
    %vpi_call 3 425 "$display", "img full name is %s", v0x135e57850_0 {0 0 0};
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0x135e577c0_0;
    %store/vec4 v0x135e57850_0, 0, 40;
T_4.39 ;
    %pushi/vec4 774778670, 0, 32; draw_string_vec4
    %pushi/vec4 774843950, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 795700841, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1937006434, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768828788, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1918986606, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768843055, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12335, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %load/vec4 v0x135e57850_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 512;
    %store/vec4 v0x135ea1c10_0, 0, 512;
    %vpi_call 3 436 "$readmemb", v0x135ea1c10_0, v0x135ea1b70 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x135ea1540_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_4.41, 5;
    %ix/getv/s 4, v0x135ea1540_0;
    %load/vec4a v0x135ea1b70, 4;
    %load/vec4 v0x135ea1540_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x135ea1b70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ea1540_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x135ea1b70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ea1540_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x135ea15d0, 4, 0;
    %load/vec4 v0x135ea1540_0;
    %addi 3, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
T_4.42 ;
    %load/vec4 v0x135ea1540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.43, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x135ea1540_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x135ea1540_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x135ea1540_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x135ea1540_0;
    %store/vec4a v0x135ea1a20, 4, 0;
    %load/vec4 v0x135ea1540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
    %jmp T_4.42;
T_4.43 ;
    %end;
S_0x135e57970 .scope task, "poll_done" "poll_done" 3 310, 3 310 0, S_0x135f11a10;
 .timescale 0 0;
v0x135e57b30_0 .var/i "cnt", 31 0;
v0x135e57bc0_0 .var "data_", 31 0;
v0x135e57c50_0 .var "inst_no", 7 0;
E_0x135e0cfe0 .event posedge, v0x135ea1120_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e57bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e57b30_0, 0, 32;
T_5.44 ;
    %load/vec4 v0x135e57bc0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.45, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x135e57c50_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135ea07c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x135ea0650;
    %join;
    %load/vec4 v0x135ea0850_0;
    %store/vec4 v0x135e57bc0_0, 0, 32;
    %load/vec4 v0x135e57b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e57b30_0, 0, 32;
    %load/vec4 v0x135e57b30_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.46, 5;
    %vpi_call 3 325 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 3 326 "$finish" {0 0 0};
T_5.46 ;
    %pushi/vec4 10, 0, 32;
T_5.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.49, 5;
    %jmp/1 T_5.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x135e0cfe0;
    %jmp T_5.48;
T_5.49 ;
    %pop/vec4 1;
    %jmp T_5.44;
T_5.45 ;
    %end;
S_0x135e57ce0 .scope task, "readback_results" "readback_results" 3 354, 3 354 0, S_0x135f11a10;
 .timescale 0 0;
v0x135e57ea0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
T_6.50 ;
    %load/vec4 v0x135ea1540_0;
    %load/vec4 v0x135ea1f70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.51, 5;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x135e57ea0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135ea1540_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x135ea07c0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x135ea0650;
    %join;
    %load/vec4 v0x135ea0850_0;
    %pad/u 20;
    %ix/getv/s 4, v0x135ea1540_0;
    %store/vec4a v0x135ea1ee0, 4, 0;
    %load/vec4 v0x135ea1540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
    %jmp T_6.50;
T_6.51 ;
    %end;
S_0x135e57f30 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 3 100, 23 3 0, S_0x135f11a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x135e58170 .param/l "COL_WIDTH" 0 23 7, +C4<00000000000000000000000000001000>;
P_0x135e581b0 .param/l "IMG_ADDR_WIDTH" 0 23 9, +C4<00000000000000000000000000001000>;
P_0x135e581f0 .param/l "KERN_CNT_WIDTH" 0 23 8, +C4<00000000000000000000000000000011>;
P_0x135e58230 .param/l "KERN_COL_WIDTH" 0 23 6, +C4<00000000000000000000000000000011>;
P_0x135e58270 .param/l "NO_OF_INSTS" 0 23 5, +C4<00000000000000000000000000000100>;
P_0x135e582b0 .param/l "RSLT_ADDR_WIDTH" 0 23 10, +C4<00000000000000000000000000001000>;
L_0x135eab780 .functor OR 1, v0x135e69240_0, v0x135e7ae30_0, C4<0>, C4<0>;
L_0x135eab870 .functor OR 1, L_0x135eab780, v0x135e8c9d0_0, C4<0>, C4<0>;
L_0x135eab960 .functor OR 1, L_0x135eab870, v0x135e9e650_0, C4<0>, C4<0>;
v0x135e9f580_0 .net *"_ivl_0", 0 0, L_0x135eab780;  1 drivers
v0x135e9f620_0 .net *"_ivl_2", 0 0, L_0x135eab870;  1 drivers
v0x135e9f6c0_0 .var "addr_r", 1 0;
v0x135e9f750_0 .net "wb_clk_i", 0 0, v0x135ea2340_0;  1 drivers
v0x135e9f860_0 .net "wb_rst_i", 0 0, v0x135ea23d0_0;  1 drivers
v0x135e9f970_0 .net "wbs_ack_o", 0 0, L_0x135eab960;  alias, 1 drivers
v0x135e9fa00_0 .net "wbs_ack_out_0", 0 0, v0x135e69240_0;  1 drivers
v0x135e9fa90_0 .net "wbs_ack_out_1", 0 0, v0x135e7ae30_0;  1 drivers
v0x135e9fb20_0 .net "wbs_ack_out_2", 0 0, v0x135e8c9d0_0;  1 drivers
v0x135e9fc30_0 .net "wbs_ack_out_3", 0 0, v0x135e9e650_0;  1 drivers
v0x135e9fcc0_0 .net "wbs_adr_i", 31 0, v0x135ea24f0_0;  1 drivers
v0x135e9fdd0_0 .net "wbs_cyc_i", 0 0, v0x135ea2580_0;  1 drivers
v0x135e9fee0_0 .net "wbs_dat_i", 31 0, v0x135ea2610_0;  1 drivers
v0x135e9ff70_0 .var "wbs_dat_o", 31 0;
v0x135ea0000_0 .net "wbs_dat_out_0", 31 0, L_0x135eabfb0;  1 drivers
v0x135ea0090_0 .net "wbs_dat_out_1", 31 0, L_0x135eaffb0;  1 drivers
v0x135ea0120_0 .net "wbs_dat_out_2", 31 0, L_0x135eb4400;  1 drivers
v0x135ea02b0_0 .net "wbs_dat_out_3", 31 0, L_0x135eb8220;  1 drivers
v0x135ea0340_0 .net "wbs_sel_i", 3 0, v0x135ea2750_0;  1 drivers
v0x135ea03d0_0 .net "wbs_stb_i", 0 0, v0x135ea1d50_0;  1 drivers
v0x135ea04e0_0 .net "wbs_we_i", 0 0, v0x135ea29e0_0;  1 drivers
E_0x135e585f0/0 .event anyedge, v0x135e9f6c0_0, v0x135e69bf0_0, v0x135e7b7e0_0, v0x135e8d500_0;
E_0x135e585f0/1 .event anyedge, v0x135e9f000_0;
E_0x135e585f0 .event/or E_0x135e585f0/0, E_0x135e585f0/1;
E_0x135e58630 .event posedge, v0x135e683a0_0;
S_0x135e58670 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 23 67, 24 6 0, S_0x135e57f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x135e58830 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x135e58870 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x135e588b0 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x135e588f0 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x135e58930 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110000>;
P_0x135e58970 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x135e589b0 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x135e589f0 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x135e58a30 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x135e58a70 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x135eaba90 .functor BUFZ 1, v0x135ea2340_0, C4<0>, C4<0>, C4<0>;
L_0x135eabb00 .functor BUFZ 1, v0x135ea23d0_0, C4<0>, C4<0>, C4<0>;
L_0x135eabe50 .functor AND 1, L_0x135eabd30, v0x135ea2580_0, C4<1>, C4<1>;
L_0x135eabf00 .functor AND 1, L_0x135eabe50, v0x135ea1d50_0, C4<1>, C4<1>;
L_0x135eabfb0 .functor BUFZ 32, v0x135e691a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135eac3b0 .functor AND 1, L_0x135eac290, L_0x135eabf00, C4<1>, C4<1>;
L_0x135eac4e0 .functor AND 1, L_0x135eac3b0, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eac980 .functor AND 1, L_0x135eac810, L_0x135eabf00, C4<1>, C4<1>;
L_0x135eaca40 .functor AND 1, L_0x135eac980, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eace30 .functor AND 1, L_0x135eacd10, L_0x135eabf00, C4<1>, C4<1>;
L_0x135eacfc0 .functor AND 1, L_0x135eace30, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135ead3d0 .functor AND 1, L_0x135ead2b0, L_0x135eabf00, C4<1>, C4<1>;
L_0x135ead4f0 .functor AND 1, L_0x135ead3d0, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eaeb80 .functor OR 1, L_0x135eabb00, L_0x135ead8a0, C4<0>, C4<0>;
L_0x135eaf4b0 .functor NOT 1, v0x135e5e9f0_0, C4<0>, C4<0>, C4<0>;
L_0x135eaf7a0 .functor AND 1, v0x135e60da0_0, L_0x135eaf4b0, C4<1>, C4<1>;
L_0x128041330 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x135e66bb0_0 .net/2u *"_ivl_10", 32 0, L_0x128041330;  1 drivers
v0x135e66c50_0 .net *"_ivl_105", 13 0, L_0x135eaf1c0;  1 drivers
L_0x128041648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e66cf0_0 .net *"_ivl_111", 1 0, L_0x128041648;  1 drivers
v0x135e66d80_0 .net *"_ivl_113", 0 0, L_0x135eaf4b0;  1 drivers
v0x135e66e30_0 .net *"_ivl_118", 13 0, L_0x135eaf8a0;  1 drivers
v0x135e66f20_0 .net *"_ivl_12", 0 0, L_0x135eabd30;  1 drivers
v0x135e66fc0_0 .net *"_ivl_14", 0 0, L_0x135eabe50;  1 drivers
v0x135e67070_0 .net *"_ivl_23", 1 0, L_0x135eac0d0;  1 drivers
v0x135e67120_0 .net *"_ivl_24", 31 0, L_0x135eac170;  1 drivers
L_0x128041378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e67230_0 .net *"_ivl_27", 29 0, L_0x128041378;  1 drivers
L_0x1280413c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e672e0_0 .net/2u *"_ivl_28", 31 0, L_0x1280413c0;  1 drivers
v0x135e67390_0 .net *"_ivl_30", 0 0, L_0x135eac290;  1 drivers
v0x135e67430_0 .net *"_ivl_32", 0 0, L_0x135eac3b0;  1 drivers
v0x135e674e0_0 .net *"_ivl_37", 2 0, L_0x135eac590;  1 drivers
v0x135e67590_0 .net *"_ivl_38", 31 0, L_0x135eac770;  1 drivers
L_0x128041408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e67640_0 .net *"_ivl_41", 28 0, L_0x128041408;  1 drivers
L_0x128041450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135e676f0_0 .net/2u *"_ivl_42", 31 0, L_0x128041450;  1 drivers
v0x135e67880_0 .net *"_ivl_44", 0 0, L_0x135eac810;  1 drivers
v0x135e67910_0 .net *"_ivl_46", 0 0, L_0x135eac980;  1 drivers
v0x135e679b0_0 .net *"_ivl_5", 7 0, L_0x135eabb70;  1 drivers
v0x135e67a60_0 .net *"_ivl_51", 1 0, L_0x135eacaf0;  1 drivers
v0x135e67b10_0 .net *"_ivl_52", 31 0, L_0x135eacb90;  1 drivers
L_0x128041498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e67bc0_0 .net *"_ivl_55", 29 0, L_0x128041498;  1 drivers
L_0x1280414e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135e67c70_0 .net/2u *"_ivl_56", 31 0, L_0x1280414e0;  1 drivers
v0x135e67d20_0 .net *"_ivl_58", 0 0, L_0x135eacd10;  1 drivers
v0x135e67dc0_0 .net *"_ivl_6", 32 0, L_0x135eabc10;  1 drivers
v0x135e67e70_0 .net *"_ivl_60", 0 0, L_0x135eace30;  1 drivers
v0x135e67f20_0 .net *"_ivl_65", 1 0, L_0x135ead130;  1 drivers
v0x135e67fd0_0 .net *"_ivl_66", 31 0, L_0x135ead1d0;  1 drivers
L_0x128041528 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e68080_0 .net *"_ivl_69", 29 0, L_0x128041528;  1 drivers
L_0x128041570 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135e68130_0 .net/2u *"_ivl_70", 31 0, L_0x128041570;  1 drivers
v0x135e681e0_0 .net *"_ivl_72", 0 0, L_0x135ead2b0;  1 drivers
v0x135e68280_0 .net *"_ivl_74", 0 0, L_0x135ead3d0;  1 drivers
v0x135e677a0_0 .net *"_ivl_83", 5 0, L_0x135eaed70;  1 drivers
L_0x1280415b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e68510_0 .net *"_ivl_87", 1 0, L_0x1280415b8;  1 drivers
L_0x1280412e8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e685a0_0 .net *"_ivl_9", 24 0, L_0x1280412e8;  1 drivers
v0x135e68640_0 .net *"_ivl_90", 5 0, L_0x135eaef40;  1 drivers
L_0x128041600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e686f0_0 .net *"_ivl_94", 1 0, L_0x128041600;  1 drivers
v0x135e687a0_0 .net *"_ivl_99", 13 0, L_0x135eaefe0;  1 drivers
v0x135e68850_0 .net "accum_ovrflow", 0 0, v0x135e63b80_0;  1 drivers
v0x135e688e0_0 .net "clk", 0 0, L_0x135eaba90;  1 drivers
v0x135e68970_0 .net "cols", 7 0, L_0x135eadae0;  1 drivers
v0x135e68a10_0 .net "data_out_regs", 31 0, v0x135e59e00_0;  1 drivers
v0x135e68af0_0 .net "data_out_result", 19 0, v0x135e66910_0;  1 drivers
v0x135e68b80_0 .net "done", 0 0, v0x135e5e9f0_0;  1 drivers
v0x135e68c10_0 .net "en_max_pool", 0 0, L_0x135eae1d0;  1 drivers
v0x135e68d20_0 .net "img_addr", 7 0, v0x135e5ef00_0;  1 drivers
v0x135e68db0_0 .net "img_data", 23 0, v0x135e5bc10_0;  1 drivers
v0x135e68e40_0 .net "kern_addr", 5 0, v0x135e5f0e0_0;  1 drivers
v0x135e68ed0_0 .net "kern_addr_mode", 0 0, L_0x135eae050;  1 drivers
v0x135e68f60_0 .net "kern_cols", 2 0, L_0x135ead9c0;  1 drivers
v0x135e68ff0_0 .net "kern_data", 23 0, v0x135e5c600_0;  1 drivers
v0x135e69080_0 .net "kerns", 2 0, L_0x135eadc80;  1 drivers
v0x135e69110_0 .net "mask", 2 0, L_0x135eae270;  1 drivers
v0x135e691a0_0 .var "rdata", 31 0;
v0x135e69240_0 .var "ready", 0 0;
v0x135e692e0_0 .net "reset", 0 0, L_0x135eabb00;  1 drivers
v0x135e693b0_0 .net "result_addr", 7 0, v0x135e5f4a0_0;  1 drivers
v0x135e69440_0 .net "result_cols", 7 0, L_0x135eade40;  1 drivers
v0x135e694d0_0 .net "result_data", 19 0, v0x135e60830_0;  1 drivers
v0x135e695e0_0 .net "result_valid", 0 0, v0x135e60da0_0;  1 drivers
v0x135e696f0_0 .net "shift", 3 0, L_0x135eadf30;  1 drivers
v0x135e69800_0 .net "soft_reset", 0 0, L_0x135ead8a0;  1 drivers
v0x135e69890_0 .net "start", 0 0, L_0x135ead800;  1 drivers
v0x135e69920_0 .net "stride", 7 0, L_0x135eadda0;  1 drivers
v0x135e68310_0 .net "valid", 0 0, L_0x135eabf00;  1 drivers
v0x135e683a0_0 .net "wb_clk_i", 0 0, v0x135ea2340_0;  alias, 1 drivers
v0x135e68430_0 .net "wb_rst_i", 0 0, v0x135ea23d0_0;  alias, 1 drivers
v0x135e699b0_0 .net "wbs_ack_o", 0 0, v0x135e69240_0;  alias, 1 drivers
v0x135e69a40_0 .net "wbs_adr_i", 31 0, v0x135ea24f0_0;  alias, 1 drivers
v0x135e69ad0_0 .net "wbs_cyc_i", 0 0, v0x135ea2580_0;  alias, 1 drivers
v0x135e69b60_0 .net "wbs_dat_i", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e69bf0_0 .net "wbs_dat_o", 31 0, L_0x135eabfb0;  alias, 1 drivers
v0x135e69c90_0 .net "wbs_sel_i", 3 0, v0x135ea2750_0;  alias, 1 drivers
v0x135e69d40_0 .net "wbs_stb_i", 0 0, v0x135ea1d50_0;  alias, 1 drivers
v0x135e69de0_0 .net "wbs_we_i", 0 0, v0x135ea29e0_0;  alias, 1 drivers
v0x135e69e80_0 .net "we_img_ram", 0 0, L_0x135eaca40;  1 drivers
v0x135e69f10_0 .net "we_kern_ram", 0 0, L_0x135eacfc0;  1 drivers
v0x135e69fc0_0 .net "we_regs", 0 0, L_0x135eac4e0;  1 drivers
v0x135e6a090_0 .net "we_res_ram", 0 0, L_0x135ead4f0;  1 drivers
L_0x135eabb70 .part v0x135ea24f0_0, 24, 8;
L_0x135eabc10 .concat [ 8 25 0 0], L_0x135eabb70, L_0x1280412e8;
L_0x135eabd30 .cmp/eq 33, L_0x135eabc10, L_0x128041330;
L_0x135eac0d0 .part v0x135ea24f0_0, 16, 2;
L_0x135eac170 .concat [ 2 30 0 0], L_0x135eac0d0, L_0x128041378;
L_0x135eac290 .cmp/eq 32, L_0x135eac170, L_0x1280413c0;
L_0x135eac590 .part v0x135ea24f0_0, 16, 3;
L_0x135eac770 .concat [ 3 29 0 0], L_0x135eac590, L_0x128041408;
L_0x135eac810 .cmp/eq 32, L_0x135eac770, L_0x128041450;
L_0x135eacaf0 .part v0x135ea24f0_0, 16, 2;
L_0x135eacb90 .concat [ 2 30 0 0], L_0x135eacaf0, L_0x128041498;
L_0x135eacd10 .cmp/eq 32, L_0x135eacb90, L_0x1280414e0;
L_0x135ead130 .part v0x135ea24f0_0, 16, 2;
L_0x135ead1d0 .concat [ 2 30 0 0], L_0x135ead130, L_0x128041528;
L_0x135ead2b0 .cmp/eq 32, L_0x135ead1d0, L_0x128041570;
L_0x135eae400 .part v0x135ea24f0_0, 2, 2;
L_0x135eaed70 .part L_0x135eadda0, 0, 6;
L_0x135eaeea0 .concat [ 6 2 0 0], L_0x135eaed70, L_0x1280415b8;
L_0x135eaef40 .part L_0x135eade40, 0, 6;
L_0x135eaf080 .concat [ 6 2 0 0], L_0x135eaef40, L_0x128041600;
L_0x135eaf120 .part v0x135ea2610_0, 0, 24;
L_0x135eaefe0 .part v0x135ea24f0_0, 2, 14;
L_0x135eaf270 .part L_0x135eaefe0, 0, 8;
L_0x135eaf410 .part v0x135ea2610_0, 0, 24;
L_0x135eaf1c0 .part v0x135ea24f0_0, 2, 14;
L_0x135eaf580 .part L_0x135eaf1c0, 0, 8;
L_0x135eaf620 .concat [ 6 2 0 0], v0x135e5f0e0_0, L_0x128041648;
L_0x135eaf8a0 .part v0x135ea24f0_0, 2, 14;
L_0x135eaf940 .part L_0x135eaf8a0, 0, 8;
S_0x135e58f50 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x135e58670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x135e59110 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x135e5a420_0 .net *"_ivl_6", 29 0, L_0x135ead580;  1 drivers
v0x135e5a4e0_0 .net "accum_ovrflow", 0 0, v0x135e63b80_0;  alias, 1 drivers
v0x135e5a580_0 .net "addr", 1 0, L_0x135eae400;  1 drivers
v0x135e5a610_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e5a6a0_0 .net "cols", 7 0, L_0x135eadae0;  alias, 1 drivers
v0x135e5a770_0 .net "data_in", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e5a800_0 .net "data_out", 31 0, v0x135e59e00_0;  alias, 1 drivers
v0x135e5a8b0_0 .net "done", 0 0, v0x135e5e9f0_0;  alias, 1 drivers
v0x135e5a940_0 .net "en_max_pool", 0 0, L_0x135eae1d0;  alias, 1 drivers
v0x135e5aa60_0 .net "kern_addr_mode", 0 0, L_0x135eae050;  alias, 1 drivers
v0x135e5ab00_0 .net "kern_cols", 2 0, L_0x135ead9c0;  alias, 1 drivers
v0x135e5abb0_0 .net "kerns", 2 0, L_0x135eadc80;  alias, 1 drivers
v0x135e5ac60_0 .net "mask", 2 0, L_0x135eae270;  alias, 1 drivers
v0x135e5ad10 .array "regs", 4 0;
v0x135e5ad10_0 .net v0x135e5ad10 0, 31 0, v0x135e59ac0_0; 1 drivers
v0x135e5ad10_1 .net v0x135e5ad10 1, 31 0, v0x135e59b50_0; 1 drivers
v0x135e5ad10_2 .net v0x135e5ad10 2, 31 0, v0x135e59be0_0; 1 drivers
v0x135e5ad10_3 .net v0x135e5ad10 3, 31 0, v0x135e59cb0_0; 1 drivers
o0x13801e2b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135e5ad10_4 .net v0x135e5ad10 4, 31 0, o0x13801e2b0; 0 drivers
v0x135e5ae80_0 .net "reset", 0 0, L_0x135eabb00;  alias, 1 drivers
v0x135e5af10_0 .net "result_cols", 7 0, L_0x135eade40;  alias, 1 drivers
v0x135e5afa0_0 .net "shift", 3 0, L_0x135eadf30;  alias, 1 drivers
v0x135e5b130_0 .net "soft_reset", 0 0, L_0x135ead8a0;  alias, 1 drivers
v0x135e5b1c0_0 .net "start", 0 0, L_0x135ead800;  alias, 1 drivers
v0x135e5b260_0 .net "stride", 7 0, L_0x135eadda0;  alias, 1 drivers
v0x135e5b310_0 .net "wr_en", 0 0, L_0x135eac4e0;  alias, 1 drivers
L_0x135ead580 .part v0x135e59ac0_0, 2, 30;
L_0x135ead660 .concat [ 1 1 30 0], v0x135e5e9f0_0, v0x135e63b80_0, L_0x135ead580;
L_0x135ead800 .part v0x135e59ac0_0, 2, 1;
L_0x135ead8a0 .part v0x135e59ac0_0, 3, 1;
L_0x135ead9c0 .part v0x135e59b50_0, 0, 3;
L_0x135eadae0 .part v0x135e59b50_0, 8, 8;
L_0x135eadc80 .part v0x135e59b50_0, 16, 3;
L_0x135eadda0 .part v0x135e59b50_0, 24, 8;
L_0x135eade40 .part v0x135e59be0_0, 0, 8;
L_0x135eadf30 .part v0x135e59be0_0, 8, 4;
L_0x135eae050 .part v0x135e59be0_0, 16, 1;
L_0x135eae1d0 .part v0x135e59be0_0, 17, 1;
L_0x135eae270 .part v0x135e59be0_0, 18, 3;
S_0x135e59480 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 42, 26 1 0, S_0x135e58f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x135e59640 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x135e59960_0 .net "addr", 1 0, L_0x135eae400;  alias, 1 drivers
v0x135e59a20_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e59ac0_0 .var "ctrl0", 31 0;
v0x135e59b50_0 .var "ctrl1", 31 0;
v0x135e59be0_0 .var "ctrl2", 31 0;
v0x135e59cb0_0 .var "ctrl3", 31 0;
v0x135e59d50_0 .net "data_in", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e59e00_0 .var "data_out", 31 0;
v0x135e59eb0_0 .net "reset", 0 0, L_0x135eabb00;  alias, 1 drivers
v0x135e59fc0_0 .net "status0", 31 0, L_0x135ead660;  1 drivers
v0x135e5a060_0 .net "status1", 31 0, v0x135e59b50_0;  alias, 1 drivers
v0x135e5a120_0 .net "status2", 31 0, v0x135e59be0_0;  alias, 1 drivers
v0x135e5a1b0_0 .net "status3", 31 0, v0x135e59cb0_0;  alias, 1 drivers
v0x135e5a240_0 .net "wr_en", 0 0, L_0x135eac4e0;  alias, 1 drivers
E_0x135e598a0/0 .event anyedge, v0x135e59960_0, v0x135e59fc0_0, v0x135e59b50_0, v0x135e59be0_0;
E_0x135e598a0/1 .event anyedge, v0x135e59cb0_0;
E_0x135e598a0 .event/or E_0x135e598a0/0, E_0x135e598a0/1;
E_0x135e59910 .event posedge, v0x135e59a20_0;
S_0x135e5b4f0 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x135e58670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e59210 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e59250 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x135e5b8d0_0 .net "adr_r", 7 0, v0x135e5ef00_0;  alias, 1 drivers
v0x135e5b980_0 .net "adr_w", 7 0, L_0x135eaf270;  1 drivers
v0x135e5ba20_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e5bab0_0 .net "dat_i", 23 0, L_0x135eaf120;  1 drivers
v0x135e5bb40_0 .var "dat_o", 23 0;
v0x135e5bc10_0 .var "dat_o2", 23 0;
v0x135e5bcc0 .array "r", 255 0, 23 0;
v0x135e5bd60_0 .net "we", 0 0, L_0x135eaca40;  alias, 1 drivers
S_0x135e5beb0 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x135e58670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e5c070 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e5c0b0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x135e5c2e0_0 .net "adr_r", 7 0, L_0x135eaf620;  1 drivers
v0x135e5c390_0 .net "adr_w", 7 0, L_0x135eaf580;  1 drivers
v0x135e5c430_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e5c4c0_0 .net "dat_i", 23 0, L_0x135eaf410;  1 drivers
v0x135e5c550_0 .var "dat_o", 23 0;
v0x135e5c600_0 .var "dat_o2", 23 0;
v0x135e5c6b0 .array "r", 255 0, 23 0;
v0x135e5c750_0 .net "we", 0 0, L_0x135eacfc0;  alias, 1 drivers
S_0x135e5c8a0 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x135e58670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x135e5ca60 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x135e5caa0 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x135e5cae0 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x135e5cb20 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x135e5cb60 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x135e5cba0 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x135e5cbe0 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x135e5cc20 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x135e5cc60 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x135e64fd0_0 .net "accum_ovrflow", 0 0, v0x135e63b80_0;  alias, 1 drivers
v0x135e650b0_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e65140_0 .net "clr_col_cnt", 0 0, v0x135e5e380_0;  1 drivers
v0x135e651d0_0 .net "clr_k_col_cnt", 0 0, v0x135e5e550_0;  1 drivers
v0x135e65260_0 .net "cols", 7 0, L_0x135eadae0;  alias, 1 drivers
v0x135e65330_0 .net "done", 0 0, v0x135e5e9f0_0;  alias, 1 drivers
v0x135e65400_0 .net "en_max_pool", 0 0, L_0x135eae1d0;  alias, 1 drivers
v0x135e65490_0 .net "img_addr", 7 0, v0x135e5ef00_0;  alias, 1 drivers
v0x135e65560_0 .net "img_data", 23 0, v0x135e5bc10_0;  alias, 1 drivers
v0x135e65670_0 .net "kern_addr", 5 0, v0x135e5f0e0_0;  alias, 1 drivers
v0x135e65700_0 .net "kern_addr_mode", 0 0, L_0x135eae050;  alias, 1 drivers
v0x135e657d0_0 .net "kern_cols", 2 0, L_0x135ead9c0;  alias, 1 drivers
v0x135e658a0_0 .net "kern_data", 23 0, v0x135e5c600_0;  alias, 1 drivers
v0x135e65970_0 .net "kerns", 2 0, L_0x135eadc80;  alias, 1 drivers
v0x135e65a40_0 .net "mask", 2 0, L_0x135eae270;  alias, 1 drivers
v0x135e65ad0_0 .net "reset", 0 0, L_0x135eaeb80;  1 drivers
v0x135e65b60_0 .net "result_addr", 7 0, v0x135e5f4a0_0;  alias, 1 drivers
v0x135e65cf0_0 .net "result_cols", 7 0, L_0x135eaf080;  1 drivers
v0x135e65d80_0 .net "result_data", 19 0, v0x135e60830_0;  alias, 1 drivers
v0x135e65e10_0 .net "result_valid", 0 0, v0x135e60da0_0;  alias, 1 drivers
v0x135e65ea0_0 .net "shift", 3 0, L_0x135eadf30;  alias, 1 drivers
v0x135e65f30_0 .net "start", 0 0, L_0x135ead800;  alias, 1 drivers
v0x135e66040_0 .net "stride", 7 0, L_0x135eaeea0;  1 drivers
S_0x135e5d2d0 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x135e5c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x135e5d4a0 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x135e5d4e0 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x135e5d520 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x135e5d560 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x135e5d5a0 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x135e5e2e0_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e5e380_0 .var "clr_col_cnt", 0 0;
v0x135e5e420_0 .var "clr_img_addr", 0 0;
v0x135e5e4b0_0 .var "clr_img_st", 0 0;
v0x135e5e550_0 .var "clr_k_col_cnt", 0 0;
v0x135e5e630_0 .var "clr_kerns_cnt", 0 0;
v0x135e5e6c0_0 .net "clr_kerns_cnt_d", 7 0, v0x135e5e0c0_0;  1 drivers
v0x135e5e770_0 .var "clr_result_addr", 0 0;
v0x135e5e800_0 .var "col_cnt", 7 0;
v0x135e5e930_0 .net "cols", 7 0, L_0x135eadae0;  alias, 1 drivers
v0x135e5e9f0_0 .var "done", 0 0;
v0x135e5ea80_0 .var "en_col_cnt", 0 0;
v0x135e5eb10_0 .var "en_img_addr", 0 0;
v0x135e5eba0_0 .var "en_img_st", 0 0;
v0x135e5ec30_0 .var "en_k_col_cnt", 0 0;
v0x135e5ecc0_0 .var "en_kerns_cnt", 0 0;
v0x135e5ed60_0 .net "en_result_addr", 0 0, v0x135e60da0_0;  alias, 1 drivers
v0x135e5ef00_0 .var "img_addr", 7 0;
v0x135e5efc0_0 .var "img_st", 7 0;
v0x135e5f050_0 .var "k_col_cnt", 2 0;
v0x135e5f0e0_0 .var "kern_addr", 5 0;
v0x135e5f170_0 .net "kern_addr_mode", 0 0, L_0x135eae050;  alias, 1 drivers
v0x135e5f200_0 .net "kern_cols", 2 0, L_0x135ead9c0;  alias, 1 drivers
v0x135e5f2b0_0 .net "kerns", 2 0, L_0x135eadc80;  alias, 1 drivers
v0x135e5f360_0 .var "kerns_cnt", 2 0;
v0x135e5f3f0_0 .net "reset", 0 0, L_0x135eaeb80;  alias, 1 drivers
v0x135e5f4a0_0 .var "result_addr", 7 0;
v0x135e5f540_0 .net "result_cols", 7 0, L_0x135eaf080;  alias, 1 drivers
v0x135e5f5f0_0 .net "start", 0 0, L_0x135ead800;  alias, 1 drivers
v0x135e5f6a0_0 .var "start_d", 0 0;
v0x135e5f730_0 .var "start_pedge", 0 0;
v0x135e5f7d0_0 .net "stride", 7 0, L_0x135eaeea0;  alias, 1 drivers
E_0x135e5d940 .event anyedge, v0x135e5f4a0_0, v0x135e5f540_0, v0x135e5ed60_0;
E_0x135e5d9b0 .event anyedge, v0x135e5b1c0_0, v0x135e5f6a0_0;
E_0x135e5da00 .event anyedge, v0x135e5aa60_0, v0x135e5f360_0, v0x135e5f050_0;
E_0x135e5da80 .event anyedge, v0x135e5b1c0_0;
E_0x135e5dac0 .event anyedge, v0x135e5e550_0;
E_0x135e5db40 .event anyedge, v0x135e5e380_0;
E_0x135e5db90 .event anyedge, v0x135e5f360_0, v0x135e5abb0_0, v0x135e5ecc0_0;
E_0x135e5dc10 .event anyedge, v0x135e5e800_0, v0x135e5a6a0_0, v0x135e5ea80_0;
E_0x135e5dc70 .event anyedge, v0x135e5f050_0, v0x135e5ab00_0, v0x135e5b1c0_0;
S_0x135e5dd00 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x135e5d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x135e5dbd0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x135e5e020_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e5e0c0_0 .var "par_out", 7 0;
v0x135e5e160_0 .net "reset", 0 0, L_0x135eaeb80;  alias, 1 drivers
v0x135e5e1f0_0 .net "ser_in", 0 0, v0x135e5e630_0;  1 drivers
S_0x135e5fa00 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x135e5c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x135e5fbd0 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x135e5fc10 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x135e5fc50 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x135e5fc90 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x135e5fcd0 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x135e5fd10 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x135e5fd50 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x135eaea00 .functor OR 1, L_0x135eaeb80, L_0x135eae960, C4<0>, C4<0>;
L_0x135eaeb10 .functor AND 1, v0x135e63fe0_0, L_0x135eaea70, C4<1>, C4<1>;
v0x135e63a20_0 .net *"_ivl_13", 0 0, L_0x135eae960;  1 drivers
v0x135e63ae0_0 .net *"_ivl_17", 0 0, L_0x135eaea70;  1 drivers
v0x135e63b80_0 .var "accum_ovrflow", 0 0;
v0x135e63c50_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e63ce0_0 .net "clr_col_cnt", 0 0, v0x135e5e380_0;  alias, 1 drivers
v0x135e63df0_0 .net "clr_col_cnt_d", 7 0, v0x135e62530_0;  1 drivers
v0x135e63e80_0 .net "clr_k_col_cnt", 0 0, v0x135e5e550_0;  alias, 1 drivers
v0x135e63f50_0 .net "clr_k_col_cnt_d", 2 0, v0x135e62c00_0;  1 drivers
v0x135e63fe0_0 .var "clr_mult_accum", 0 0;
v0x135e640f0_0 .net "en_max_pool", 0 0, L_0x135eae1d0;  alias, 1 drivers
v0x135e64180_0 .net "img_data", 23 0, v0x135e5bc10_0;  alias, 1 drivers
v0x135e64210_0 .net "kern_data", 23 0, v0x135e5c600_0;  alias, 1 drivers
v0x135e642a0_0 .net "mask", 2 0, L_0x135eae270;  alias, 1 drivers
v0x135e64350_0 .var "mult_accum", 19 0;
v0x135e64400_0 .var "mult_accum_mux", 20 0;
v0x135e64490_0 .var "mult_accum_r", 20 0;
v0x135e64540_0 .net "mult_out0", 15 0, v0x135e61420_0;  1 drivers
v0x135e64700_0 .var "mult_out0_r", 15 0;
v0x135e64790_0 .net "mult_out1", 15 0, v0x135e61a60_0;  1 drivers
v0x135e64820_0 .var "mult_out1_r", 15 0;
v0x135e648b0_0 .net "mult_out2", 15 0, v0x135e62090_0;  1 drivers
v0x135e64940_0 .var "mult_out2_r", 15 0;
v0x135e649e0_0 .net "reset", 0 0, L_0x135eaeb80;  alias, 1 drivers
v0x135e64a70_0 .net "result_data", 19 0, v0x135e60830_0;  alias, 1 drivers
v0x135e64b30_0 .net "result_valid", 0 0, v0x135e60da0_0;  alias, 1 drivers
v0x135e64c00_0 .net "shift", 3 0, L_0x135eadf30;  alias, 1 drivers
v0x135e64cd0_0 .net "shift_out", 19 0, v0x135e638e0_0;  1 drivers
v0x135e64da0_0 .net "start", 0 0, L_0x135ead800;  alias, 1 drivers
v0x135e64e30_0 .net "start_d", 15 0, v0x135e63130_0;  1 drivers
E_0x135e601e0 .event anyedge, v0x135e62c00_0, v0x135e63130_0;
E_0x135e60230 .event anyedge, v0x135e64490_0;
E_0x135e60280 .event anyedge, v0x135e63fe0_0, v0x135e64490_0;
L_0x135eae4a0 .part v0x135e5bc10_0, 0, 8;
L_0x135eae5c0 .part v0x135e5c600_0, 0, 8;
L_0x135eae6e0 .part v0x135e5bc10_0, 8, 8;
L_0x135eae780 .part v0x135e5c600_0, 8, 8;
L_0x135eae820 .part v0x135e5bc10_0, 16, 8;
L_0x135eae8c0 .part v0x135e5c600_0, 16, 8;
L_0x135eae960 .part v0x135e62530_0, 3, 1;
L_0x135eaea70 .part v0x135e63130_0, 2, 1;
S_0x135e602e0 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x135e5fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x135e60450 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x135e606f0_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e60790_0 .net "data_in", 19 0, v0x135e638e0_0;  alias, 1 drivers
v0x135e60830_0 .var "data_out", 19 0;
v0x135e608c0_0 .var "data_r", 19 0;
v0x135e60950_0 .net "en_maxpool", 0 0, L_0x135eae1d0;  alias, 1 drivers
v0x135e60a20_0 .var "max_pool_out", 19 0;
v0x135e60ab0_0 .var "max_pool_valid", 0 0;
v0x135e60b40_0 .net "reset", 0 0, L_0x135eaea00;  1 drivers
v0x135e60be0_0 .var "toggle", 0 0;
v0x135e60d00_0 .net "valid_in", 0 0, L_0x135eaeb10;  1 drivers
v0x135e60da0_0 .var "valid_out", 0 0;
E_0x135e60640 .event anyedge, v0x135e60be0_0, v0x135e60d00_0;
E_0x135e606a0 .event anyedge, v0x135e608c0_0, v0x135e60790_0;
S_0x135e60eb0 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x135e5fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e61080 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e610c0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e612c0_0 .net "a", 7 0, L_0x135eae4a0;  1 drivers
v0x135e61380_0 .net "b", 7 0, L_0x135eae5c0;  1 drivers
v0x135e61420_0 .var "out", 15 0;
E_0x135e61270 .event anyedge, v0x135e612c0_0, v0x135e61380_0;
S_0x135e614c0 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x135e5fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e61680 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e616c0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e61900_0 .net "a", 7 0, L_0x135eae6e0;  1 drivers
v0x135e619c0_0 .net "b", 7 0, L_0x135eae780;  1 drivers
v0x135e61a60_0 .var "out", 15 0;
E_0x135e618b0 .event anyedge, v0x135e61900_0, v0x135e619c0_0;
S_0x135e61b00 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x135e5fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e61cc0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e61d00 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e61f30_0 .net "a", 7 0, L_0x135eae820;  1 drivers
v0x135e61ff0_0 .net "b", 7 0, L_0x135eae8c0;  1 drivers
v0x135e62090_0 .var "out", 15 0;
E_0x135e61ed0 .event anyedge, v0x135e61f30_0, v0x135e61ff0_0;
S_0x135e62130 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x135e5fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x135e62330 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x135e62490_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e62530_0 .var "par_out", 7 0;
v0x135e625d0_0 .net "reset", 0 0, L_0x135eaeb80;  alias, 1 drivers
v0x135e62660_0 .net "ser_in", 0 0, v0x135e5e380_0;  alias, 1 drivers
S_0x135e62720 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x135e5fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x135e628e0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x135e62a60_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e62c00_0 .var "par_out", 2 0;
v0x135e62c90_0 .net "reset", 0 0, L_0x135eaeb80;  alias, 1 drivers
v0x135e62d20_0 .net "ser_in", 0 0, v0x135e5e550_0;  alias, 1 drivers
S_0x135e62db0 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x135e5fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x135e62f20 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x135e630a0_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e63130_0 .var "par_out", 15 0;
v0x135e631d0_0 .net "reset", 0 0, L_0x135eaeb80;  alias, 1 drivers
v0x135e632e0_0 .net "ser_in", 0 0, L_0x135ead800;  alias, 1 drivers
S_0x135e63370 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x135e5fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x135e63530 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x135e63570 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x135e635b0 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x135e63820_0 .net "in", 19 0, v0x135e64350_0;  1 drivers
v0x135e638e0_0 .var "out", 19 0;
v0x135e63980_0 .net "shift", 3 0, L_0x135eadf30;  alias, 1 drivers
E_0x135e637c0 .event anyedge, v0x135e5afa0_0, v0x135e63820_0;
S_0x135e66200 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x135e58670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e5d020 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e5d060 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x135e665f0_0 .net "adr_r", 7 0, L_0x135eaf940;  1 drivers
v0x135e666a0_0 .net "adr_w", 7 0, v0x135e5f4a0_0;  alias, 1 drivers
v0x135e66740_0 .net "clk", 0 0, L_0x135eaba90;  alias, 1 drivers
v0x135e667d0_0 .net "dat_i", 19 0, v0x135e60830_0;  alias, 1 drivers
v0x135e66860_0 .var "dat_o", 19 0;
v0x135e66910_0 .var "dat_o2", 19 0;
v0x135e669c0 .array "r", 255 0, 19 0;
v0x135e66a60_0 .net "we", 0 0, L_0x135eaf7a0;  1 drivers
S_0x135e6a200 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 23 93, 24 6 0, S_0x135e57f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x135e6a370 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x135e6a3b0 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x135e6a3f0 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x135e6a430 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x135e6a470 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110001>;
P_0x135e6a4b0 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x135e6a4f0 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x135e6a530 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x135e6a570 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x135e6a5b0 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x135eafad0 .functor BUFZ 1, v0x135ea2340_0, C4<0>, C4<0>, C4<0>;
L_0x135eafb40 .functor BUFZ 1, v0x135ea23d0_0, C4<0>, C4<0>, C4<0>;
L_0x135eafdf0 .functor AND 1, L_0x135eafcd0, v0x135ea2580_0, C4<1>, C4<1>;
L_0x135eafec0 .functor AND 1, L_0x135eafdf0, v0x135ea1d50_0, C4<1>, C4<1>;
L_0x135eaffb0 .functor BUFZ 32, v0x135e7ad90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135eb0570 .functor AND 1, L_0x135eb0450, L_0x135eafec0, C4<1>, C4<1>;
L_0x135eb06a0 .functor AND 1, L_0x135eb0570, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb0ac0 .functor AND 1, L_0x135eb0950, L_0x135eafec0, C4<1>, C4<1>;
L_0x135eb0b80 .functor AND 1, L_0x135eb0ac0, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb0f50 .functor AND 1, L_0x135eb0e30, L_0x135eafec0, C4<1>, C4<1>;
L_0x135eb10e0 .functor AND 1, L_0x135eb0f50, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb11f0 .functor AND 1, L_0x135eb1340, L_0x135eafec0, C4<1>, C4<1>;
L_0x135eb1590 .functor AND 1, L_0x135eb11f0, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb2c20 .functor OR 1, L_0x135eafb40, L_0x135eb1940, C4<0>, C4<0>;
L_0x135eb3660 .functor NOT 1, v0x135e705e0_0, C4<0>, C4<0>, C4<0>;
L_0x135eb3950 .functor AND 1, v0x135e72990_0, L_0x135eb3660, C4<1>, C4<1>;
L_0x1280416d8 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x135e787a0_0 .net/2u *"_ivl_10", 32 0, L_0x1280416d8;  1 drivers
v0x135e78840_0 .net *"_ivl_105", 13 0, L_0x135e8d400;  1 drivers
L_0x1280419f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e788e0_0 .net *"_ivl_111", 1 0, L_0x1280419f0;  1 drivers
v0x135e78970_0 .net *"_ivl_113", 0 0, L_0x135eb3660;  1 drivers
v0x135e78a20_0 .net *"_ivl_118", 13 0, L_0x135eb3a50;  1 drivers
v0x135e78b10_0 .net *"_ivl_12", 0 0, L_0x135eafcd0;  1 drivers
v0x135e78bb0_0 .net *"_ivl_14", 0 0, L_0x135eafdf0;  1 drivers
v0x135e78c60_0 .net *"_ivl_23", 1 0, L_0x135eb0100;  1 drivers
v0x135e78d10_0 .net *"_ivl_24", 31 0, L_0x135eac630;  1 drivers
L_0x128041720 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e78e20_0 .net *"_ivl_27", 29 0, L_0x128041720;  1 drivers
L_0x128041768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e78ed0_0 .net/2u *"_ivl_28", 31 0, L_0x128041768;  1 drivers
v0x135e78f80_0 .net *"_ivl_30", 0 0, L_0x135eb0450;  1 drivers
v0x135e79020_0 .net *"_ivl_32", 0 0, L_0x135eb0570;  1 drivers
v0x135e790d0_0 .net *"_ivl_37", 2 0, L_0x135eb0750;  1 drivers
v0x135e79180_0 .net *"_ivl_38", 31 0, L_0x135eb0830;  1 drivers
L_0x1280417b0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e79230_0 .net *"_ivl_41", 28 0, L_0x1280417b0;  1 drivers
L_0x1280417f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135e792e0_0 .net/2u *"_ivl_42", 31 0, L_0x1280417f8;  1 drivers
v0x135e79470_0 .net *"_ivl_44", 0 0, L_0x135eb0950;  1 drivers
v0x135e79500_0 .net *"_ivl_46", 0 0, L_0x135eb0ac0;  1 drivers
v0x135e795a0_0 .net *"_ivl_5", 7 0, L_0x135eafbb0;  1 drivers
v0x135e79650_0 .net *"_ivl_51", 1 0, L_0x135eb0bf0;  1 drivers
v0x135e79700_0 .net *"_ivl_52", 31 0, L_0x135eb0c90;  1 drivers
L_0x128041840 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e797b0_0 .net *"_ivl_55", 29 0, L_0x128041840;  1 drivers
L_0x128041888 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135e79860_0 .net/2u *"_ivl_56", 31 0, L_0x128041888;  1 drivers
v0x135e79910_0 .net *"_ivl_58", 0 0, L_0x135eb0e30;  1 drivers
v0x135e799b0_0 .net *"_ivl_6", 32 0, L_0x135eaf6c0;  1 drivers
v0x135e79a60_0 .net *"_ivl_60", 0 0, L_0x135eb0f50;  1 drivers
v0x135e79b10_0 .net *"_ivl_65", 1 0, L_0x135eb1150;  1 drivers
v0x135e79bc0_0 .net *"_ivl_66", 31 0, L_0x135eb1260;  1 drivers
L_0x1280418d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e79c70_0 .net *"_ivl_69", 29 0, L_0x1280418d0;  1 drivers
L_0x128041918 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135e79d20_0 .net/2u *"_ivl_70", 31 0, L_0x128041918;  1 drivers
v0x135e79dd0_0 .net *"_ivl_72", 0 0, L_0x135eb1340;  1 drivers
v0x135e79e70_0 .net *"_ivl_74", 0 0, L_0x135eb11f0;  1 drivers
v0x135e79390_0 .net *"_ivl_83", 5 0, L_0x135eb2e10;  1 drivers
L_0x128041960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e7a100_0 .net *"_ivl_87", 1 0, L_0x128041960;  1 drivers
L_0x128041690 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e7a190_0 .net *"_ivl_9", 24 0, L_0x128041690;  1 drivers
v0x135e7a230_0 .net *"_ivl_90", 5 0, L_0x135eb2fe0;  1 drivers
L_0x1280419a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e7a2e0_0 .net *"_ivl_94", 1 0, L_0x1280419a8;  1 drivers
v0x135e7a390_0 .net *"_ivl_99", 13 0, L_0x135eb3080;  1 drivers
v0x135e7a440_0 .net "accum_ovrflow", 0 0, v0x135e75770_0;  1 drivers
v0x135e7a4d0_0 .net "clk", 0 0, L_0x135eafad0;  1 drivers
v0x135e7a560_0 .net "cols", 7 0, L_0x135eb1b80;  1 drivers
v0x135e7a600_0 .net "data_out_regs", 31 0, v0x135e6b9b0_0;  1 drivers
v0x135e7a6e0_0 .net "data_out_result", 19 0, v0x135e78500_0;  1 drivers
v0x135e7a770_0 .net "done", 0 0, v0x135e705e0_0;  1 drivers
v0x135e7a800_0 .net "en_max_pool", 0 0, L_0x135eb2270;  1 drivers
v0x135e7a910_0 .net "img_addr", 7 0, v0x135e70af0_0;  1 drivers
v0x135e7a9a0_0 .net "img_data", 23 0, v0x135e6d800_0;  1 drivers
v0x135e7aa30_0 .net "kern_addr", 5 0, v0x135e70cd0_0;  1 drivers
v0x135e7aac0_0 .net "kern_addr_mode", 0 0, L_0x135eb20f0;  1 drivers
v0x135e7ab50_0 .net "kern_cols", 2 0, L_0x135eb1a60;  1 drivers
v0x135e7abe0_0 .net "kern_data", 23 0, v0x135e6e1f0_0;  1 drivers
v0x135e7ac70_0 .net "kerns", 2 0, L_0x135eb1d20;  1 drivers
v0x135e7ad00_0 .net "mask", 2 0, L_0x135eb2310;  1 drivers
v0x135e7ad90_0 .var "rdata", 31 0;
v0x135e7ae30_0 .var "ready", 0 0;
v0x135e7aed0_0 .net "reset", 0 0, L_0x135eafb40;  1 drivers
v0x135e7afa0_0 .net "result_addr", 7 0, v0x135e71090_0;  1 drivers
v0x135e7b030_0 .net "result_cols", 7 0, L_0x135eb1ee0;  1 drivers
v0x135e7b0c0_0 .net "result_data", 19 0, v0x135e72420_0;  1 drivers
v0x135e7b1d0_0 .net "result_valid", 0 0, v0x135e72990_0;  1 drivers
v0x135e7b2e0_0 .net "shift", 3 0, L_0x135eb1fd0;  1 drivers
v0x135e7b3f0_0 .net "soft_reset", 0 0, L_0x135eb1940;  1 drivers
v0x135e7b480_0 .net "start", 0 0, L_0x135eb18a0;  1 drivers
v0x135e7b510_0 .net "stride", 7 0, L_0x135eb1e40;  1 drivers
v0x135e79f00_0 .net "valid", 0 0, L_0x135eafec0;  1 drivers
v0x135e79f90_0 .net "wb_clk_i", 0 0, v0x135ea2340_0;  alias, 1 drivers
v0x135e7a020_0 .net "wb_rst_i", 0 0, v0x135ea23d0_0;  alias, 1 drivers
v0x135e7b5a0_0 .net "wbs_ack_o", 0 0, v0x135e7ae30_0;  alias, 1 drivers
v0x135e7b630_0 .net "wbs_adr_i", 31 0, v0x135ea24f0_0;  alias, 1 drivers
v0x135e7b6c0_0 .net "wbs_cyc_i", 0 0, v0x135ea2580_0;  alias, 1 drivers
v0x135e7b750_0 .net "wbs_dat_i", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e7b7e0_0 .net "wbs_dat_o", 31 0, L_0x135eaffb0;  alias, 1 drivers
v0x135e7b870_0 .net "wbs_sel_i", 3 0, v0x135ea2750_0;  alias, 1 drivers
v0x135e7b900_0 .net "wbs_stb_i", 0 0, v0x135ea1d50_0;  alias, 1 drivers
v0x135e7b9b0_0 .net "wbs_we_i", 0 0, v0x135ea29e0_0;  alias, 1 drivers
v0x135e7ba60_0 .net "we_img_ram", 0 0, L_0x135eb0b80;  1 drivers
v0x135e7bb10_0 .net "we_kern_ram", 0 0, L_0x135eb10e0;  1 drivers
v0x135e7bbc0_0 .net "we_regs", 0 0, L_0x135eb06a0;  1 drivers
v0x135e7bc90_0 .net "we_res_ram", 0 0, L_0x135eb1590;  1 drivers
L_0x135eafbb0 .part v0x135ea24f0_0, 24, 8;
L_0x135eaf6c0 .concat [ 8 25 0 0], L_0x135eafbb0, L_0x128041690;
L_0x135eafcd0 .cmp/eq 33, L_0x135eaf6c0, L_0x1280416d8;
L_0x135eb0100 .part v0x135ea24f0_0, 16, 2;
L_0x135eac630 .concat [ 2 30 0 0], L_0x135eb0100, L_0x128041720;
L_0x135eb0450 .cmp/eq 32, L_0x135eac630, L_0x128041768;
L_0x135eb0750 .part v0x135ea24f0_0, 16, 3;
L_0x135eb0830 .concat [ 3 29 0 0], L_0x135eb0750, L_0x1280417b0;
L_0x135eb0950 .cmp/eq 32, L_0x135eb0830, L_0x1280417f8;
L_0x135eb0bf0 .part v0x135ea24f0_0, 16, 2;
L_0x135eb0c90 .concat [ 2 30 0 0], L_0x135eb0bf0, L_0x128041840;
L_0x135eb0e30 .cmp/eq 32, L_0x135eb0c90, L_0x128041888;
L_0x135eb1150 .part v0x135ea24f0_0, 16, 2;
L_0x135eb1260 .concat [ 2 30 0 0], L_0x135eb1150, L_0x1280418d0;
L_0x135eb1340 .cmp/eq 32, L_0x135eb1260, L_0x128041918;
L_0x135eb24a0 .part v0x135ea24f0_0, 2, 2;
L_0x135eb2e10 .part L_0x135eb1e40, 0, 6;
L_0x135eb2f40 .concat [ 6 2 0 0], L_0x135eb2e10, L_0x128041960;
L_0x135eb2fe0 .part L_0x135eb1ee0, 0, 6;
L_0x135eb3120 .concat [ 6 2 0 0], L_0x135eb2fe0, L_0x1280419a8;
L_0x135eb31c0 .part v0x135ea2610_0, 0, 24;
L_0x135eb3080 .part v0x135ea24f0_0, 2, 14;
L_0x135eb3460 .part L_0x135eb3080, 0, 8;
L_0x135eb35c0 .part v0x135ea2610_0, 0, 24;
L_0x135e8d400 .part v0x135ea24f0_0, 2, 14;
L_0x135eb3730 .part L_0x135e8d400, 0, 8;
L_0x135eb37d0 .concat [ 6 2 0 0], v0x135e70cd0_0, L_0x1280419f0;
L_0x135eb3a50 .part v0x135ea24f0_0, 2, 14;
L_0x135eb3af0 .part L_0x135eb3a50, 0, 8;
S_0x135e6ab30 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x135e6a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x135e6a930 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x135e6bfd0_0 .net *"_ivl_6", 29 0, L_0x135eb1620;  1 drivers
v0x135e6c090_0 .net "accum_ovrflow", 0 0, v0x135e75770_0;  alias, 1 drivers
v0x135e6c130_0 .net "addr", 1 0, L_0x135eb24a0;  1 drivers
v0x135e6c1c0_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e6c250_0 .net "cols", 7 0, L_0x135eb1b80;  alias, 1 drivers
v0x135e6c320_0 .net "data_in", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e6c430_0 .net "data_out", 31 0, v0x135e6b9b0_0;  alias, 1 drivers
v0x135e6c4e0_0 .net "done", 0 0, v0x135e705e0_0;  alias, 1 drivers
v0x135e6c570_0 .net "en_max_pool", 0 0, L_0x135eb2270;  alias, 1 drivers
v0x135e6c680_0 .net "kern_addr_mode", 0 0, L_0x135eb20f0;  alias, 1 drivers
v0x135e6c710_0 .net "kern_cols", 2 0, L_0x135eb1a60;  alias, 1 drivers
v0x135e6c7a0_0 .net "kerns", 2 0, L_0x135eb1d20;  alias, 1 drivers
v0x135e6c840_0 .net "mask", 2 0, L_0x135eb2310;  alias, 1 drivers
v0x135e6c8f0 .array "regs", 4 0;
v0x135e6c8f0_0 .net v0x135e6c8f0 0, 31 0, v0x135e6b680_0; 1 drivers
v0x135e6c8f0_1 .net v0x135e6c8f0 1, 31 0, v0x135e6b710_0; 1 drivers
v0x135e6c8f0_2 .net v0x135e6c8f0 2, 31 0, v0x135e6b7a0_0; 1 drivers
v0x135e6c8f0_3 .net v0x135e6c8f0 3, 31 0, v0x135e6b870_0; 1 drivers
o0x138021a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135e6c8f0_4 .net v0x135e6c8f0 4, 31 0, o0x138021a00; 0 drivers
v0x135e6ca60_0 .net "reset", 0 0, L_0x135eafb40;  alias, 1 drivers
v0x135e6caf0_0 .net "result_cols", 7 0, L_0x135eb1ee0;  alias, 1 drivers
v0x135e6cb80_0 .net "shift", 3 0, L_0x135eb1fd0;  alias, 1 drivers
v0x135e6cd10_0 .net "soft_reset", 0 0, L_0x135eb1940;  alias, 1 drivers
v0x135e6cda0_0 .net "start", 0 0, L_0x135eb18a0;  alias, 1 drivers
v0x135e6ce40_0 .net "stride", 7 0, L_0x135eb1e40;  alias, 1 drivers
v0x135e6cef0_0 .net "wr_en", 0 0, L_0x135eb06a0;  alias, 1 drivers
L_0x135eb1620 .part v0x135e6b680_0, 2, 30;
L_0x135eb1700 .concat [ 1 1 30 0], v0x135e705e0_0, v0x135e75770_0, L_0x135eb1620;
L_0x135eb18a0 .part v0x135e6b680_0, 2, 1;
L_0x135eb1940 .part v0x135e6b680_0, 3, 1;
L_0x135eb1a60 .part v0x135e6b710_0, 0, 3;
L_0x135eb1b80 .part v0x135e6b710_0, 8, 8;
L_0x135eb1d20 .part v0x135e6b710_0, 16, 3;
L_0x135eb1e40 .part v0x135e6b710_0, 24, 8;
L_0x135eb1ee0 .part v0x135e6b7a0_0, 0, 8;
L_0x135eb1fd0 .part v0x135e6b7a0_0, 8, 4;
L_0x135eb20f0 .part v0x135e6b7a0_0, 16, 1;
L_0x135eb2270 .part v0x135e6b7a0_0, 17, 1;
L_0x135eb2310 .part v0x135e6b7a0_0, 18, 3;
S_0x135e6b020 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 42, 26 1 0, S_0x135e6ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x135e6b1f0 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x135e6b520_0 .net "addr", 1 0, L_0x135eb24a0;  alias, 1 drivers
v0x135e6b5e0_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e6b680_0 .var "ctrl0", 31 0;
v0x135e6b710_0 .var "ctrl1", 31 0;
v0x135e6b7a0_0 .var "ctrl2", 31 0;
v0x135e6b870_0 .var "ctrl3", 31 0;
v0x135e6b910_0 .net "data_in", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e6b9b0_0 .var "data_out", 31 0;
v0x135e6ba60_0 .net "reset", 0 0, L_0x135eafb40;  alias, 1 drivers
v0x135e6bb70_0 .net "status0", 31 0, L_0x135eb1700;  1 drivers
v0x135e6bc10_0 .net "status1", 31 0, v0x135e6b710_0;  alias, 1 drivers
v0x135e6bcd0_0 .net "status2", 31 0, v0x135e6b7a0_0;  alias, 1 drivers
v0x135e6bd60_0 .net "status3", 31 0, v0x135e6b870_0;  alias, 1 drivers
v0x135e6bdf0_0 .net "wr_en", 0 0, L_0x135eb06a0;  alias, 1 drivers
E_0x135e6b450/0 .event anyedge, v0x135e6b520_0, v0x135e6bb70_0, v0x135e6b710_0, v0x135e6b7a0_0;
E_0x135e6b450/1 .event anyedge, v0x135e6b870_0;
E_0x135e6b450 .event/or E_0x135e6b450/0, E_0x135e6b450/1;
E_0x135e6b4d0 .event posedge, v0x135e6b5e0_0;
S_0x135e6d0e0 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x135e6a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e6adb0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e6adf0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x135e6d4c0_0 .net "adr_r", 7 0, v0x135e70af0_0;  alias, 1 drivers
v0x135e6d570_0 .net "adr_w", 7 0, L_0x135eb3460;  1 drivers
v0x135e6d610_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e6d6a0_0 .net "dat_i", 23 0, L_0x135eb31c0;  1 drivers
v0x135e6d730_0 .var "dat_o", 23 0;
v0x135e6d800_0 .var "dat_o2", 23 0;
v0x135e6d8b0 .array "r", 255 0, 23 0;
v0x135e6d950_0 .net "we", 0 0, L_0x135eb0b80;  alias, 1 drivers
S_0x135e6daa0 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x135e6a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e6dc60 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e6dca0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x135e6ded0_0 .net "adr_r", 7 0, L_0x135eb37d0;  1 drivers
v0x135e6df80_0 .net "adr_w", 7 0, L_0x135eb3730;  1 drivers
v0x135e6e020_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e6e0b0_0 .net "dat_i", 23 0, L_0x135eb35c0;  1 drivers
v0x135e6e140_0 .var "dat_o", 23 0;
v0x135e6e1f0_0 .var "dat_o2", 23 0;
v0x135e6e2a0 .array "r", 255 0, 23 0;
v0x135e6e340_0 .net "we", 0 0, L_0x135eb10e0;  alias, 1 drivers
S_0x135e6e490 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x135e6a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x135e6e650 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x135e6e690 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x135e6e6d0 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x135e6e710 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x135e6e750 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x135e6e790 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x135e6e7d0 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x135e6e810 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x135e6e850 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x135e76bc0_0 .net "accum_ovrflow", 0 0, v0x135e75770_0;  alias, 1 drivers
v0x135e76ca0_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e76d30_0 .net "clr_col_cnt", 0 0, v0x135e6ff70_0;  1 drivers
v0x135e76dc0_0 .net "clr_k_col_cnt", 0 0, v0x135e70140_0;  1 drivers
v0x135e76e50_0 .net "cols", 7 0, L_0x135eb1b80;  alias, 1 drivers
v0x135e76f20_0 .net "done", 0 0, v0x135e705e0_0;  alias, 1 drivers
v0x135e76ff0_0 .net "en_max_pool", 0 0, L_0x135eb2270;  alias, 1 drivers
v0x135e77080_0 .net "img_addr", 7 0, v0x135e70af0_0;  alias, 1 drivers
v0x135e77150_0 .net "img_data", 23 0, v0x135e6d800_0;  alias, 1 drivers
v0x135e77260_0 .net "kern_addr", 5 0, v0x135e70cd0_0;  alias, 1 drivers
v0x135e772f0_0 .net "kern_addr_mode", 0 0, L_0x135eb20f0;  alias, 1 drivers
v0x135e773c0_0 .net "kern_cols", 2 0, L_0x135eb1a60;  alias, 1 drivers
v0x135e77490_0 .net "kern_data", 23 0, v0x135e6e1f0_0;  alias, 1 drivers
v0x135e77560_0 .net "kerns", 2 0, L_0x135eb1d20;  alias, 1 drivers
v0x135e77630_0 .net "mask", 2 0, L_0x135eb2310;  alias, 1 drivers
v0x135e776c0_0 .net "reset", 0 0, L_0x135eb2c20;  1 drivers
v0x135e77750_0 .net "result_addr", 7 0, v0x135e71090_0;  alias, 1 drivers
v0x135e778e0_0 .net "result_cols", 7 0, L_0x135eb3120;  1 drivers
v0x135e77970_0 .net "result_data", 19 0, v0x135e72420_0;  alias, 1 drivers
v0x135e77a00_0 .net "result_valid", 0 0, v0x135e72990_0;  alias, 1 drivers
v0x135e77a90_0 .net "shift", 3 0, L_0x135eb1fd0;  alias, 1 drivers
v0x135e77b20_0 .net "start", 0 0, L_0x135eb18a0;  alias, 1 drivers
v0x135e77c30_0 .net "stride", 7 0, L_0x135eb2f40;  1 drivers
S_0x135e6eec0 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x135e6e490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x135e6f090 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x135e6f0d0 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x135e6f110 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x135e6f150 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x135e6f190 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x135e6fed0_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e6ff70_0 .var "clr_col_cnt", 0 0;
v0x135e70010_0 .var "clr_img_addr", 0 0;
v0x135e700a0_0 .var "clr_img_st", 0 0;
v0x135e70140_0 .var "clr_k_col_cnt", 0 0;
v0x135e70220_0 .var "clr_kerns_cnt", 0 0;
v0x135e702b0_0 .net "clr_kerns_cnt_d", 7 0, v0x135e6fcb0_0;  1 drivers
v0x135e70360_0 .var "clr_result_addr", 0 0;
v0x135e703f0_0 .var "col_cnt", 7 0;
v0x135e70520_0 .net "cols", 7 0, L_0x135eb1b80;  alias, 1 drivers
v0x135e705e0_0 .var "done", 0 0;
v0x135e70670_0 .var "en_col_cnt", 0 0;
v0x135e70700_0 .var "en_img_addr", 0 0;
v0x135e70790_0 .var "en_img_st", 0 0;
v0x135e70820_0 .var "en_k_col_cnt", 0 0;
v0x135e708b0_0 .var "en_kerns_cnt", 0 0;
v0x135e70950_0 .net "en_result_addr", 0 0, v0x135e72990_0;  alias, 1 drivers
v0x135e70af0_0 .var "img_addr", 7 0;
v0x135e70bb0_0 .var "img_st", 7 0;
v0x135e70c40_0 .var "k_col_cnt", 2 0;
v0x135e70cd0_0 .var "kern_addr", 5 0;
v0x135e70d60_0 .net "kern_addr_mode", 0 0, L_0x135eb20f0;  alias, 1 drivers
v0x135e70df0_0 .net "kern_cols", 2 0, L_0x135eb1a60;  alias, 1 drivers
v0x135e70ea0_0 .net "kerns", 2 0, L_0x135eb1d20;  alias, 1 drivers
v0x135e70f50_0 .var "kerns_cnt", 2 0;
v0x135e70fe0_0 .net "reset", 0 0, L_0x135eb2c20;  alias, 1 drivers
v0x135e71090_0 .var "result_addr", 7 0;
v0x135e71130_0 .net "result_cols", 7 0, L_0x135eb3120;  alias, 1 drivers
v0x135e711e0_0 .net "start", 0 0, L_0x135eb18a0;  alias, 1 drivers
v0x135e71290_0 .var "start_d", 0 0;
v0x135e71320_0 .var "start_pedge", 0 0;
v0x135e713c0_0 .net "stride", 7 0, L_0x135eb2f40;  alias, 1 drivers
E_0x135e6f530 .event anyedge, v0x135e71090_0, v0x135e71130_0, v0x135e70950_0;
E_0x135e6f5a0 .event anyedge, v0x135e6cda0_0, v0x135e71290_0;
E_0x135e6f5f0 .event anyedge, v0x135e6c680_0, v0x135e70f50_0, v0x135e70c40_0;
E_0x135e6f670 .event anyedge, v0x135e6cda0_0;
E_0x135e6f6b0 .event anyedge, v0x135e70140_0;
E_0x135e6f730 .event anyedge, v0x135e6ff70_0;
E_0x135e6f780 .event anyedge, v0x135e70f50_0, v0x135e6c7a0_0, v0x135e708b0_0;
E_0x135e6f800 .event anyedge, v0x135e703f0_0, v0x135e6c250_0, v0x135e70670_0;
E_0x135e6f860 .event anyedge, v0x135e70c40_0, v0x135e6c710_0, v0x135e6cda0_0;
S_0x135e6f8f0 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x135e6eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x135e6f7c0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x135e6fc10_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e6fcb0_0 .var "par_out", 7 0;
v0x135e6fd50_0 .net "reset", 0 0, L_0x135eb2c20;  alias, 1 drivers
v0x135e6fde0_0 .net "ser_in", 0 0, v0x135e70220_0;  1 drivers
S_0x135e715f0 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x135e6e490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x135e717c0 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x135e71800 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x135e71840 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x135e71880 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x135e718c0 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x135e71900 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x135e71940 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x135eb2aa0 .functor OR 1, L_0x135eb2c20, L_0x135eb2a00, C4<0>, C4<0>;
L_0x135eb2bb0 .functor AND 1, v0x135e75bd0_0, L_0x135eb2b10, C4<1>, C4<1>;
v0x135e75610_0 .net *"_ivl_13", 0 0, L_0x135eb2a00;  1 drivers
v0x135e756d0_0 .net *"_ivl_17", 0 0, L_0x135eb2b10;  1 drivers
v0x135e75770_0 .var "accum_ovrflow", 0 0;
v0x135e75840_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e758d0_0 .net "clr_col_cnt", 0 0, v0x135e6ff70_0;  alias, 1 drivers
v0x135e759e0_0 .net "clr_col_cnt_d", 7 0, v0x135e74120_0;  1 drivers
v0x135e75a70_0 .net "clr_k_col_cnt", 0 0, v0x135e70140_0;  alias, 1 drivers
v0x135e75b40_0 .net "clr_k_col_cnt_d", 2 0, v0x135e747f0_0;  1 drivers
v0x135e75bd0_0 .var "clr_mult_accum", 0 0;
v0x135e75ce0_0 .net "en_max_pool", 0 0, L_0x135eb2270;  alias, 1 drivers
v0x135e75d70_0 .net "img_data", 23 0, v0x135e6d800_0;  alias, 1 drivers
v0x135e75e00_0 .net "kern_data", 23 0, v0x135e6e1f0_0;  alias, 1 drivers
v0x135e75e90_0 .net "mask", 2 0, L_0x135eb2310;  alias, 1 drivers
v0x135e75f40_0 .var "mult_accum", 19 0;
v0x135e75ff0_0 .var "mult_accum_mux", 20 0;
v0x135e76080_0 .var "mult_accum_r", 20 0;
v0x135e76130_0 .net "mult_out0", 15 0, v0x135e73010_0;  1 drivers
v0x135e762f0_0 .var "mult_out0_r", 15 0;
v0x135e76380_0 .net "mult_out1", 15 0, v0x135e73650_0;  1 drivers
v0x135e76410_0 .var "mult_out1_r", 15 0;
v0x135e764a0_0 .net "mult_out2", 15 0, v0x135e73c80_0;  1 drivers
v0x135e76530_0 .var "mult_out2_r", 15 0;
v0x135e765d0_0 .net "reset", 0 0, L_0x135eb2c20;  alias, 1 drivers
v0x135e76660_0 .net "result_data", 19 0, v0x135e72420_0;  alias, 1 drivers
v0x135e76720_0 .net "result_valid", 0 0, v0x135e72990_0;  alias, 1 drivers
v0x135e767f0_0 .net "shift", 3 0, L_0x135eb1fd0;  alias, 1 drivers
v0x135e768c0_0 .net "shift_out", 19 0, v0x135e754d0_0;  1 drivers
v0x135e76990_0 .net "start", 0 0, L_0x135eb18a0;  alias, 1 drivers
v0x135e76a20_0 .net "start_d", 15 0, v0x135e74d20_0;  1 drivers
E_0x135e71dd0 .event anyedge, v0x135e747f0_0, v0x135e74d20_0;
E_0x135e71e20 .event anyedge, v0x135e76080_0;
E_0x135e71e70 .event anyedge, v0x135e75bd0_0, v0x135e76080_0;
L_0x135eb2540 .part v0x135e6d800_0, 0, 8;
L_0x135eb2660 .part v0x135e6e1f0_0, 0, 8;
L_0x135eb2780 .part v0x135e6d800_0, 8, 8;
L_0x135eb2820 .part v0x135e6e1f0_0, 8, 8;
L_0x135eb28c0 .part v0x135e6d800_0, 16, 8;
L_0x135eb2960 .part v0x135e6e1f0_0, 16, 8;
L_0x135eb2a00 .part v0x135e74120_0, 3, 1;
L_0x135eb2b10 .part v0x135e74d20_0, 2, 1;
S_0x135e71ed0 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x135e715f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x135e72040 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x135e722e0_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e72380_0 .net "data_in", 19 0, v0x135e754d0_0;  alias, 1 drivers
v0x135e72420_0 .var "data_out", 19 0;
v0x135e724b0_0 .var "data_r", 19 0;
v0x135e72540_0 .net "en_maxpool", 0 0, L_0x135eb2270;  alias, 1 drivers
v0x135e72610_0 .var "max_pool_out", 19 0;
v0x135e726a0_0 .var "max_pool_valid", 0 0;
v0x135e72730_0 .net "reset", 0 0, L_0x135eb2aa0;  1 drivers
v0x135e727d0_0 .var "toggle", 0 0;
v0x135e728f0_0 .net "valid_in", 0 0, L_0x135eb2bb0;  1 drivers
v0x135e72990_0 .var "valid_out", 0 0;
E_0x135e72230 .event anyedge, v0x135e727d0_0, v0x135e728f0_0;
E_0x135e72290 .event anyedge, v0x135e724b0_0, v0x135e72380_0;
S_0x135e72aa0 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x135e715f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e72c70 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e72cb0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e72eb0_0 .net "a", 7 0, L_0x135eb2540;  1 drivers
v0x135e72f70_0 .net "b", 7 0, L_0x135eb2660;  1 drivers
v0x135e73010_0 .var "out", 15 0;
E_0x135e72e60 .event anyedge, v0x135e72eb0_0, v0x135e72f70_0;
S_0x135e730b0 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x135e715f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e73270 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e732b0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e734f0_0 .net "a", 7 0, L_0x135eb2780;  1 drivers
v0x135e735b0_0 .net "b", 7 0, L_0x135eb2820;  1 drivers
v0x135e73650_0 .var "out", 15 0;
E_0x135e734a0 .event anyedge, v0x135e734f0_0, v0x135e735b0_0;
S_0x135e736f0 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x135e715f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e738b0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e738f0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e73b20_0 .net "a", 7 0, L_0x135eb28c0;  1 drivers
v0x135e73be0_0 .net "b", 7 0, L_0x135eb2960;  1 drivers
v0x135e73c80_0 .var "out", 15 0;
E_0x135e73ac0 .event anyedge, v0x135e73b20_0, v0x135e73be0_0;
S_0x135e73d20 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x135e715f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x135e73f20 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x135e74080_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e74120_0 .var "par_out", 7 0;
v0x135e741c0_0 .net "reset", 0 0, L_0x135eb2c20;  alias, 1 drivers
v0x135e74250_0 .net "ser_in", 0 0, v0x135e6ff70_0;  alias, 1 drivers
S_0x135e74310 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x135e715f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x135e744d0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x135e74650_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e747f0_0 .var "par_out", 2 0;
v0x135e74880_0 .net "reset", 0 0, L_0x135eb2c20;  alias, 1 drivers
v0x135e74910_0 .net "ser_in", 0 0, v0x135e70140_0;  alias, 1 drivers
S_0x135e749a0 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x135e715f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x135e74b10 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x135e74c90_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e74d20_0 .var "par_out", 15 0;
v0x135e74dc0_0 .net "reset", 0 0, L_0x135eb2c20;  alias, 1 drivers
v0x135e74ed0_0 .net "ser_in", 0 0, L_0x135eb18a0;  alias, 1 drivers
S_0x135e74f60 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x135e715f0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x135e75120 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x135e75160 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x135e751a0 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x135e75410_0 .net "in", 19 0, v0x135e75f40_0;  1 drivers
v0x135e754d0_0 .var "out", 19 0;
v0x135e75570_0 .net "shift", 3 0, L_0x135eb1fd0;  alias, 1 drivers
E_0x135e753b0 .event anyedge, v0x135e6cb80_0, v0x135e75410_0;
S_0x135e77df0 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x135e6a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e6ec10 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e6ec50 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x135e781e0_0 .net "adr_r", 7 0, L_0x135eb3af0;  1 drivers
v0x135e78290_0 .net "adr_w", 7 0, v0x135e71090_0;  alias, 1 drivers
v0x135e78330_0 .net "clk", 0 0, L_0x135eafad0;  alias, 1 drivers
v0x135e783c0_0 .net "dat_i", 19 0, v0x135e72420_0;  alias, 1 drivers
v0x135e78450_0 .var "dat_o", 19 0;
v0x135e78500_0 .var "dat_o2", 19 0;
v0x135e785b0 .array "r", 255 0, 19 0;
v0x135e78650_0 .net "we", 0 0, L_0x135eb3950;  1 drivers
S_0x135e7bdd0 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 23 119, 24 6 0, S_0x135e57f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x135e7bf40 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x135e7bf80 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x135e7bfc0 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x135e7c000 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x135e7c040 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110010>;
P_0x135e7c080 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x135e7c0c0 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x135e7c100 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x135e7c140 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x135e7c180 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x135eb3c80 .functor BUFZ 1, v0x135ea2340_0, C4<0>, C4<0>, C4<0>;
L_0x135eb3870 .functor BUFZ 1, v0x135ea23d0_0, C4<0>, C4<0>, C4<0>;
L_0x135eb40d0 .functor AND 1, L_0x135eb4030, v0x135ea2580_0, C4<1>, C4<1>;
L_0x135e9fe60 .functor AND 1, L_0x135eb40d0, v0x135ea1d50_0, C4<1>, C4<1>;
L_0x135eb4400 .functor BUFZ 32, v0x135e8c930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135eb4840 .functor AND 1, L_0x135eb4720, L_0x135e9fe60, C4<1>, C4<1>;
L_0x135eb4930 .functor AND 1, L_0x135eb4840, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb4d70 .functor AND 1, L_0x135eb4c00, L_0x135e9fe60, C4<1>, C4<1>;
L_0x135eb4e30 .functor AND 1, L_0x135eb4d70, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb5220 .functor AND 1, L_0x135eb5100, L_0x135e9fe60, C4<1>, C4<1>;
L_0x135eb53b0 .functor AND 1, L_0x135eb5220, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb5620 .functor AND 1, L_0x135eb5730, L_0x135e9fe60, C4<1>, C4<1>;
L_0x135eb5980 .functor AND 1, L_0x135eb5620, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb6ff0 .functor OR 1, L_0x135eb3870, L_0x135eb5d10, C4<0>, C4<0>;
L_0x135eb7920 .functor NOT 1, v0x135e82180_0, C4<0>, C4<0>, C4<0>;
L_0x135eb7c10 .functor AND 1, v0x135e84530_0, L_0x135eb7920, C4<1>, C4<1>;
L_0x128041a80 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x135e8a340_0 .net/2u *"_ivl_10", 32 0, L_0x128041a80;  1 drivers
v0x135e8a3e0_0 .net *"_ivl_105", 13 0, L_0x135eb7630;  1 drivers
L_0x128041d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e8a480_0 .net *"_ivl_111", 1 0, L_0x128041d98;  1 drivers
v0x135e8a510_0 .net *"_ivl_113", 0 0, L_0x135eb7920;  1 drivers
v0x135e8a5c0_0 .net *"_ivl_118", 13 0, L_0x135eb7d10;  1 drivers
v0x135e8a6b0_0 .net *"_ivl_12", 0 0, L_0x135eb4030;  1 drivers
v0x135e8a750_0 .net *"_ivl_14", 0 0, L_0x135eb40d0;  1 drivers
v0x135e8a800_0 .net *"_ivl_23", 1 0, L_0x135eb44d0;  1 drivers
v0x135e8a8b0_0 .net *"_ivl_24", 31 0, L_0x135eb4590;  1 drivers
L_0x128041ac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e8a9c0_0 .net *"_ivl_27", 29 0, L_0x128041ac8;  1 drivers
L_0x128041b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e8aa70_0 .net/2u *"_ivl_28", 31 0, L_0x128041b10;  1 drivers
v0x135e8ab20_0 .net *"_ivl_30", 0 0, L_0x135eb4720;  1 drivers
v0x135e8abc0_0 .net *"_ivl_32", 0 0, L_0x135eb4840;  1 drivers
v0x135e8ac70_0 .net *"_ivl_37", 2 0, L_0x135eb49e0;  1 drivers
v0x135e8ad20_0 .net *"_ivl_38", 31 0, L_0x135eb4ac0;  1 drivers
L_0x128041b58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e8add0_0 .net *"_ivl_41", 28 0, L_0x128041b58;  1 drivers
L_0x128041ba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135e8ae80_0 .net/2u *"_ivl_42", 31 0, L_0x128041ba0;  1 drivers
v0x135e8b010_0 .net *"_ivl_44", 0 0, L_0x135eb4c00;  1 drivers
v0x135e8b0a0_0 .net *"_ivl_46", 0 0, L_0x135eb4d70;  1 drivers
v0x135e8b140_0 .net *"_ivl_5", 7 0, L_0x135eb3ef0;  1 drivers
v0x135e8b1f0_0 .net *"_ivl_51", 1 0, L_0x135eb4ee0;  1 drivers
v0x135e8b2a0_0 .net *"_ivl_52", 31 0, L_0x135eb4f80;  1 drivers
L_0x128041be8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e8b350_0 .net *"_ivl_55", 29 0, L_0x128041be8;  1 drivers
L_0x128041c30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135e8b400_0 .net/2u *"_ivl_56", 31 0, L_0x128041c30;  1 drivers
v0x135e8b4b0_0 .net *"_ivl_58", 0 0, L_0x135eb5100;  1 drivers
v0x135e8b550_0 .net *"_ivl_6", 32 0, L_0x135eb3f90;  1 drivers
v0x135e8b600_0 .net *"_ivl_60", 0 0, L_0x135eb5220;  1 drivers
v0x135e8b6b0_0 .net *"_ivl_65", 1 0, L_0x135ead030;  1 drivers
v0x135e8b760_0 .net *"_ivl_66", 31 0, L_0x135eb5690;  1 drivers
L_0x128041c78 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e8b810_0 .net *"_ivl_69", 29 0, L_0x128041c78;  1 drivers
L_0x128041cc0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135e8b8c0_0 .net/2u *"_ivl_70", 31 0, L_0x128041cc0;  1 drivers
v0x135e8b970_0 .net *"_ivl_72", 0 0, L_0x135eb5730;  1 drivers
v0x135e8ba10_0 .net *"_ivl_74", 0 0, L_0x135eb5620;  1 drivers
v0x135e8af30_0 .net *"_ivl_83", 5 0, L_0x135eb71e0;  1 drivers
L_0x128041d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e8bca0_0 .net *"_ivl_87", 1 0, L_0x128041d08;  1 drivers
L_0x128041a38 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e8bd30_0 .net *"_ivl_9", 24 0, L_0x128041a38;  1 drivers
v0x135e8bdd0_0 .net *"_ivl_90", 5 0, L_0x135eb73b0;  1 drivers
L_0x128041d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e8be80_0 .net *"_ivl_94", 1 0, L_0x128041d50;  1 drivers
v0x135e8bf30_0 .net *"_ivl_99", 13 0, L_0x135eb7450;  1 drivers
v0x135e8bfe0_0 .net "accum_ovrflow", 0 0, v0x135e87310_0;  1 drivers
v0x135e8c070_0 .net "clk", 0 0, L_0x135eb3c80;  1 drivers
v0x135e8c100_0 .net "cols", 7 0, L_0x135eb5f50;  1 drivers
v0x135e8c1a0_0 .net "data_out_regs", 31 0, v0x135e7d590_0;  1 drivers
v0x135e8c280_0 .net "data_out_result", 19 0, v0x135e8a0a0_0;  1 drivers
v0x135e8c310_0 .net "done", 0 0, v0x135e82180_0;  1 drivers
v0x135e8c3a0_0 .net "en_max_pool", 0 0, L_0x135eb6640;  1 drivers
v0x135e8c4b0_0 .net "img_addr", 7 0, v0x135e82690_0;  1 drivers
v0x135e8c540_0 .net "img_data", 23 0, v0x135e7f3a0_0;  1 drivers
v0x135e8c5d0_0 .net "kern_addr", 5 0, v0x135e82870_0;  1 drivers
v0x135e8c660_0 .net "kern_addr_mode", 0 0, L_0x135eb64c0;  1 drivers
v0x135e8c6f0_0 .net "kern_cols", 2 0, L_0x135eb5e30;  1 drivers
v0x135e8c780_0 .net "kern_data", 23 0, v0x135e7fd90_0;  1 drivers
v0x135e8c810_0 .net "kerns", 2 0, L_0x135eb60f0;  1 drivers
v0x135e8c8a0_0 .net "mask", 2 0, L_0x135eb66e0;  1 drivers
v0x135e8c930_0 .var "rdata", 31 0;
v0x135e8c9d0_0 .var "ready", 0 0;
v0x135e8ca70_0 .net "reset", 0 0, L_0x135eb3870;  1 drivers
v0x135e8cb40_0 .net "result_addr", 7 0, v0x135e82c30_0;  1 drivers
v0x135e8cbd0_0 .net "result_cols", 7 0, L_0x135eb62b0;  1 drivers
v0x135e8cc60_0 .net "result_data", 19 0, v0x135e83fc0_0;  1 drivers
v0x135e8cd70_0 .net "result_valid", 0 0, v0x135e84530_0;  1 drivers
v0x135e8ce80_0 .net "shift", 3 0, L_0x135eb63a0;  1 drivers
v0x135e8cf90_0 .net "soft_reset", 0 0, L_0x135eb5d10;  1 drivers
v0x135e8d020_0 .net "start", 0 0, L_0x135eb5c70;  1 drivers
v0x135e8d0b0_0 .net "stride", 7 0, L_0x135eb6210;  1 drivers
v0x135e8baa0_0 .net "valid", 0 0, L_0x135e9fe60;  1 drivers
v0x135e8bb30_0 .net "wb_clk_i", 0 0, v0x135ea2340_0;  alias, 1 drivers
v0x135e8bbc0_0 .net "wb_rst_i", 0 0, v0x135ea23d0_0;  alias, 1 drivers
v0x135e8d140_0 .net "wbs_ack_o", 0 0, v0x135e8c9d0_0;  alias, 1 drivers
v0x135e8d1d0_0 .net "wbs_adr_i", 31 0, v0x135ea24f0_0;  alias, 1 drivers
v0x135e8d2a0_0 .net "wbs_cyc_i", 0 0, v0x135ea2580_0;  alias, 1 drivers
v0x135e8d370_0 .net "wbs_dat_i", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e8d500_0 .net "wbs_dat_o", 31 0, L_0x135eb4400;  alias, 1 drivers
v0x135e8d590_0 .net "wbs_sel_i", 3 0, v0x135ea2750_0;  alias, 1 drivers
v0x135e8d620_0 .net "wbs_stb_i", 0 0, v0x135ea1d50_0;  alias, 1 drivers
v0x135e8d6b0_0 .net "wbs_we_i", 0 0, v0x135ea29e0_0;  alias, 1 drivers
v0x135e8d740_0 .net "we_img_ram", 0 0, L_0x135eb4e30;  1 drivers
v0x135e8d7d0_0 .net "we_kern_ram", 0 0, L_0x135eb53b0;  1 drivers
v0x135e8d860_0 .net "we_regs", 0 0, L_0x135eb4930;  1 drivers
v0x135e8d930_0 .net "we_res_ram", 0 0, L_0x135eb5980;  1 drivers
L_0x135eb3ef0 .part v0x135ea24f0_0, 24, 8;
L_0x135eb3f90 .concat [ 8 25 0 0], L_0x135eb3ef0, L_0x128041a38;
L_0x135eb4030 .cmp/eq 33, L_0x135eb3f90, L_0x128041a80;
L_0x135eb44d0 .part v0x135ea24f0_0, 16, 2;
L_0x135eb4590 .concat [ 2 30 0 0], L_0x135eb44d0, L_0x128041ac8;
L_0x135eb4720 .cmp/eq 32, L_0x135eb4590, L_0x128041b10;
L_0x135eb49e0 .part v0x135ea24f0_0, 16, 3;
L_0x135eb4ac0 .concat [ 3 29 0 0], L_0x135eb49e0, L_0x128041b58;
L_0x135eb4c00 .cmp/eq 32, L_0x135eb4ac0, L_0x128041ba0;
L_0x135eb4ee0 .part v0x135ea24f0_0, 16, 2;
L_0x135eb4f80 .concat [ 2 30 0 0], L_0x135eb4ee0, L_0x128041be8;
L_0x135eb5100 .cmp/eq 32, L_0x135eb4f80, L_0x128041c30;
L_0x135ead030 .part v0x135ea24f0_0, 16, 2;
L_0x135eb5690 .concat [ 2 30 0 0], L_0x135ead030, L_0x128041c78;
L_0x135eb5730 .cmp/eq 32, L_0x135eb5690, L_0x128041cc0;
L_0x135eb6870 .part v0x135ea24f0_0, 2, 2;
L_0x135eb71e0 .part L_0x135eb6210, 0, 6;
L_0x135eb7310 .concat [ 6 2 0 0], L_0x135eb71e0, L_0x128041d08;
L_0x135eb73b0 .part L_0x135eb62b0, 0, 6;
L_0x135eb74f0 .concat [ 6 2 0 0], L_0x135eb73b0, L_0x128041d50;
L_0x135eb7590 .part v0x135ea2610_0, 0, 24;
L_0x135eb7450 .part v0x135ea24f0_0, 2, 14;
L_0x135eb76e0 .part L_0x135eb7450, 0, 8;
L_0x135eb7880 .part v0x135ea2610_0, 0, 24;
L_0x135eb7630 .part v0x135ea24f0_0, 2, 14;
L_0x135eb79f0 .part L_0x135eb7630, 0, 8;
L_0x135eb7a90 .concat [ 6 2 0 0], v0x135e82870_0, L_0x128041d98;
L_0x135eb7d10 .part v0x135ea24f0_0, 2, 14;
L_0x135eb01a0 .part L_0x135eb7d10, 0, 8;
S_0x135e7c700 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x135e7bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x135e7c8c0 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x135e7dbb0_0 .net *"_ivl_6", 29 0, L_0x135eb59f0;  1 drivers
v0x135e7dc70_0 .net "accum_ovrflow", 0 0, v0x135e87310_0;  alias, 1 drivers
v0x135e7dd10_0 .net "addr", 1 0, L_0x135eb6870;  1 drivers
v0x135e7dda0_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e7de30_0 .net "cols", 7 0, L_0x135eb5f50;  alias, 1 drivers
v0x135e7df00_0 .net "data_in", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e7df90_0 .net "data_out", 31 0, v0x135e7d590_0;  alias, 1 drivers
v0x135e7e030_0 .net "done", 0 0, v0x135e82180_0;  alias, 1 drivers
v0x135e7e0c0_0 .net "en_max_pool", 0 0, L_0x135eb6640;  alias, 1 drivers
v0x135e7e1e0_0 .net "kern_addr_mode", 0 0, L_0x135eb64c0;  alias, 1 drivers
v0x135e7e280_0 .net "kern_cols", 2 0, L_0x135eb5e30;  alias, 1 drivers
v0x135e7e330_0 .net "kerns", 2 0, L_0x135eb60f0;  alias, 1 drivers
v0x135e7e3e0_0 .net "mask", 2 0, L_0x135eb66e0;  alias, 1 drivers
v0x135e7e490 .array "regs", 4 0;
v0x135e7e490_0 .net v0x135e7e490 0, 31 0, v0x135e7d260_0; 1 drivers
v0x135e7e490_1 .net v0x135e7e490 1, 31 0, v0x135e7d2f0_0; 1 drivers
v0x135e7e490_2 .net v0x135e7e490 2, 31 0, v0x135e7d380_0; 1 drivers
v0x135e7e490_3 .net v0x135e7e490 3, 31 0, v0x135e7d450_0; 1 drivers
o0x138025000 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135e7e490_4 .net v0x135e7e490 4, 31 0, o0x138025000; 0 drivers
v0x135e7e600_0 .net "reset", 0 0, L_0x135eb3870;  alias, 1 drivers
v0x135e7e690_0 .net "result_cols", 7 0, L_0x135eb62b0;  alias, 1 drivers
v0x135e7e720_0 .net "shift", 3 0, L_0x135eb63a0;  alias, 1 drivers
v0x135e7e8b0_0 .net "soft_reset", 0 0, L_0x135eb5d10;  alias, 1 drivers
v0x135e7e940_0 .net "start", 0 0, L_0x135eb5c70;  alias, 1 drivers
v0x135e7e9e0_0 .net "stride", 7 0, L_0x135eb6210;  alias, 1 drivers
v0x135e7ea90_0 .net "wr_en", 0 0, L_0x135eb4930;  alias, 1 drivers
L_0x135eb59f0 .part v0x135e7d260_0, 2, 30;
L_0x135eb5ad0 .concat [ 1 1 30 0], v0x135e82180_0, v0x135e87310_0, L_0x135eb59f0;
L_0x135eb5c70 .part v0x135e7d260_0, 2, 1;
L_0x135eb5d10 .part v0x135e7d260_0, 3, 1;
L_0x135eb5e30 .part v0x135e7d2f0_0, 0, 3;
L_0x135eb5f50 .part v0x135e7d2f0_0, 8, 8;
L_0x135eb60f0 .part v0x135e7d2f0_0, 16, 3;
L_0x135eb6210 .part v0x135e7d2f0_0, 24, 8;
L_0x135eb62b0 .part v0x135e7d380_0, 0, 8;
L_0x135eb63a0 .part v0x135e7d380_0, 8, 4;
L_0x135eb64c0 .part v0x135e7d380_0, 16, 1;
L_0x135eb6640 .part v0x135e7d380_0, 17, 1;
L_0x135eb66e0 .part v0x135e7d380_0, 18, 3;
S_0x135e7cc30 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 42, 26 1 0, S_0x135e7c700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x135e7cdf0 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x135e7d100_0 .net "addr", 1 0, L_0x135eb6870;  alias, 1 drivers
v0x135e7d1c0_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e7d260_0 .var "ctrl0", 31 0;
v0x135e7d2f0_0 .var "ctrl1", 31 0;
v0x135e7d380_0 .var "ctrl2", 31 0;
v0x135e7d450_0 .var "ctrl3", 31 0;
v0x135e7d4f0_0 .net "data_in", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e7d590_0 .var "data_out", 31 0;
v0x135e7d640_0 .net "reset", 0 0, L_0x135eb3870;  alias, 1 drivers
v0x135e7d750_0 .net "status0", 31 0, L_0x135eb5ad0;  1 drivers
v0x135e7d7f0_0 .net "status1", 31 0, v0x135e7d2f0_0;  alias, 1 drivers
v0x135e7d8b0_0 .net "status2", 31 0, v0x135e7d380_0;  alias, 1 drivers
v0x135e7d940_0 .net "status3", 31 0, v0x135e7d450_0;  alias, 1 drivers
v0x135e7d9d0_0 .net "wr_en", 0 0, L_0x135eb4930;  alias, 1 drivers
E_0x135e7d030/0 .event anyedge, v0x135e7d100_0, v0x135e7d750_0, v0x135e7d2f0_0, v0x135e7d380_0;
E_0x135e7d030/1 .event anyedge, v0x135e7d450_0;
E_0x135e7d030 .event/or E_0x135e7d030/0, E_0x135e7d030/1;
E_0x135e7d0b0 .event posedge, v0x135e7d1c0_0;
S_0x135e7ec80 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x135e7bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e7c9c0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e7ca00 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x135e7f060_0 .net "adr_r", 7 0, v0x135e82690_0;  alias, 1 drivers
v0x135e7f110_0 .net "adr_w", 7 0, L_0x135eb76e0;  1 drivers
v0x135e7f1b0_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e7f240_0 .net "dat_i", 23 0, L_0x135eb7590;  1 drivers
v0x135e7f2d0_0 .var "dat_o", 23 0;
v0x135e7f3a0_0 .var "dat_o2", 23 0;
v0x135e7f450 .array "r", 255 0, 23 0;
v0x135e7f4f0_0 .net "we", 0 0, L_0x135eb4e30;  alias, 1 drivers
S_0x135e7f640 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x135e7bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e7f800 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e7f840 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x135e7fa70_0 .net "adr_r", 7 0, L_0x135eb7a90;  1 drivers
v0x135e7fb20_0 .net "adr_w", 7 0, L_0x135eb79f0;  1 drivers
v0x135e7fbc0_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e7fc50_0 .net "dat_i", 23 0, L_0x135eb7880;  1 drivers
v0x135e7fce0_0 .var "dat_o", 23 0;
v0x135e7fd90_0 .var "dat_o2", 23 0;
v0x135e7fe40 .array "r", 255 0, 23 0;
v0x135e7fee0_0 .net "we", 0 0, L_0x135eb53b0;  alias, 1 drivers
S_0x135e80030 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x135e7bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x135e801f0 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x135e80230 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x135e80270 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x135e802b0 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x135e802f0 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x135e80330 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x135e80370 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x135e803b0 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x135e803f0 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x135e88760_0 .net "accum_ovrflow", 0 0, v0x135e87310_0;  alias, 1 drivers
v0x135e88840_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e888d0_0 .net "clr_col_cnt", 0 0, v0x135e81b10_0;  1 drivers
v0x135e88960_0 .net "clr_k_col_cnt", 0 0, v0x135e81ce0_0;  1 drivers
v0x135e889f0_0 .net "cols", 7 0, L_0x135eb5f50;  alias, 1 drivers
v0x135e88ac0_0 .net "done", 0 0, v0x135e82180_0;  alias, 1 drivers
v0x135e88b90_0 .net "en_max_pool", 0 0, L_0x135eb6640;  alias, 1 drivers
v0x135e88c20_0 .net "img_addr", 7 0, v0x135e82690_0;  alias, 1 drivers
v0x135e88cf0_0 .net "img_data", 23 0, v0x135e7f3a0_0;  alias, 1 drivers
v0x135e88e00_0 .net "kern_addr", 5 0, v0x135e82870_0;  alias, 1 drivers
v0x135e88e90_0 .net "kern_addr_mode", 0 0, L_0x135eb64c0;  alias, 1 drivers
v0x135e88f60_0 .net "kern_cols", 2 0, L_0x135eb5e30;  alias, 1 drivers
v0x135e89030_0 .net "kern_data", 23 0, v0x135e7fd90_0;  alias, 1 drivers
v0x135e89100_0 .net "kerns", 2 0, L_0x135eb60f0;  alias, 1 drivers
v0x135e891d0_0 .net "mask", 2 0, L_0x135eb66e0;  alias, 1 drivers
v0x135e89260_0 .net "reset", 0 0, L_0x135eb6ff0;  1 drivers
v0x135e892f0_0 .net "result_addr", 7 0, v0x135e82c30_0;  alias, 1 drivers
v0x135e89480_0 .net "result_cols", 7 0, L_0x135eb74f0;  1 drivers
v0x135e89510_0 .net "result_data", 19 0, v0x135e83fc0_0;  alias, 1 drivers
v0x135e895a0_0 .net "result_valid", 0 0, v0x135e84530_0;  alias, 1 drivers
v0x135e89630_0 .net "shift", 3 0, L_0x135eb63a0;  alias, 1 drivers
v0x135e896c0_0 .net "start", 0 0, L_0x135eb5c70;  alias, 1 drivers
v0x135e897d0_0 .net "stride", 7 0, L_0x135eb7310;  1 drivers
S_0x135e80a60 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x135e80030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x135e80c30 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x135e80c70 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x135e80cb0 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x135e80cf0 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x135e80d30 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x135e81a70_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e81b10_0 .var "clr_col_cnt", 0 0;
v0x135e81bb0_0 .var "clr_img_addr", 0 0;
v0x135e81c40_0 .var "clr_img_st", 0 0;
v0x135e81ce0_0 .var "clr_k_col_cnt", 0 0;
v0x135e81dc0_0 .var "clr_kerns_cnt", 0 0;
v0x135e81e50_0 .net "clr_kerns_cnt_d", 7 0, v0x135e81850_0;  1 drivers
v0x135e81f00_0 .var "clr_result_addr", 0 0;
v0x135e81f90_0 .var "col_cnt", 7 0;
v0x135e820c0_0 .net "cols", 7 0, L_0x135eb5f50;  alias, 1 drivers
v0x135e82180_0 .var "done", 0 0;
v0x135e82210_0 .var "en_col_cnt", 0 0;
v0x135e822a0_0 .var "en_img_addr", 0 0;
v0x135e82330_0 .var "en_img_st", 0 0;
v0x135e823c0_0 .var "en_k_col_cnt", 0 0;
v0x135e82450_0 .var "en_kerns_cnt", 0 0;
v0x135e824f0_0 .net "en_result_addr", 0 0, v0x135e84530_0;  alias, 1 drivers
v0x135e82690_0 .var "img_addr", 7 0;
v0x135e82750_0 .var "img_st", 7 0;
v0x135e827e0_0 .var "k_col_cnt", 2 0;
v0x135e82870_0 .var "kern_addr", 5 0;
v0x135e82900_0 .net "kern_addr_mode", 0 0, L_0x135eb64c0;  alias, 1 drivers
v0x135e82990_0 .net "kern_cols", 2 0, L_0x135eb5e30;  alias, 1 drivers
v0x135e82a40_0 .net "kerns", 2 0, L_0x135eb60f0;  alias, 1 drivers
v0x135e82af0_0 .var "kerns_cnt", 2 0;
v0x135e82b80_0 .net "reset", 0 0, L_0x135eb6ff0;  alias, 1 drivers
v0x135e82c30_0 .var "result_addr", 7 0;
v0x135e82cd0_0 .net "result_cols", 7 0, L_0x135eb74f0;  alias, 1 drivers
v0x135e82d80_0 .net "start", 0 0, L_0x135eb5c70;  alias, 1 drivers
v0x135e82e30_0 .var "start_d", 0 0;
v0x135e82ec0_0 .var "start_pedge", 0 0;
v0x135e82f60_0 .net "stride", 7 0, L_0x135eb7310;  alias, 1 drivers
E_0x135e810d0 .event anyedge, v0x135e82c30_0, v0x135e82cd0_0, v0x135e824f0_0;
E_0x135e81140 .event anyedge, v0x135e7e940_0, v0x135e82e30_0;
E_0x135e81190 .event anyedge, v0x135e7e1e0_0, v0x135e82af0_0, v0x135e827e0_0;
E_0x135e81210 .event anyedge, v0x135e7e940_0;
E_0x135e81250 .event anyedge, v0x135e81ce0_0;
E_0x135e812d0 .event anyedge, v0x135e81b10_0;
E_0x135e81320 .event anyedge, v0x135e82af0_0, v0x135e7e330_0, v0x135e82450_0;
E_0x135e813a0 .event anyedge, v0x135e81f90_0, v0x135e7de30_0, v0x135e82210_0;
E_0x135e81400 .event anyedge, v0x135e827e0_0, v0x135e7e280_0, v0x135e7e940_0;
S_0x135e81490 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x135e80a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x135e81360 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x135e817b0_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e81850_0 .var "par_out", 7 0;
v0x135e818f0_0 .net "reset", 0 0, L_0x135eb6ff0;  alias, 1 drivers
v0x135e81980_0 .net "ser_in", 0 0, v0x135e81dc0_0;  1 drivers
S_0x135e83190 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x135e80030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x135e83360 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x135e833a0 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x135e833e0 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x135e83420 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x135e83460 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x135e834a0 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x135e834e0 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x135eb6e70 .functor OR 1, L_0x135eb6ff0, L_0x135eb6dd0, C4<0>, C4<0>;
L_0x135eb6f80 .functor AND 1, v0x135e87770_0, L_0x135eb6ee0, C4<1>, C4<1>;
v0x135e871b0_0 .net *"_ivl_13", 0 0, L_0x135eb6dd0;  1 drivers
v0x135e87270_0 .net *"_ivl_17", 0 0, L_0x135eb6ee0;  1 drivers
v0x135e87310_0 .var "accum_ovrflow", 0 0;
v0x135e873e0_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e87470_0 .net "clr_col_cnt", 0 0, v0x135e81b10_0;  alias, 1 drivers
v0x135e87580_0 .net "clr_col_cnt_d", 7 0, v0x135e85cc0_0;  1 drivers
v0x135e87610_0 .net "clr_k_col_cnt", 0 0, v0x135e81ce0_0;  alias, 1 drivers
v0x135e876e0_0 .net "clr_k_col_cnt_d", 2 0, v0x135e86390_0;  1 drivers
v0x135e87770_0 .var "clr_mult_accum", 0 0;
v0x135e87880_0 .net "en_max_pool", 0 0, L_0x135eb6640;  alias, 1 drivers
v0x135e87910_0 .net "img_data", 23 0, v0x135e7f3a0_0;  alias, 1 drivers
v0x135e879a0_0 .net "kern_data", 23 0, v0x135e7fd90_0;  alias, 1 drivers
v0x135e87a30_0 .net "mask", 2 0, L_0x135eb66e0;  alias, 1 drivers
v0x135e87ae0_0 .var "mult_accum", 19 0;
v0x135e87b90_0 .var "mult_accum_mux", 20 0;
v0x135e87c20_0 .var "mult_accum_r", 20 0;
v0x135e87cd0_0 .net "mult_out0", 15 0, v0x135e84bb0_0;  1 drivers
v0x135e87e90_0 .var "mult_out0_r", 15 0;
v0x135e87f20_0 .net "mult_out1", 15 0, v0x135e851f0_0;  1 drivers
v0x135e87fb0_0 .var "mult_out1_r", 15 0;
v0x135e88040_0 .net "mult_out2", 15 0, v0x135e85820_0;  1 drivers
v0x135e880d0_0 .var "mult_out2_r", 15 0;
v0x135e88170_0 .net "reset", 0 0, L_0x135eb6ff0;  alias, 1 drivers
v0x135e88200_0 .net "result_data", 19 0, v0x135e83fc0_0;  alias, 1 drivers
v0x135e882c0_0 .net "result_valid", 0 0, v0x135e84530_0;  alias, 1 drivers
v0x135e88390_0 .net "shift", 3 0, L_0x135eb63a0;  alias, 1 drivers
v0x135e88460_0 .net "shift_out", 19 0, v0x135e87070_0;  1 drivers
v0x135e88530_0 .net "start", 0 0, L_0x135eb5c70;  alias, 1 drivers
v0x135e885c0_0 .net "start_d", 15 0, v0x135e868c0_0;  1 drivers
E_0x135e83970 .event anyedge, v0x135e86390_0, v0x135e868c0_0;
E_0x135e839c0 .event anyedge, v0x135e87c20_0;
E_0x135e83a10 .event anyedge, v0x135e87770_0, v0x135e87c20_0;
L_0x135eb6910 .part v0x135e7f3a0_0, 0, 8;
L_0x135eb6a30 .part v0x135e7fd90_0, 0, 8;
L_0x135eb6b50 .part v0x135e7f3a0_0, 8, 8;
L_0x135eb6bf0 .part v0x135e7fd90_0, 8, 8;
L_0x135eb6c90 .part v0x135e7f3a0_0, 16, 8;
L_0x135eb6d30 .part v0x135e7fd90_0, 16, 8;
L_0x135eb6dd0 .part v0x135e85cc0_0, 3, 1;
L_0x135eb6ee0 .part v0x135e868c0_0, 2, 1;
S_0x135e83a70 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x135e83190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x135e83be0 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x135e83e80_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e83f20_0 .net "data_in", 19 0, v0x135e87070_0;  alias, 1 drivers
v0x135e83fc0_0 .var "data_out", 19 0;
v0x135e84050_0 .var "data_r", 19 0;
v0x135e840e0_0 .net "en_maxpool", 0 0, L_0x135eb6640;  alias, 1 drivers
v0x135e841b0_0 .var "max_pool_out", 19 0;
v0x135e84240_0 .var "max_pool_valid", 0 0;
v0x135e842d0_0 .net "reset", 0 0, L_0x135eb6e70;  1 drivers
v0x135e84370_0 .var "toggle", 0 0;
v0x135e84490_0 .net "valid_in", 0 0, L_0x135eb6f80;  1 drivers
v0x135e84530_0 .var "valid_out", 0 0;
E_0x135e83dd0 .event anyedge, v0x135e84370_0, v0x135e84490_0;
E_0x135e83e30 .event anyedge, v0x135e84050_0, v0x135e83f20_0;
S_0x135e84640 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x135e83190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e84810 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e84850 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e84a50_0 .net "a", 7 0, L_0x135eb6910;  1 drivers
v0x135e84b10_0 .net "b", 7 0, L_0x135eb6a30;  1 drivers
v0x135e84bb0_0 .var "out", 15 0;
E_0x135e84a00 .event anyedge, v0x135e84a50_0, v0x135e84b10_0;
S_0x135e84c50 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x135e83190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e84e10 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e84e50 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e85090_0 .net "a", 7 0, L_0x135eb6b50;  1 drivers
v0x135e85150_0 .net "b", 7 0, L_0x135eb6bf0;  1 drivers
v0x135e851f0_0 .var "out", 15 0;
E_0x135e85040 .event anyedge, v0x135e85090_0, v0x135e85150_0;
S_0x135e85290 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x135e83190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e85450 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e85490 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e856c0_0 .net "a", 7 0, L_0x135eb6c90;  1 drivers
v0x135e85780_0 .net "b", 7 0, L_0x135eb6d30;  1 drivers
v0x135e85820_0 .var "out", 15 0;
E_0x135e85660 .event anyedge, v0x135e856c0_0, v0x135e85780_0;
S_0x135e858c0 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x135e83190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x135e85ac0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x135e85c20_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e85cc0_0 .var "par_out", 7 0;
v0x135e85d60_0 .net "reset", 0 0, L_0x135eb6ff0;  alias, 1 drivers
v0x135e85df0_0 .net "ser_in", 0 0, v0x135e81b10_0;  alias, 1 drivers
S_0x135e85eb0 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x135e83190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x135e86070 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x135e861f0_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e86390_0 .var "par_out", 2 0;
v0x135e86420_0 .net "reset", 0 0, L_0x135eb6ff0;  alias, 1 drivers
v0x135e864b0_0 .net "ser_in", 0 0, v0x135e81ce0_0;  alias, 1 drivers
S_0x135e86540 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x135e83190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x135e866b0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x135e86830_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e868c0_0 .var "par_out", 15 0;
v0x135e86960_0 .net "reset", 0 0, L_0x135eb6ff0;  alias, 1 drivers
v0x135e86a70_0 .net "ser_in", 0 0, L_0x135eb5c70;  alias, 1 drivers
S_0x135e86b00 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x135e83190;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x135e86cc0 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x135e86d00 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x135e86d40 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x135e86fb0_0 .net "in", 19 0, v0x135e87ae0_0;  1 drivers
v0x135e87070_0 .var "out", 19 0;
v0x135e87110_0 .net "shift", 3 0, L_0x135eb63a0;  alias, 1 drivers
E_0x135e86f50 .event anyedge, v0x135e7e720_0, v0x135e86fb0_0;
S_0x135e89990 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x135e7bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e807b0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e807f0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x135e89d80_0 .net "adr_r", 7 0, L_0x135eb01a0;  1 drivers
v0x135e89e30_0 .net "adr_w", 7 0, v0x135e82c30_0;  alias, 1 drivers
v0x135e89ed0_0 .net "clk", 0 0, L_0x135eb3c80;  alias, 1 drivers
v0x135e89f60_0 .net "dat_i", 19 0, v0x135e83fc0_0;  alias, 1 drivers
v0x135e89ff0_0 .var "dat_o", 19 0;
v0x135e8a0a0_0 .var "dat_o2", 19 0;
v0x135e8a150 .array "r", 255 0, 19 0;
v0x135e8a1f0_0 .net "we", 0 0, L_0x135eb7c10;  1 drivers
S_0x135e8da60 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 23 145, 24 6 0, S_0x135e57f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x135e8dbd0 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x135e8dc10 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x135e8dc50 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x135e8dc90 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x135e8dcd0 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110011>;
P_0x135e8dd10 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x135e8dd50 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x135e8dd90 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x135e8ddd0 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x135e8de10 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x135eb0330 .functor BUFZ 1, v0x135ea2340_0, C4<0>, C4<0>, C4<0>;
L_0x135eb7db0 .functor BUFZ 1, v0x135ea23d0_0, C4<0>, C4<0>, C4<0>;
L_0x135eb8060 .functor AND 1, L_0x135eb7f40, v0x135ea2580_0, C4<1>, C4<1>;
L_0x135eb8130 .functor AND 1, L_0x135eb8060, v0x135ea1d50_0, C4<1>, C4<1>;
L_0x135eb8220 .functor BUFZ 32, v0x135e9e5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135eb86c0 .functor AND 1, L_0x135eb85a0, L_0x135eb8130, C4<1>, C4<1>;
L_0x135eb87f0 .functor AND 1, L_0x135eb86c0, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb8c10 .functor AND 1, L_0x135eb8aa0, L_0x135eb8130, C4<1>, C4<1>;
L_0x135eb8cd0 .functor AND 1, L_0x135eb8c10, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb90c0 .functor AND 1, L_0x135eb8fa0, L_0x135eb8130, C4<1>, C4<1>;
L_0x135eb9250 .functor AND 1, L_0x135eb90c0, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135eb9360 .functor AND 1, L_0x135eb94b0, L_0x135eb8130, C4<1>, C4<1>;
L_0x135eb9700 .functor AND 1, L_0x135eb9360, v0x135ea29e0_0, C4<1>, C4<1>;
L_0x135ebad90 .functor OR 1, L_0x135eb7db0, L_0x135eb9ab0, C4<0>, C4<0>;
L_0x135ebb6c0 .functor NOT 1, v0x135e93e00_0, C4<0>, C4<0>, C4<0>;
L_0x135ebb9b0 .functor AND 1, v0x135e961b0_0, L_0x135ebb6c0, C4<1>, C4<1>;
L_0x128041e28 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x135e9bfc0_0 .net/2u *"_ivl_10", 32 0, L_0x128041e28;  1 drivers
v0x135e9c060_0 .net *"_ivl_105", 13 0, L_0x135ebb3d0;  1 drivers
L_0x128042140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e9c100_0 .net *"_ivl_111", 1 0, L_0x128042140;  1 drivers
v0x135e9c190_0 .net *"_ivl_113", 0 0, L_0x135ebb6c0;  1 drivers
v0x135e9c240_0 .net *"_ivl_118", 13 0, L_0x135ebbab0;  1 drivers
v0x135e9c330_0 .net *"_ivl_12", 0 0, L_0x135eb7f40;  1 drivers
v0x135e9c3d0_0 .net *"_ivl_14", 0 0, L_0x135eb8060;  1 drivers
v0x135e9c480_0 .net *"_ivl_23", 1 0, L_0x135eb8370;  1 drivers
v0x135e9c530_0 .net *"_ivl_24", 31 0, L_0x135eb8410;  1 drivers
L_0x128041e70 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e9c640_0 .net *"_ivl_27", 29 0, L_0x128041e70;  1 drivers
L_0x128041eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e9c6f0_0 .net/2u *"_ivl_28", 31 0, L_0x128041eb8;  1 drivers
v0x135e9c7a0_0 .net *"_ivl_30", 0 0, L_0x135eb85a0;  1 drivers
v0x135e9c840_0 .net *"_ivl_32", 0 0, L_0x135eb86c0;  1 drivers
v0x135e9c8f0_0 .net *"_ivl_37", 2 0, L_0x135eb88a0;  1 drivers
v0x135e9c9a0_0 .net *"_ivl_38", 31 0, L_0x135eb8980;  1 drivers
L_0x128041f00 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e9ca50_0 .net *"_ivl_41", 28 0, L_0x128041f00;  1 drivers
L_0x128041f48 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135e9cb00_0 .net/2u *"_ivl_42", 31 0, L_0x128041f48;  1 drivers
v0x135e9cc90_0 .net *"_ivl_44", 0 0, L_0x135eb8aa0;  1 drivers
v0x135e9cd20_0 .net *"_ivl_46", 0 0, L_0x135eb8c10;  1 drivers
v0x135e9cdc0_0 .net *"_ivl_5", 7 0, L_0x135eb7e20;  1 drivers
v0x135e9ce70_0 .net *"_ivl_51", 1 0, L_0x135eb8d80;  1 drivers
v0x135e9cf20_0 .net *"_ivl_52", 31 0, L_0x135eb8e20;  1 drivers
L_0x128041f90 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e9cfd0_0 .net *"_ivl_55", 29 0, L_0x128041f90;  1 drivers
L_0x128041fd8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135e9d080_0 .net/2u *"_ivl_56", 31 0, L_0x128041fd8;  1 drivers
v0x135e9d130_0 .net *"_ivl_58", 0 0, L_0x135eb8fa0;  1 drivers
v0x135e9d1d0_0 .net *"_ivl_6", 32 0, L_0x135eb7b30;  1 drivers
v0x135e9d280_0 .net *"_ivl_60", 0 0, L_0x135eb90c0;  1 drivers
v0x135e9d330_0 .net *"_ivl_65", 1 0, L_0x135eb92c0;  1 drivers
v0x135e9d3e0_0 .net *"_ivl_66", 31 0, L_0x135eb93d0;  1 drivers
L_0x128042020 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e9d490_0 .net *"_ivl_69", 29 0, L_0x128042020;  1 drivers
L_0x128042068 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135e9d540_0 .net/2u *"_ivl_70", 31 0, L_0x128042068;  1 drivers
v0x135e9d5f0_0 .net *"_ivl_72", 0 0, L_0x135eb94b0;  1 drivers
v0x135e9d690_0 .net *"_ivl_74", 0 0, L_0x135eb9360;  1 drivers
v0x135e9cbb0_0 .net *"_ivl_83", 5 0, L_0x135ebaf80;  1 drivers
L_0x1280420b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e9d920_0 .net *"_ivl_87", 1 0, L_0x1280420b0;  1 drivers
L_0x128041de0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e9d9b0_0 .net *"_ivl_9", 24 0, L_0x128041de0;  1 drivers
v0x135e9da50_0 .net *"_ivl_90", 5 0, L_0x135ebb150;  1 drivers
L_0x1280420f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e9db00_0 .net *"_ivl_94", 1 0, L_0x1280420f8;  1 drivers
v0x135e9dbb0_0 .net *"_ivl_99", 13 0, L_0x135ebb1f0;  1 drivers
v0x135e9dc60_0 .net "accum_ovrflow", 0 0, v0x135e98f90_0;  1 drivers
v0x135e9dcf0_0 .net "clk", 0 0, L_0x135eb0330;  1 drivers
v0x135e9dd80_0 .net "cols", 7 0, L_0x135eb9cf0;  1 drivers
v0x135e9de20_0 .net "data_out_regs", 31 0, v0x135e8f210_0;  1 drivers
v0x135e9df00_0 .net "data_out_result", 19 0, v0x135e9bd20_0;  1 drivers
v0x135e9df90_0 .net "done", 0 0, v0x135e93e00_0;  1 drivers
v0x135e9e020_0 .net "en_max_pool", 0 0, L_0x135eba3e0;  1 drivers
v0x135e9e130_0 .net "img_addr", 7 0, v0x135e94310_0;  1 drivers
v0x135e9e1c0_0 .net "img_data", 23 0, v0x135e91020_0;  1 drivers
v0x135e9e250_0 .net "kern_addr", 5 0, v0x135e944f0_0;  1 drivers
v0x135e9e2e0_0 .net "kern_addr_mode", 0 0, L_0x135eba260;  1 drivers
v0x135e9e370_0 .net "kern_cols", 2 0, L_0x135eb9bd0;  1 drivers
v0x135e9e400_0 .net "kern_data", 23 0, v0x135e91a10_0;  1 drivers
v0x135e9e490_0 .net "kerns", 2 0, L_0x135eb9e90;  1 drivers
v0x135e9e520_0 .net "mask", 2 0, L_0x135eba480;  1 drivers
v0x135e9e5b0_0 .var "rdata", 31 0;
v0x135e9e650_0 .var "ready", 0 0;
v0x135e9e6f0_0 .net "reset", 0 0, L_0x135eb7db0;  1 drivers
v0x135e9e7c0_0 .net "result_addr", 7 0, v0x135e948b0_0;  1 drivers
v0x135e9e850_0 .net "result_cols", 7 0, L_0x135eba050;  1 drivers
v0x135e9e8e0_0 .net "result_data", 19 0, v0x135e95c40_0;  1 drivers
v0x135e9e9f0_0 .net "result_valid", 0 0, v0x135e961b0_0;  1 drivers
v0x135e9eb00_0 .net "shift", 3 0, L_0x135eba140;  1 drivers
v0x135e9ec10_0 .net "soft_reset", 0 0, L_0x135eb9ab0;  1 drivers
v0x135e9eca0_0 .net "start", 0 0, L_0x135eb9a10;  1 drivers
v0x135e9ed30_0 .net "stride", 7 0, L_0x135eb9fb0;  1 drivers
v0x135e9d720_0 .net "valid", 0 0, L_0x135eb8130;  1 drivers
v0x135e9d7b0_0 .net "wb_clk_i", 0 0, v0x135ea2340_0;  alias, 1 drivers
v0x135e9d840_0 .net "wb_rst_i", 0 0, v0x135ea23d0_0;  alias, 1 drivers
v0x135e9edc0_0 .net "wbs_ack_o", 0 0, v0x135e9e650_0;  alias, 1 drivers
v0x135e9ee50_0 .net "wbs_adr_i", 31 0, v0x135ea24f0_0;  alias, 1 drivers
v0x135e9eee0_0 .net "wbs_cyc_i", 0 0, v0x135ea2580_0;  alias, 1 drivers
v0x135e9ef70_0 .net "wbs_dat_i", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e9f000_0 .net "wbs_dat_o", 31 0, L_0x135eb8220;  alias, 1 drivers
v0x135e9f090_0 .net "wbs_sel_i", 3 0, v0x135ea2750_0;  alias, 1 drivers
v0x135e9f120_0 .net "wbs_stb_i", 0 0, v0x135ea1d50_0;  alias, 1 drivers
v0x135e9f1b0_0 .net "wbs_we_i", 0 0, v0x135ea29e0_0;  alias, 1 drivers
v0x135e9f240_0 .net "we_img_ram", 0 0, L_0x135eb8cd0;  1 drivers
v0x135e9f2d0_0 .net "we_kern_ram", 0 0, L_0x135eb9250;  1 drivers
v0x135e9f360_0 .net "we_regs", 0 0, L_0x135eb87f0;  1 drivers
v0x135e9f430_0 .net "we_res_ram", 0 0, L_0x135eb9700;  1 drivers
L_0x135eb7e20 .part v0x135ea24f0_0, 24, 8;
L_0x135eb7b30 .concat [ 8 25 0 0], L_0x135eb7e20, L_0x128041de0;
L_0x135eb7f40 .cmp/eq 33, L_0x135eb7b30, L_0x128041e28;
L_0x135eb8370 .part v0x135ea24f0_0, 16, 2;
L_0x135eb8410 .concat [ 2 30 0 0], L_0x135eb8370, L_0x128041e70;
L_0x135eb85a0 .cmp/eq 32, L_0x135eb8410, L_0x128041eb8;
L_0x135eb88a0 .part v0x135ea24f0_0, 16, 3;
L_0x135eb8980 .concat [ 3 29 0 0], L_0x135eb88a0, L_0x128041f00;
L_0x135eb8aa0 .cmp/eq 32, L_0x135eb8980, L_0x128041f48;
L_0x135eb8d80 .part v0x135ea24f0_0, 16, 2;
L_0x135eb8e20 .concat [ 2 30 0 0], L_0x135eb8d80, L_0x128041f90;
L_0x135eb8fa0 .cmp/eq 32, L_0x135eb8e20, L_0x128041fd8;
L_0x135eb92c0 .part v0x135ea24f0_0, 16, 2;
L_0x135eb93d0 .concat [ 2 30 0 0], L_0x135eb92c0, L_0x128042020;
L_0x135eb94b0 .cmp/eq 32, L_0x135eb93d0, L_0x128042068;
L_0x135eba610 .part v0x135ea24f0_0, 2, 2;
L_0x135ebaf80 .part L_0x135eb9fb0, 0, 6;
L_0x135ebb0b0 .concat [ 6 2 0 0], L_0x135ebaf80, L_0x1280420b0;
L_0x135ebb150 .part L_0x135eba050, 0, 6;
L_0x135ebb290 .concat [ 6 2 0 0], L_0x135ebb150, L_0x1280420f8;
L_0x135ebb330 .part v0x135ea2610_0, 0, 24;
L_0x135ebb1f0 .part v0x135ea24f0_0, 2, 14;
L_0x135ebb480 .part L_0x135ebb1f0, 0, 8;
L_0x135ebb620 .part v0x135ea2610_0, 0, 24;
L_0x135ebb3d0 .part v0x135ea24f0_0, 2, 14;
L_0x135ebb790 .part L_0x135ebb3d0, 0, 8;
L_0x135ebb830 .concat [ 6 2 0 0], v0x135e944f0_0, L_0x128042140;
L_0x135ebbab0 .part v0x135ea24f0_0, 2, 14;
L_0x135ebbb50 .part L_0x135ebbab0, 0, 8;
S_0x135e8e370 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x135e8da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x135e8e530 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x135e8f830_0 .net *"_ivl_6", 29 0, L_0x135eb9790;  1 drivers
v0x135e8f8f0_0 .net "accum_ovrflow", 0 0, v0x135e98f90_0;  alias, 1 drivers
v0x135e8f990_0 .net "addr", 1 0, L_0x135eba610;  1 drivers
v0x135e8fa20_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e8fab0_0 .net "cols", 7 0, L_0x135eb9cf0;  alias, 1 drivers
v0x135e8fb80_0 .net "data_in", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e8fc10_0 .net "data_out", 31 0, v0x135e8f210_0;  alias, 1 drivers
v0x135e8fcb0_0 .net "done", 0 0, v0x135e93e00_0;  alias, 1 drivers
v0x135e8fd40_0 .net "en_max_pool", 0 0, L_0x135eba3e0;  alias, 1 drivers
v0x135e8fe60_0 .net "kern_addr_mode", 0 0, L_0x135eba260;  alias, 1 drivers
v0x135e8ff00_0 .net "kern_cols", 2 0, L_0x135eb9bd0;  alias, 1 drivers
v0x135e8ffb0_0 .net "kerns", 2 0, L_0x135eb9e90;  alias, 1 drivers
v0x135e90060_0 .net "mask", 2 0, L_0x135eba480;  alias, 1 drivers
v0x135e90110 .array "regs", 4 0;
v0x135e90110_0 .net v0x135e90110 0, 31 0, v0x135e8eee0_0; 1 drivers
v0x135e90110_1 .net v0x135e90110 1, 31 0, v0x135e8ef70_0; 1 drivers
v0x135e90110_2 .net v0x135e90110 2, 31 0, v0x135e8f000_0; 1 drivers
v0x135e90110_3 .net v0x135e90110 3, 31 0, v0x135e8f0d0_0; 1 drivers
o0x138028600 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135e90110_4 .net v0x135e90110 4, 31 0, o0x138028600; 0 drivers
v0x135e90280_0 .net "reset", 0 0, L_0x135eb7db0;  alias, 1 drivers
v0x135e90310_0 .net "result_cols", 7 0, L_0x135eba050;  alias, 1 drivers
v0x135e903a0_0 .net "shift", 3 0, L_0x135eba140;  alias, 1 drivers
v0x135e90530_0 .net "soft_reset", 0 0, L_0x135eb9ab0;  alias, 1 drivers
v0x135e905c0_0 .net "start", 0 0, L_0x135eb9a10;  alias, 1 drivers
v0x135e90660_0 .net "stride", 7 0, L_0x135eb9fb0;  alias, 1 drivers
v0x135e90710_0 .net "wr_en", 0 0, L_0x135eb87f0;  alias, 1 drivers
L_0x135eb9790 .part v0x135e8eee0_0, 2, 30;
L_0x135eb9870 .concat [ 1 1 30 0], v0x135e93e00_0, v0x135e98f90_0, L_0x135eb9790;
L_0x135eb9a10 .part v0x135e8eee0_0, 2, 1;
L_0x135eb9ab0 .part v0x135e8eee0_0, 3, 1;
L_0x135eb9bd0 .part v0x135e8ef70_0, 0, 3;
L_0x135eb9cf0 .part v0x135e8ef70_0, 8, 8;
L_0x135eb9e90 .part v0x135e8ef70_0, 16, 3;
L_0x135eb9fb0 .part v0x135e8ef70_0, 24, 8;
L_0x135eba050 .part v0x135e8f000_0, 0, 8;
L_0x135eba140 .part v0x135e8f000_0, 8, 4;
L_0x135eba260 .part v0x135e8f000_0, 16, 1;
L_0x135eba3e0 .part v0x135e8f000_0, 17, 1;
L_0x135eba480 .part v0x135e8f000_0, 18, 3;
S_0x135e8e8a0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 42, 26 1 0, S_0x135e8e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x135e8ea60 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x135e8ed80_0 .net "addr", 1 0, L_0x135eba610;  alias, 1 drivers
v0x135e8ee40_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e8eee0_0 .var "ctrl0", 31 0;
v0x135e8ef70_0 .var "ctrl1", 31 0;
v0x135e8f000_0 .var "ctrl2", 31 0;
v0x135e8f0d0_0 .var "ctrl3", 31 0;
v0x135e8f170_0 .net "data_in", 31 0, v0x135ea2610_0;  alias, 1 drivers
v0x135e8f210_0 .var "data_out", 31 0;
v0x135e8f2c0_0 .net "reset", 0 0, L_0x135eb7db0;  alias, 1 drivers
v0x135e8f3d0_0 .net "status0", 31 0, L_0x135eb9870;  1 drivers
v0x135e8f470_0 .net "status1", 31 0, v0x135e8ef70_0;  alias, 1 drivers
v0x135e8f530_0 .net "status2", 31 0, v0x135e8f000_0;  alias, 1 drivers
v0x135e8f5c0_0 .net "status3", 31 0, v0x135e8f0d0_0;  alias, 1 drivers
v0x135e8f650_0 .net "wr_en", 0 0, L_0x135eb87f0;  alias, 1 drivers
E_0x135e8ecc0/0 .event anyedge, v0x135e8ed80_0, v0x135e8f3d0_0, v0x135e8ef70_0, v0x135e8f000_0;
E_0x135e8ecc0/1 .event anyedge, v0x135e8f0d0_0;
E_0x135e8ecc0 .event/or E_0x135e8ecc0/0, E_0x135e8ecc0/1;
E_0x135e8ed30 .event posedge, v0x135e8ee40_0;
S_0x135e90900 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x135e8da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e8e630 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e8e670 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x135e90ce0_0 .net "adr_r", 7 0, v0x135e94310_0;  alias, 1 drivers
v0x135e90d90_0 .net "adr_w", 7 0, L_0x135ebb480;  1 drivers
v0x135e90e30_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e90ec0_0 .net "dat_i", 23 0, L_0x135ebb330;  1 drivers
v0x135e90f50_0 .var "dat_o", 23 0;
v0x135e91020_0 .var "dat_o2", 23 0;
v0x135e910d0 .array "r", 255 0, 23 0;
v0x135e91170_0 .net "we", 0 0, L_0x135eb8cd0;  alias, 1 drivers
S_0x135e912c0 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x135e8da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e91480 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e914c0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x135e916f0_0 .net "adr_r", 7 0, L_0x135ebb830;  1 drivers
v0x135e917a0_0 .net "adr_w", 7 0, L_0x135ebb790;  1 drivers
v0x135e91840_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e918d0_0 .net "dat_i", 23 0, L_0x135ebb620;  1 drivers
v0x135e91960_0 .var "dat_o", 23 0;
v0x135e91a10_0 .var "dat_o2", 23 0;
v0x135e91ac0 .array "r", 255 0, 23 0;
v0x135e91b60_0 .net "we", 0 0, L_0x135eb9250;  alias, 1 drivers
S_0x135e91cb0 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x135e8da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x135e91e70 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x135e91eb0 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x135e91ef0 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x135e91f30 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x135e91f70 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x135e91fb0 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x135e91ff0 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x135e92030 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x135e92070 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x135e9a3e0_0 .net "accum_ovrflow", 0 0, v0x135e98f90_0;  alias, 1 drivers
v0x135e9a4c0_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e9a550_0 .net "clr_col_cnt", 0 0, v0x135e93790_0;  1 drivers
v0x135e9a5e0_0 .net "clr_k_col_cnt", 0 0, v0x135e93960_0;  1 drivers
v0x135e9a670_0 .net "cols", 7 0, L_0x135eb9cf0;  alias, 1 drivers
v0x135e9a740_0 .net "done", 0 0, v0x135e93e00_0;  alias, 1 drivers
v0x135e9a810_0 .net "en_max_pool", 0 0, L_0x135eba3e0;  alias, 1 drivers
v0x135e9a8a0_0 .net "img_addr", 7 0, v0x135e94310_0;  alias, 1 drivers
v0x135e9a970_0 .net "img_data", 23 0, v0x135e91020_0;  alias, 1 drivers
v0x135e9aa80_0 .net "kern_addr", 5 0, v0x135e944f0_0;  alias, 1 drivers
v0x135e9ab10_0 .net "kern_addr_mode", 0 0, L_0x135eba260;  alias, 1 drivers
v0x135e9abe0_0 .net "kern_cols", 2 0, L_0x135eb9bd0;  alias, 1 drivers
v0x135e9acb0_0 .net "kern_data", 23 0, v0x135e91a10_0;  alias, 1 drivers
v0x135e9ad80_0 .net "kerns", 2 0, L_0x135eb9e90;  alias, 1 drivers
v0x135e9ae50_0 .net "mask", 2 0, L_0x135eba480;  alias, 1 drivers
v0x135e9aee0_0 .net "reset", 0 0, L_0x135ebad90;  1 drivers
v0x135e9af70_0 .net "result_addr", 7 0, v0x135e948b0_0;  alias, 1 drivers
v0x135e9b100_0 .net "result_cols", 7 0, L_0x135ebb290;  1 drivers
v0x135e9b190_0 .net "result_data", 19 0, v0x135e95c40_0;  alias, 1 drivers
v0x135e9b220_0 .net "result_valid", 0 0, v0x135e961b0_0;  alias, 1 drivers
v0x135e9b2b0_0 .net "shift", 3 0, L_0x135eba140;  alias, 1 drivers
v0x135e9b340_0 .net "start", 0 0, L_0x135eb9a10;  alias, 1 drivers
v0x135e9b450_0 .net "stride", 7 0, L_0x135ebb0b0;  1 drivers
S_0x135e926e0 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x135e91cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x135e928b0 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x135e928f0 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x135e92930 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x135e92970 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x135e929b0 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x135e936f0_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e93790_0 .var "clr_col_cnt", 0 0;
v0x135e93830_0 .var "clr_img_addr", 0 0;
v0x135e938c0_0 .var "clr_img_st", 0 0;
v0x135e93960_0 .var "clr_k_col_cnt", 0 0;
v0x135e93a40_0 .var "clr_kerns_cnt", 0 0;
v0x135e93ad0_0 .net "clr_kerns_cnt_d", 7 0, v0x135e934d0_0;  1 drivers
v0x135e93b80_0 .var "clr_result_addr", 0 0;
v0x135e93c10_0 .var "col_cnt", 7 0;
v0x135e93d40_0 .net "cols", 7 0, L_0x135eb9cf0;  alias, 1 drivers
v0x135e93e00_0 .var "done", 0 0;
v0x135e93e90_0 .var "en_col_cnt", 0 0;
v0x135e93f20_0 .var "en_img_addr", 0 0;
v0x135e93fb0_0 .var "en_img_st", 0 0;
v0x135e94040_0 .var "en_k_col_cnt", 0 0;
v0x135e940d0_0 .var "en_kerns_cnt", 0 0;
v0x135e94170_0 .net "en_result_addr", 0 0, v0x135e961b0_0;  alias, 1 drivers
v0x135e94310_0 .var "img_addr", 7 0;
v0x135e943d0_0 .var "img_st", 7 0;
v0x135e94460_0 .var "k_col_cnt", 2 0;
v0x135e944f0_0 .var "kern_addr", 5 0;
v0x135e94580_0 .net "kern_addr_mode", 0 0, L_0x135eba260;  alias, 1 drivers
v0x135e94610_0 .net "kern_cols", 2 0, L_0x135eb9bd0;  alias, 1 drivers
v0x135e946c0_0 .net "kerns", 2 0, L_0x135eb9e90;  alias, 1 drivers
v0x135e94770_0 .var "kerns_cnt", 2 0;
v0x135e94800_0 .net "reset", 0 0, L_0x135ebad90;  alias, 1 drivers
v0x135e948b0_0 .var "result_addr", 7 0;
v0x135e94950_0 .net "result_cols", 7 0, L_0x135ebb290;  alias, 1 drivers
v0x135e94a00_0 .net "start", 0 0, L_0x135eb9a10;  alias, 1 drivers
v0x135e94ab0_0 .var "start_d", 0 0;
v0x135e94b40_0 .var "start_pedge", 0 0;
v0x135e94be0_0 .net "stride", 7 0, L_0x135ebb0b0;  alias, 1 drivers
E_0x135e92d50 .event anyedge, v0x135e948b0_0, v0x135e94950_0, v0x135e94170_0;
E_0x135e92dc0 .event anyedge, v0x135e905c0_0, v0x135e94ab0_0;
E_0x135e92e10 .event anyedge, v0x135e8fe60_0, v0x135e94770_0, v0x135e94460_0;
E_0x135e92e90 .event anyedge, v0x135e905c0_0;
E_0x135e92ed0 .event anyedge, v0x135e93960_0;
E_0x135e92f50 .event anyedge, v0x135e93790_0;
E_0x135e92fa0 .event anyedge, v0x135e94770_0, v0x135e8ffb0_0, v0x135e940d0_0;
E_0x135e93020 .event anyedge, v0x135e93c10_0, v0x135e8fab0_0, v0x135e93e90_0;
E_0x135e93080 .event anyedge, v0x135e94460_0, v0x135e8ff00_0, v0x135e905c0_0;
S_0x135e93110 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x135e926e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x135e92fe0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x135e93430_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e934d0_0 .var "par_out", 7 0;
v0x135e93570_0 .net "reset", 0 0, L_0x135ebad90;  alias, 1 drivers
v0x135e93600_0 .net "ser_in", 0 0, v0x135e93a40_0;  1 drivers
S_0x135e94e10 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x135e91cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x135e94fe0 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x135e95020 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x135e95060 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x135e950a0 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x135e950e0 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x135e95120 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x135e95160 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x135ebac10 .functor OR 1, L_0x135ebad90, L_0x135ebab70, C4<0>, C4<0>;
L_0x135ebad20 .functor AND 1, v0x135e993f0_0, L_0x135ebac80, C4<1>, C4<1>;
v0x135e98e30_0 .net *"_ivl_13", 0 0, L_0x135ebab70;  1 drivers
v0x135e98ef0_0 .net *"_ivl_17", 0 0, L_0x135ebac80;  1 drivers
v0x135e98f90_0 .var "accum_ovrflow", 0 0;
v0x135e99060_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e990f0_0 .net "clr_col_cnt", 0 0, v0x135e93790_0;  alias, 1 drivers
v0x135e99200_0 .net "clr_col_cnt_d", 7 0, v0x135e97940_0;  1 drivers
v0x135e99290_0 .net "clr_k_col_cnt", 0 0, v0x135e93960_0;  alias, 1 drivers
v0x135e99360_0 .net "clr_k_col_cnt_d", 2 0, v0x135e98010_0;  1 drivers
v0x135e993f0_0 .var "clr_mult_accum", 0 0;
v0x135e99500_0 .net "en_max_pool", 0 0, L_0x135eba3e0;  alias, 1 drivers
v0x135e99590_0 .net "img_data", 23 0, v0x135e91020_0;  alias, 1 drivers
v0x135e99620_0 .net "kern_data", 23 0, v0x135e91a10_0;  alias, 1 drivers
v0x135e996b0_0 .net "mask", 2 0, L_0x135eba480;  alias, 1 drivers
v0x135e99760_0 .var "mult_accum", 19 0;
v0x135e99810_0 .var "mult_accum_mux", 20 0;
v0x135e998a0_0 .var "mult_accum_r", 20 0;
v0x135e99950_0 .net "mult_out0", 15 0, v0x135e96830_0;  1 drivers
v0x135e99b10_0 .var "mult_out0_r", 15 0;
v0x135e99ba0_0 .net "mult_out1", 15 0, v0x135e96e70_0;  1 drivers
v0x135e99c30_0 .var "mult_out1_r", 15 0;
v0x135e99cc0_0 .net "mult_out2", 15 0, v0x135e974a0_0;  1 drivers
v0x135e99d50_0 .var "mult_out2_r", 15 0;
v0x135e99df0_0 .net "reset", 0 0, L_0x135ebad90;  alias, 1 drivers
v0x135e99e80_0 .net "result_data", 19 0, v0x135e95c40_0;  alias, 1 drivers
v0x135e99f40_0 .net "result_valid", 0 0, v0x135e961b0_0;  alias, 1 drivers
v0x135e9a010_0 .net "shift", 3 0, L_0x135eba140;  alias, 1 drivers
v0x135e9a0e0_0 .net "shift_out", 19 0, v0x135e98cf0_0;  1 drivers
v0x135e9a1b0_0 .net "start", 0 0, L_0x135eb9a10;  alias, 1 drivers
v0x135e9a240_0 .net "start_d", 15 0, v0x135e98540_0;  1 drivers
E_0x135e955f0 .event anyedge, v0x135e98010_0, v0x135e98540_0;
E_0x135e95640 .event anyedge, v0x135e998a0_0;
E_0x135e95690 .event anyedge, v0x135e993f0_0, v0x135e998a0_0;
L_0x135eba6b0 .part v0x135e91020_0, 0, 8;
L_0x135eba7d0 .part v0x135e91a10_0, 0, 8;
L_0x135eba8f0 .part v0x135e91020_0, 8, 8;
L_0x135eba990 .part v0x135e91a10_0, 8, 8;
L_0x135ebaa30 .part v0x135e91020_0, 16, 8;
L_0x135ebaad0 .part v0x135e91a10_0, 16, 8;
L_0x135ebab70 .part v0x135e97940_0, 3, 1;
L_0x135ebac80 .part v0x135e98540_0, 2, 1;
S_0x135e956f0 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x135e94e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x135e95860 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x135e95b00_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e95ba0_0 .net "data_in", 19 0, v0x135e98cf0_0;  alias, 1 drivers
v0x135e95c40_0 .var "data_out", 19 0;
v0x135e95cd0_0 .var "data_r", 19 0;
v0x135e95d60_0 .net "en_maxpool", 0 0, L_0x135eba3e0;  alias, 1 drivers
v0x135e95e30_0 .var "max_pool_out", 19 0;
v0x135e95ec0_0 .var "max_pool_valid", 0 0;
v0x135e95f50_0 .net "reset", 0 0, L_0x135ebac10;  1 drivers
v0x135e95ff0_0 .var "toggle", 0 0;
v0x135e96110_0 .net "valid_in", 0 0, L_0x135ebad20;  1 drivers
v0x135e961b0_0 .var "valid_out", 0 0;
E_0x135e95a50 .event anyedge, v0x135e95ff0_0, v0x135e96110_0;
E_0x135e95ab0 .event anyedge, v0x135e95cd0_0, v0x135e95ba0_0;
S_0x135e962c0 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x135e94e10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e96490 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e964d0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e966d0_0 .net "a", 7 0, L_0x135eba6b0;  1 drivers
v0x135e96790_0 .net "b", 7 0, L_0x135eba7d0;  1 drivers
v0x135e96830_0 .var "out", 15 0;
E_0x135e96680 .event anyedge, v0x135e966d0_0, v0x135e96790_0;
S_0x135e968d0 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x135e94e10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e96a90 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e96ad0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e96d10_0 .net "a", 7 0, L_0x135eba8f0;  1 drivers
v0x135e96dd0_0 .net "b", 7 0, L_0x135eba990;  1 drivers
v0x135e96e70_0 .var "out", 15 0;
E_0x135e96cc0 .event anyedge, v0x135e96d10_0, v0x135e96dd0_0;
S_0x135e96f10 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x135e94e10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x135e970d0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x135e97110 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x135e97340_0 .net "a", 7 0, L_0x135ebaa30;  1 drivers
v0x135e97400_0 .net "b", 7 0, L_0x135ebaad0;  1 drivers
v0x135e974a0_0 .var "out", 15 0;
E_0x135e972e0 .event anyedge, v0x135e97340_0, v0x135e97400_0;
S_0x135e97540 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x135e94e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x135e97740 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x135e978a0_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e97940_0 .var "par_out", 7 0;
v0x135e979e0_0 .net "reset", 0 0, L_0x135ebad90;  alias, 1 drivers
v0x135e97a70_0 .net "ser_in", 0 0, v0x135e93790_0;  alias, 1 drivers
S_0x135e97b30 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x135e94e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x135e97cf0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x135e97e70_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e98010_0 .var "par_out", 2 0;
v0x135e980a0_0 .net "reset", 0 0, L_0x135ebad90;  alias, 1 drivers
v0x135e98130_0 .net "ser_in", 0 0, v0x135e93960_0;  alias, 1 drivers
S_0x135e981c0 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x135e94e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x135e98330 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x135e984b0_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e98540_0 .var "par_out", 15 0;
v0x135e985e0_0 .net "reset", 0 0, L_0x135ebad90;  alias, 1 drivers
v0x135e986f0_0 .net "ser_in", 0 0, L_0x135eb9a10;  alias, 1 drivers
S_0x135e98780 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x135e94e10;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x135e98940 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x135e98980 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x135e989c0 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x135e98c30_0 .net "in", 19 0, v0x135e99760_0;  1 drivers
v0x135e98cf0_0 .var "out", 19 0;
v0x135e98d90_0 .net "shift", 3 0, L_0x135eba140;  alias, 1 drivers
E_0x135e98bd0 .event anyedge, v0x135e903a0_0, v0x135e98c30_0;
S_0x135e9b610 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x135e8da60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x135e92430 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x135e92470 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x135e9ba00_0 .net "adr_r", 7 0, L_0x135ebbb50;  1 drivers
v0x135e9bab0_0 .net "adr_w", 7 0, v0x135e948b0_0;  alias, 1 drivers
v0x135e9bb50_0 .net "clk", 0 0, L_0x135eb0330;  alias, 1 drivers
v0x135e9bbe0_0 .net "dat_i", 19 0, v0x135e95c40_0;  alias, 1 drivers
v0x135e9bc70_0 .var "dat_o", 19 0;
v0x135e9bd20_0 .var "dat_o2", 19 0;
v0x135e9bdd0 .array "r", 255 0, 19 0;
v0x135e9be70_0 .net "we", 0 0, L_0x135ebb9b0;  1 drivers
S_0x135ea0650 .scope task, "wb_read" "wb_read" 3 571, 3 571 0, S_0x135f11a10;
 .timescale 0 0;
v0x135ea07c0_0 .var "addr", 31 0;
v0x135ea0850_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x135e0cfe0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea1d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea29e0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x135ea2750_0, 0, 4;
    %load/vec4 v0x135ea07c0_0;
    %store/vec4 v0x135ea24f0_0, 0, 32;
    %wait E_0x135e0cfe0;
T_7.52 ;
    %load/vec4 v0x135ea2460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.53, 8;
    %wait E_0x135e0cfe0;
    %jmp T_7.52;
T_7.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x135ea1d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea2580_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x135ea29e0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x135ea2750_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x135ea24f0_0, 0, 32;
    %load/vec4 v0x135ea26a0_0;
    %store/vec4 v0x135ea0850_0, 0, 32;
    %end;
S_0x135ea08f0 .scope task, "wb_write" "wb_write" 3 544, 3 544 0, S_0x135f11a10;
 .timescale 0 0;
v0x135ea0ab0_0 .var "addr", 31 0;
v0x135ea0b70_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x135e0cfe0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea1d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea2580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea29e0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x135ea2750_0, 0, 4;
    %load/vec4 v0x135ea0b70_0;
    %store/vec4 v0x135ea2610_0, 0, 32;
    %load/vec4 v0x135ea0ab0_0;
    %store/vec4 v0x135ea24f0_0, 0, 32;
    %wait E_0x135e0cfe0;
T_8.54 ;
    %load/vec4 v0x135ea2460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.55, 8;
    %wait E_0x135e0cfe0;
    %jmp T_8.54;
T_8.55 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x135ea1d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea2580_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x135ea29e0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x135ea2750_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x135ea2610_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x135ea24f0_0, 0, 32;
    %end;
S_0x135ea0c20 .scope task, "write_image" "write_image" 3 466, 3 466 0, S_0x135f11a10;
 .timescale 0 0;
v0x135ea0de0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x135ea1540_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.57, 5;
    %pushi/vec4 805568512, 0, 32;
    %load/vec4 v0x135ea0de0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135ea1540_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x135ea0ab0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x135ea1540_0;
    %load/vec4a v0x135ea15d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ea0b70_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135ea08f0;
    %join;
    %load/vec4 v0x135ea1540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
    %jmp T_9.56;
T_9.57 ;
    %end;
S_0x135ea0ea0 .scope task, "write_kernel" "write_kernel" 3 485, 3 485 0, S_0x135f11a10;
 .timescale 0 0;
v0x135ea1060_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
T_10.58 ;
    %load/vec4 v0x135ea1540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.59, 5;
    %pushi/vec4 805437440, 0, 32;
    %load/vec4 v0x135ea1060_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x135ea1540_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x135ea0ab0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x135ea1540_0;
    %load/vec4a v0x135ea1a20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ea0b70_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135ea08f0;
    %join;
    %load/vec4 v0x135ea1540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
    %jmp T_10.58;
T_10.59 ;
    %end;
    .scope S_0x135f11cd0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e33aa0, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x135f11cd0;
T_12 ;
    %wait E_0x135f0d450;
    %load/vec4 v0x135e33b30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e38bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x135e2c780_0;
    %load/vec4 v0x135e38bb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e33aa0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x135e51e80;
T_13 ;
    %wait E_0x135e3e3f0;
    %load/vec4 v0x135e52230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e521a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x135e52080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x135e52110_0;
    %assign/vec4 v0x135e521a0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x135e4cc30;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4d070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4cf50_0, 0;
    %end;
    .thread T_14;
    .scope S_0x135e4cc30;
T_15 ;
    %wait E_0x135e3e3f0;
    %load/vec4 v0x135e4ce30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.2, 4;
    %load/vec4 v0x135e4d100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x135e4cfe0_0;
    %assign/vec4 v0x135e4d070_0, 0;
    %load/vec4 v0x135e4cec0_0;
    %assign/vec4 v0x135e4cf50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4d070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4cf50_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x135e4a650;
T_16 ;
    %wait E_0x135e37a70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e4a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e4a9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e4a910_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x135e522c0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e536d0, 0, 4;
    %end;
    .thread T_17;
    .scope S_0x135e522c0;
T_18 ;
    %wait E_0x135e3e3f0;
    %load/vec4 v0x135e53760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e53520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x135e53a80_0;
    %load/vec4 v0x135e53520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e536d0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x135e4d190;
T_19 ;
    %wait E_0x135e274c0;
    %load/vec4 v0x135e4d480_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4d510_0, 0;
    %jmp T_19.7;
T_19.0 ;
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135e4d480_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e4d510_0, 0;
    %jmp T_19.7;
T_19.1 ;
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135e4d480_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e4d510_0, 0;
    %jmp T_19.7;
T_19.2 ;
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x135e4d480_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x135e4d510_0, 0;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x135e4d510_0, 0;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x135e4d510_0, 0;
    %jmp T_19.7;
T_19.5 ;
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e4d480_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x135e4d510_0, 0;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x135e4de60;
T_20 ;
    %wait E_0x135e18890;
    %load/vec4 v0x135e4e6f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %pushi/vec4 0, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x135e4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e300_0, 0;
    %assign/vec4 v0x135e4e270_0, 0;
    %jmp T_20.8;
T_20.0 ;
    %pushi/vec4 272, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x135e4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e300_0, 0;
    %assign/vec4 v0x135e4e270_0, 0;
    %jmp T_20.8;
T_20.1 ;
    %pushi/vec4 504, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x135e4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e300_0, 0;
    %assign/vec4 v0x135e4e270_0, 0;
    %jmp T_20.8;
T_20.2 ;
    %pushi/vec4 452, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x135e4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e300_0, 0;
    %assign/vec4 v0x135e4e270_0, 0;
    %jmp T_20.8;
T_20.3 ;
    %pushi/vec4 130, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x135e4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e300_0, 0;
    %assign/vec4 v0x135e4e270_0, 0;
    %jmp T_20.8;
T_20.4 ;
    %pushi/vec4 80, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x135e4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e300_0, 0;
    %assign/vec4 v0x135e4e270_0, 0;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 209, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x135e4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e300_0, 0;
    %assign/vec4 v0x135e4e270_0, 0;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 209, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x135e4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x135e4e300_0, 0;
    %assign/vec4 v0x135e4e270_0, 0;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x135e4ad00;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4bee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4b570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135e4b450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4b3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4b720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4bc30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135e4c5a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e4b9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4bb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4c630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135e4c8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135e4c9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4be50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x135e4c240_0, 0;
    %end;
    .thread T_21;
    .scope S_0x135e4ad00;
T_22 ;
    %wait E_0x135e3e3f0;
    %load/vec4 v0x135e4c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4bee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4b570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135e4b450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4b3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4b720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e4bc30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135e4c5a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e4b9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4bb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4c630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135e4c8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135e4c9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e4be50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x135e4c240_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x135e4b840_0;
    %assign/vec4 v0x135e4b7b0_0, 0;
    %load/vec4 v0x135e4bf70_0;
    %assign/vec4 v0x135e4bee0_0, 0;
    %load/vec4 v0x135e4c090_0;
    %assign/vec4 v0x135e4c000_0, 0;
    %load/vec4 v0x135e4c1b0_0;
    %assign/vec4 v0x135e4c120_0, 0;
    %load/vec4 v0x135e4b600_0;
    %assign/vec4 v0x135e4b570_0, 0;
    %load/vec4 v0x135e4b4e0_0;
    %assign/vec4 v0x135e4b450_0, 0;
    %load/vec4 v0x135e4c3f0_0;
    %assign/vec4 v0x135e4c360_0, 0;
    %load/vec4 v0x135e4b330_0;
    %assign/vec4 v0x135e4b3c0_0, 0;
    %load/vec4 v0x135e4b690_0;
    %assign/vec4 v0x135e4b720_0, 0;
    %load/vec4 v0x135e4bba0_0;
    %assign/vec4 v0x135e4bc30_0, 0;
    %load/vec4 v0x135e4c510_0;
    %assign/vec4 v0x135e4c5a0_0, 0;
    %load/vec4 v0x135e4b960_0;
    %assign/vec4 v0x135e4b9f0_0, 0;
    %load/vec4 v0x135e4ba80_0;
    %assign/vec4 v0x135e4bb10_0, 0;
    %load/vec4 v0x135e4bcc0_0;
    %assign/vec4 v0x135e4c630_0, 0;
    %load/vec4 v0x135e4c950_0;
    %assign/vec4 v0x135e4c8c0_0, 0;
    %load/vec4 v0x135e4ca70_0;
    %assign/vec4 v0x135e4c9e0_0, 0;
    %load/vec4 v0x135e4bdc0_0;
    %assign/vec4 v0x135e4be50_0, 0;
    %load/vec4 v0x135e4c2d0_0;
    %assign/vec4 v0x135e4c240_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x135e446d0;
T_23 ;
    %wait E_0x135e2b3e0;
    %load/vec4 v0x135e448d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.5;
T_23.0 ;
    %load/vec4 v0x135e44960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %jmp T_23.13;
T_23.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.13;
T_23.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.13;
T_23.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.13;
T_23.9 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.13;
T_23.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.13;
T_23.11 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.13;
T_23.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.13;
T_23.13 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.1 ;
    %load/vec4 v0x135e44a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x135e44960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %jmp T_23.19;
T_23.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.19;
T_23.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.19;
T_23.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.19;
T_23.19 ;
    %pop/vec4 1;
T_23.15 ;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x135e449f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %jmp T_23.22;
T_23.20 ;
    %load/vec4 v0x135e44960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.29, 6;
    %jmp T_23.30;
T_23.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.30;
T_23.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.30;
T_23.25 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.30;
T_23.26 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.30;
T_23.27 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.30;
T_23.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.30;
T_23.29 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.30;
T_23.30 ;
    %pop/vec4 1;
    %jmp T_23.22;
T_23.21 ;
    %load/vec4 v0x135e44960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.31, 6;
    %jmp T_23.32;
T_23.31 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.32;
T_23.32 ;
    %pop/vec4 1;
    %jmp T_23.22;
T_23.22 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x135e44840_0, 0;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x135e49fa0;
T_24 ;
    %wait E_0x135e38310;
    %load/vec4 v0x135e4a410_0;
    %load/vec4 v0x135e4a2f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135e4a2f0_0;
    %load/vec4 v0x135e4a530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x135e4a1d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x135e4a4a0_0;
    %load/vec4 v0x135e4a380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135e4a380_0;
    %load/vec4 v0x135e4a530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x135e4a1d0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135e4a1d0_0, 0;
T_24.3 ;
T_24.1 ;
    %load/vec4 v0x135e4a410_0;
    %load/vec4 v0x135e4a2f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135e4a2f0_0;
    %load/vec4 v0x135e4a5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x135e4a260_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x135e4a4a0_0;
    %load/vec4 v0x135e4a380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x135e4a380_0;
    %load/vec4 v0x135e4a5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x135e4a260_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135e4a260_0, 0;
T_24.7 ;
T_24.5 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x135e440e0;
T_25 ;
    %wait E_0x135e3afd0;
    %load/vec4 v0x135e44400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.0 ;
    %load/vec4 v0x135e44370_0;
    %load/vec4 v0x135e44490_0;
    %and;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.1 ;
    %load/vec4 v0x135e44370_0;
    %load/vec4 v0x135e44490_0;
    %or;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.2 ;
    %load/vec4 v0x135e44370_0;
    %load/vec4 v0x135e44490_0;
    %add;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.3 ;
    %load/vec4 v0x135e44370_0;
    %ix/getv 4, v0x135e44490_0;
    %shiftl 4;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.4 ;
    %load/vec4 v0x135e44370_0;
    %ix/getv 4, v0x135e44490_0;
    %shiftr 4;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.5 ;
    %load/vec4 v0x135e44370_0;
    %ix/getv 4, v0x135e44490_0;
    %shiftr 4;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.6 ;
    %load/vec4 v0x135e44370_0;
    %load/vec4 v0x135e44490_0;
    %sub;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.7 ;
    %load/vec4 v0x135e44370_0;
    %load/vec4 v0x135e44490_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_25.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_25.13, 8;
T_25.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_25.13, 8;
 ; End of false expr.
    %blend;
T_25.13;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.8 ;
    %load/vec4 v0x135e44370_0;
    %load/vec4 v0x135e44490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.9 ;
    %load/vec4 v0x135e44370_0;
    %load/vec4 v0x135e44490_0;
    %xor;
    %assign/vec4 v0x135e44520_0, 0;
    %jmp T_25.11;
T_25.11 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x135e46c50;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e48010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e47ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e47190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e47220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135e47c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47d40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e474f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47610_0, 0;
    %end;
    .thread T_26;
    .scope S_0x135e46c50;
T_27 ;
    %wait E_0x135e3e3f0;
    %load/vec4 v0x135e47b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e48010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e47ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e47190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e47220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135e47c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47d40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e474f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e47610_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x135e47f80_0;
    %assign/vec4 v0x135e48010_0, 0;
    %load/vec4 v0x135e473d0_0;
    %assign/vec4 v0x135e47340_0, 0;
    %load/vec4 v0x135e477c0_0;
    %assign/vec4 v0x135e47730_0, 0;
    %load/vec4 v0x135e478e0_0;
    %assign/vec4 v0x135e47850_0, 0;
    %load/vec4 v0x135e47a00_0;
    %assign/vec4 v0x135e47970_0, 0;
    %load/vec4 v0x135e47e60_0;
    %assign/vec4 v0x135e47ef0_0, 0;
    %load/vec4 v0x135e47100_0;
    %assign/vec4 v0x135e47190_0, 0;
    %load/vec4 v0x135e472b0_0;
    %assign/vec4 v0x135e47220_0, 0;
    %load/vec4 v0x135e47cb0_0;
    %assign/vec4 v0x135e47c20_0, 0;
    %load/vec4 v0x135e47dd0_0;
    %assign/vec4 v0x135e47d40_0, 0;
    %load/vec4 v0x135e47580_0;
    %assign/vec4 v0x135e474f0_0, 0;
    %load/vec4 v0x135e476a0_0;
    %assign/vec4 v0x135e47610_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x135e44b10;
T_28 ;
    %wait E_0x135e3e3f0;
    %load/vec4 v0x135e46980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x135e46740_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x135e46bc0_0;
    %split/vec4 8;
    %ix/getv 3, v0x135e46620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e46860, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x135e46620_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e46860, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x135e46620_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e46860, 0, 4;
    %load/vec4 v0x135e46620_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e46860, 0, 4;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x135e46740_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x135e46bc0_0;
    %parti/s 16, 0, 2;
    %split/vec4 8;
    %ix/getv 3, v0x135e46620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e46860, 0, 4;
    %load/vec4 v0x135e46620_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e46860, 0, 4;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x135e46bc0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x135e46620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e46860, 0, 4;
T_28.5 ;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x135e53c30;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e54210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e53f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e54450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135e54330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e54570_0, 0;
    %end;
    .thread T_29;
    .scope S_0x135e53c30;
T_30 ;
    %wait E_0x135e3e3f0;
    %load/vec4 v0x135e54180_0;
    %assign/vec4 v0x135e54210_0, 0;
    %load/vec4 v0x135e53eb0_0;
    %assign/vec4 v0x135e53f40_0, 0;
    %load/vec4 v0x135e543c0_0;
    %assign/vec4 v0x135e54450_0, 0;
    %load/vec4 v0x135e542a0_0;
    %assign/vec4 v0x135e54330_0, 0;
    %load/vec4 v0x135e544e0_0;
    %assign/vec4 v0x135e54570_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x135e59480;
T_31 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e59eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e59ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e59b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e59be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e59cb0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x135e5a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x135e59960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %jmp T_31.8;
T_31.4 ;
    %load/vec4 v0x135e59d50_0;
    %assign/vec4 v0x135e59ac0_0, 0;
    %jmp T_31.8;
T_31.5 ;
    %load/vec4 v0x135e59d50_0;
    %assign/vec4 v0x135e59b50_0, 0;
    %jmp T_31.8;
T_31.6 ;
    %load/vec4 v0x135e59d50_0;
    %assign/vec4 v0x135e59be0_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0x135e59d50_0;
    %assign/vec4 v0x135e59cb0_0, 0;
    %jmp T_31.8;
T_31.8 ;
    %pop/vec4 1;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x135e59480;
T_32 ;
    %wait E_0x135e598a0;
    %load/vec4 v0x135e59960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x135e59fc0_0;
    %store/vec4 v0x135e59e00_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x135e5a060_0;
    %store/vec4 v0x135e59e00_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x135e5a120_0;
    %store/vec4 v0x135e59e00_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0x135e5a1b0_0;
    %store/vec4 v0x135e59e00_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x135e5dd00;
T_33 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e5e0c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x135e5e0c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x135e5e1f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e5e0c0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x135e5d2d0;
T_34 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5f3f0_0;
    %load/vec4 v0x135e5e550_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e5f050_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x135e5ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x135e5f050_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x135e5f050_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x135e5d2d0;
T_35 ;
    %wait E_0x135e5dc70;
    %load/vec4 v0x135e5f050_0;
    %load/vec4 v0x135e5f200_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e5f5f0_0;
    %and;
    %store/vec4 v0x135e5e550_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x135e5d2d0;
T_36 ;
    %wait E_0x135e5da80;
    %load/vec4 v0x135e5f5f0_0;
    %store/vec4 v0x135e5ec30_0, 0, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x135e5d2d0;
T_37 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5f3f0_0;
    %load/vec4 v0x135e5e380_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e5e800_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x135e5ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x135e5e800_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e5e800_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x135e5d2d0;
T_38 ;
    %wait E_0x135e5dc10;
    %load/vec4 v0x135e5e800_0;
    %load/vec4 v0x135e5e930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e5ea80_0;
    %and;
    %store/vec4 v0x135e5e380_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x135e5d2d0;
T_39 ;
    %wait E_0x135e5dac0;
    %load/vec4 v0x135e5e550_0;
    %store/vec4 v0x135e5ea80_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x135e5d2d0;
T_40 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5f3f0_0;
    %load/vec4 v0x135e5e630_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e5f360_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x135e5ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x135e5f360_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x135e5f360_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x135e5d2d0;
T_41 ;
    %wait E_0x135e5db90;
    %load/vec4 v0x135e5f360_0;
    %load/vec4 v0x135e5f2b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e5ecc0_0;
    %and;
    %store/vec4 v0x135e5e630_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x135e5d2d0;
T_42 ;
    %wait E_0x135e5db40;
    %load/vec4 v0x135e5e380_0;
    %store/vec4 v0x135e5ecc0_0, 0, 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x135e5d2d0;
T_43 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5f3f0_0;
    %load/vec4 v0x135e5e4b0_0;
    %or;
    %load/vec4 v0x135e5f730_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x135e5f7d0_0;
    %assign/vec4 v0x135e5efc0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x135e5eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x135e5efc0_0;
    %load/vec4 v0x135e5f7d0_0;
    %add;
    %assign/vec4 v0x135e5efc0_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x135e5d2d0;
T_44 ;
    %wait E_0x135e5db40;
    %load/vec4 v0x135e5e380_0;
    %store/vec4 v0x135e5e4b0_0, 0, 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x135e5d2d0;
T_45 ;
    %wait E_0x135e5dac0;
    %load/vec4 v0x135e5e550_0;
    %store/vec4 v0x135e5eba0_0, 0, 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x135e5d2d0;
T_46 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5f3f0_0;
    %load/vec4 v0x135e5e4b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e5ef00_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x135e5e420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x135e5efc0_0;
    %assign/vec4 v0x135e5ef00_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x135e5eb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x135e5ef00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e5ef00_0, 0;
T_46.4 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x135e5d2d0;
T_47 ;
    %wait E_0x135e5dac0;
    %load/vec4 v0x135e5e550_0;
    %store/vec4 v0x135e5e420_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x135e5d2d0;
T_48 ;
    %wait E_0x135e5da80;
    %load/vec4 v0x135e5f5f0_0;
    %store/vec4 v0x135e5eb10_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x135e5d2d0;
T_49 ;
    %wait E_0x135e5da00;
    %load/vec4 v0x135e5f170_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %load/vec4 v0x135e5f360_0;
    %load/vec4 v0x135e5f050_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x135e5f360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e5f050_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x135e5f0e0_0, 0, 6;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x135e5d2d0;
T_50 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e5f6a0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x135e5f5f0_0;
    %assign/vec4 v0x135e5f6a0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x135e5d2d0;
T_51 ;
    %wait E_0x135e5d9b0;
    %load/vec4 v0x135e5f5f0_0;
    %load/vec4 v0x135e5f6a0_0;
    %inv;
    %and;
    %store/vec4 v0x135e5f730_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x135e5d2d0;
T_52 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5f3f0_0;
    %load/vec4 v0x135e5e770_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e5f4a0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x135e5ed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x135e5f4a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e5f4a0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x135e5d2d0;
T_53 ;
    %wait E_0x135e5d940;
    %load/vec4 v0x135e5f4a0_0;
    %load/vec4 v0x135e5f540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e5ed60_0;
    %and;
    %store/vec4 v0x135e5e770_0, 0, 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x135e5d2d0;
T_54 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e5e9f0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x135e5e6c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e5e9f0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x135e60eb0;
T_55 ;
    %wait E_0x135e61270;
    %load/vec4 v0x135e612c0_0;
    %pad/u 16;
    %load/vec4 v0x135e61380_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e61420_0, 0, 16;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x135e614c0;
T_56 ;
    %wait E_0x135e618b0;
    %load/vec4 v0x135e61900_0;
    %pad/u 16;
    %load/vec4 v0x135e619c0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e61a60_0, 0, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x135e61b00;
T_57 ;
    %wait E_0x135e61ed0;
    %load/vec4 v0x135e61f30_0;
    %pad/u 16;
    %load/vec4 v0x135e61ff0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e62090_0, 0, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x135e63370;
T_58 ;
    %wait E_0x135e637c0;
    %load/vec4 v0x135e63980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_58.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_58.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_58.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_58.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_58.12, 6;
    %jmp T_58.13;
T_58.0 ;
    %load/vec4 v0x135e63820_0;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.1 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.2 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.3 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.4 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.5 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.6 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.7 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.8 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.9 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.10 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.11 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.12 ;
    %load/vec4 v0x135e63820_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x135e638e0_0, 0, 20;
    %jmp T_58.13;
T_58.13 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x135e602e0;
T_59 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e60b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x135e608c0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x135e60d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x135e60790_0;
    %assign/vec4 v0x135e608c0_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x135e602e0;
T_60 ;
    %wait E_0x135e606a0;
    %load/vec4 v0x135e60790_0;
    %load/vec4 v0x135e608c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_60.0, 8;
    %load/vec4 v0x135e608c0_0;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x135e60790_0;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %assign/vec4 v0x135e60a20_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x135e602e0;
T_61 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e60b40_0;
    %load/vec4 v0x135e60950_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e60be0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x135e60d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x135e60be0_0;
    %inv;
    %assign/vec4 v0x135e60be0_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x135e602e0;
T_62 ;
    %wait E_0x135e60640;
    %load/vec4 v0x135e60be0_0;
    %load/vec4 v0x135e60d00_0;
    %and;
    %assign/vec4 v0x135e60ab0_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x135e602e0;
T_63 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e60b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x135e60830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e60da0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x135e60950_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0x135e60a20_0;
    %jmp/1 T_63.3, 8;
T_63.2 ; End of true expr.
    %load/vec4 v0x135e60790_0;
    %jmp/0 T_63.3, 8;
 ; End of false expr.
    %blend;
T_63.3;
    %assign/vec4 v0x135e60830_0, 0;
    %load/vec4 v0x135e60950_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.4, 8;
    %load/vec4 v0x135e60ab0_0;
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %load/vec4 v0x135e60d00_0;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %assign/vec4 v0x135e60da0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x135e62db0;
T_64 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e631d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e63130_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x135e63130_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x135e632e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e63130_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x135e62720;
T_65 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e62c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e62c00_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x135e62c00_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x135e62d20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e62c00_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x135e62130;
T_66 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e625d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e62530_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x135e62530_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x135e62660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e62530_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x135e5fa00;
T_67 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e649e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e64700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e64820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e64940_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x135e642a0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x135e64540_0;
    %and;
    %assign/vec4 v0x135e64700_0, 0;
    %load/vec4 v0x135e642a0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x135e64790_0;
    %and;
    %assign/vec4 v0x135e64820_0, 0;
    %load/vec4 v0x135e642a0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x135e648b0_0;
    %and;
    %assign/vec4 v0x135e64940_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x135e5fa00;
T_68 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e649e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x135e64490_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x135e64400_0;
    %load/vec4 v0x135e64700_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e64700_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x135e64820_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e64820_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x135e64940_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e64940_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x135e64490_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x135e5fa00;
T_69 ;
    %wait E_0x135e60280;
    %load/vec4 v0x135e63fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x135e64490_0;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0x135e64400_0, 0, 21;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x135e5fa00;
T_70 ;
    %wait E_0x135e60230;
    %load/vec4 v0x135e64490_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x135e64350_0, 0, 20;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x135e5fa00;
T_71 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e649e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e63b80_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x135e64490_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x135e64490_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x135e64e30_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e63b80_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x135e5fa00;
T_72 ;
    %wait E_0x135e601e0;
    %load/vec4 v0x135e63f50_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x135e64e30_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x135e63fe0_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x135e5b4f0;
T_73 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x135e5bab0_0;
    %load/vec4 v0x135e5b980_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e5bcc0, 0, 4;
T_73.0 ;
    %load/vec4 v0x135e5b980_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e5bcc0, 4;
    %assign/vec4 v0x135e5bb40_0, 0;
    %load/vec4 v0x135e5b8d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e5bcc0, 4;
    %assign/vec4 v0x135e5bc10_0, 0;
    %jmp T_73;
    .thread T_73;
    .scope S_0x135e5beb0;
T_74 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e5c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x135e5c4c0_0;
    %load/vec4 v0x135e5c390_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e5c6b0, 0, 4;
T_74.0 ;
    %load/vec4 v0x135e5c390_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e5c6b0, 4;
    %assign/vec4 v0x135e5c550_0, 0;
    %load/vec4 v0x135e5c2e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e5c6b0, 4;
    %assign/vec4 v0x135e5c600_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x135e66200;
T_75 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e66a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x135e667d0_0;
    %load/vec4 v0x135e666a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e669c0, 0, 4;
T_75.0 ;
    %load/vec4 v0x135e666a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e669c0, 4;
    %assign/vec4 v0x135e66860_0, 0;
    %load/vec4 v0x135e665f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e669c0, 4;
    %assign/vec4 v0x135e66910_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x135e58670;
T_76 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e692e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e691a0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x135e69a40_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_76.2, 4;
    %load/vec4 v0x135e68a10_0;
    %assign/vec4 v0x135e691a0_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x135e69a40_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_76.4, 4;
    %load/vec4 v0x135e68af0_0;
    %pad/u 32;
    %assign/vec4 v0x135e691a0_0, 0;
T_76.4 ;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x135e58670;
T_77 ;
    %wait E_0x135e59910;
    %load/vec4 v0x135e692e0_0;
    %load/vec4 v0x135e69240_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e69240_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x135e68310_0;
    %load/vec4 v0x135e69240_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e69240_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x135e6b020;
T_78 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e6ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e6b680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e6b710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e6b7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e6b870_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x135e6bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x135e6b520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %jmp T_78.8;
T_78.4 ;
    %load/vec4 v0x135e6b910_0;
    %assign/vec4 v0x135e6b680_0, 0;
    %jmp T_78.8;
T_78.5 ;
    %load/vec4 v0x135e6b910_0;
    %assign/vec4 v0x135e6b710_0, 0;
    %jmp T_78.8;
T_78.6 ;
    %load/vec4 v0x135e6b910_0;
    %assign/vec4 v0x135e6b7a0_0, 0;
    %jmp T_78.8;
T_78.7 ;
    %load/vec4 v0x135e6b910_0;
    %assign/vec4 v0x135e6b870_0, 0;
    %jmp T_78.8;
T_78.8 ;
    %pop/vec4 1;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x135e6b020;
T_79 ;
    %wait E_0x135e6b450;
    %load/vec4 v0x135e6b520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %jmp T_79.4;
T_79.0 ;
    %load/vec4 v0x135e6bb70_0;
    %store/vec4 v0x135e6b9b0_0, 0, 32;
    %jmp T_79.4;
T_79.1 ;
    %load/vec4 v0x135e6bc10_0;
    %store/vec4 v0x135e6b9b0_0, 0, 32;
    %jmp T_79.4;
T_79.2 ;
    %load/vec4 v0x135e6bcd0_0;
    %store/vec4 v0x135e6b9b0_0, 0, 32;
    %jmp T_79.4;
T_79.3 ;
    %load/vec4 v0x135e6bd60_0;
    %store/vec4 v0x135e6b9b0_0, 0, 32;
    %jmp T_79.4;
T_79.4 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x135e6f8f0;
T_80 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e6fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e6fcb0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x135e6fcb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x135e6fde0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e6fcb0_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x135e6eec0;
T_81 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e70fe0_0;
    %load/vec4 v0x135e70140_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e70c40_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x135e70820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x135e70c40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x135e70c40_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x135e6eec0;
T_82 ;
    %wait E_0x135e6f860;
    %load/vec4 v0x135e70c40_0;
    %load/vec4 v0x135e70df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e711e0_0;
    %and;
    %store/vec4 v0x135e70140_0, 0, 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x135e6eec0;
T_83 ;
    %wait E_0x135e6f670;
    %load/vec4 v0x135e711e0_0;
    %store/vec4 v0x135e70820_0, 0, 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x135e6eec0;
T_84 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e70fe0_0;
    %load/vec4 v0x135e6ff70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e703f0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x135e70670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x135e703f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e703f0_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x135e6eec0;
T_85 ;
    %wait E_0x135e6f800;
    %load/vec4 v0x135e703f0_0;
    %load/vec4 v0x135e70520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e70670_0;
    %and;
    %store/vec4 v0x135e6ff70_0, 0, 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x135e6eec0;
T_86 ;
    %wait E_0x135e6f6b0;
    %load/vec4 v0x135e70140_0;
    %store/vec4 v0x135e70670_0, 0, 1;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x135e6eec0;
T_87 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e70fe0_0;
    %load/vec4 v0x135e70220_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e70f50_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x135e708b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x135e70f50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x135e70f50_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x135e6eec0;
T_88 ;
    %wait E_0x135e6f780;
    %load/vec4 v0x135e70f50_0;
    %load/vec4 v0x135e70ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e708b0_0;
    %and;
    %store/vec4 v0x135e70220_0, 0, 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x135e6eec0;
T_89 ;
    %wait E_0x135e6f730;
    %load/vec4 v0x135e6ff70_0;
    %store/vec4 v0x135e708b0_0, 0, 1;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x135e6eec0;
T_90 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e70fe0_0;
    %load/vec4 v0x135e700a0_0;
    %or;
    %load/vec4 v0x135e71320_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x135e713c0_0;
    %assign/vec4 v0x135e70bb0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x135e70790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x135e70bb0_0;
    %load/vec4 v0x135e713c0_0;
    %add;
    %assign/vec4 v0x135e70bb0_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x135e6eec0;
T_91 ;
    %wait E_0x135e6f730;
    %load/vec4 v0x135e6ff70_0;
    %store/vec4 v0x135e700a0_0, 0, 1;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x135e6eec0;
T_92 ;
    %wait E_0x135e6f6b0;
    %load/vec4 v0x135e70140_0;
    %store/vec4 v0x135e70790_0, 0, 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x135e6eec0;
T_93 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e70fe0_0;
    %load/vec4 v0x135e700a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e70af0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x135e70010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0x135e70bb0_0;
    %assign/vec4 v0x135e70af0_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x135e70700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %load/vec4 v0x135e70af0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e70af0_0, 0;
T_93.4 ;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x135e6eec0;
T_94 ;
    %wait E_0x135e6f6b0;
    %load/vec4 v0x135e70140_0;
    %store/vec4 v0x135e70010_0, 0, 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x135e6eec0;
T_95 ;
    %wait E_0x135e6f670;
    %load/vec4 v0x135e711e0_0;
    %store/vec4 v0x135e70700_0, 0, 1;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x135e6eec0;
T_96 ;
    %wait E_0x135e6f5f0;
    %load/vec4 v0x135e70d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %load/vec4 v0x135e70f50_0;
    %load/vec4 v0x135e70c40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x135e70f50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e70c40_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x135e70cd0_0, 0, 6;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x135e6eec0;
T_97 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e70fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e71290_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x135e711e0_0;
    %assign/vec4 v0x135e71290_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x135e6eec0;
T_98 ;
    %wait E_0x135e6f5a0;
    %load/vec4 v0x135e711e0_0;
    %load/vec4 v0x135e71290_0;
    %inv;
    %and;
    %store/vec4 v0x135e71320_0, 0, 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x135e6eec0;
T_99 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e70fe0_0;
    %load/vec4 v0x135e70360_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e71090_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x135e70950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x135e71090_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e71090_0, 0;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x135e6eec0;
T_100 ;
    %wait E_0x135e6f530;
    %load/vec4 v0x135e71090_0;
    %load/vec4 v0x135e71130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e70950_0;
    %and;
    %store/vec4 v0x135e70360_0, 0, 1;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x135e6eec0;
T_101 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e70fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e705e0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x135e702b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e705e0_0, 0;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x135e72aa0;
T_102 ;
    %wait E_0x135e72e60;
    %load/vec4 v0x135e72eb0_0;
    %pad/u 16;
    %load/vec4 v0x135e72f70_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e73010_0, 0, 16;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x135e730b0;
T_103 ;
    %wait E_0x135e734a0;
    %load/vec4 v0x135e734f0_0;
    %pad/u 16;
    %load/vec4 v0x135e735b0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e73650_0, 0, 16;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x135e736f0;
T_104 ;
    %wait E_0x135e73ac0;
    %load/vec4 v0x135e73b20_0;
    %pad/u 16;
    %load/vec4 v0x135e73be0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e73c80_0, 0, 16;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x135e74f60;
T_105 ;
    %wait E_0x135e753b0;
    %load/vec4 v0x135e75570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_105.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_105.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_105.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_105.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_105.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_105.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_105.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_105.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_105.12, 6;
    %jmp T_105.13;
T_105.0 ;
    %load/vec4 v0x135e75410_0;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.1 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.2 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.3 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.4 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.5 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.6 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.7 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.8 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.9 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.10 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.11 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.12 ;
    %load/vec4 v0x135e75410_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x135e754d0_0, 0, 20;
    %jmp T_105.13;
T_105.13 ;
    %pop/vec4 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x135e71ed0;
T_106 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e72730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x135e724b0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x135e728f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x135e72380_0;
    %assign/vec4 v0x135e724b0_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x135e71ed0;
T_107 ;
    %wait E_0x135e72290;
    %load/vec4 v0x135e72380_0;
    %load/vec4 v0x135e724b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_107.0, 8;
    %load/vec4 v0x135e724b0_0;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x135e72380_0;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %assign/vec4 v0x135e72610_0, 0;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x135e71ed0;
T_108 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e72730_0;
    %load/vec4 v0x135e72540_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e727d0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x135e728f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x135e727d0_0;
    %inv;
    %assign/vec4 v0x135e727d0_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x135e71ed0;
T_109 ;
    %wait E_0x135e72230;
    %load/vec4 v0x135e727d0_0;
    %load/vec4 v0x135e728f0_0;
    %and;
    %assign/vec4 v0x135e726a0_0, 0;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x135e71ed0;
T_110 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e72730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x135e72420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e72990_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x135e72540_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.2, 8;
    %load/vec4 v0x135e72610_0;
    %jmp/1 T_110.3, 8;
T_110.2 ; End of true expr.
    %load/vec4 v0x135e72380_0;
    %jmp/0 T_110.3, 8;
 ; End of false expr.
    %blend;
T_110.3;
    %assign/vec4 v0x135e72420_0, 0;
    %load/vec4 v0x135e72540_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.4, 8;
    %load/vec4 v0x135e726a0_0;
    %jmp/1 T_110.5, 8;
T_110.4 ; End of true expr.
    %load/vec4 v0x135e728f0_0;
    %jmp/0 T_110.5, 8;
 ; End of false expr.
    %blend;
T_110.5;
    %assign/vec4 v0x135e72990_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x135e749a0;
T_111 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e74dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e74d20_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x135e74d20_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x135e74ed0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e74d20_0, 0;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x135e74310;
T_112 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e74880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e747f0_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x135e747f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x135e74910_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e747f0_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x135e73d20;
T_113 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e741c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e74120_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x135e74120_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x135e74250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e74120_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x135e715f0;
T_114 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e765d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e762f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e76410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e76530_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x135e75e90_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x135e76130_0;
    %and;
    %assign/vec4 v0x135e762f0_0, 0;
    %load/vec4 v0x135e75e90_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x135e76380_0;
    %and;
    %assign/vec4 v0x135e76410_0, 0;
    %load/vec4 v0x135e75e90_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x135e764a0_0;
    %and;
    %assign/vec4 v0x135e76530_0, 0;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x135e715f0;
T_115 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e765d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x135e76080_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x135e75ff0_0;
    %load/vec4 v0x135e762f0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e762f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x135e76410_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e76410_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x135e76530_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e76530_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x135e76080_0, 0;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x135e715f0;
T_116 ;
    %wait E_0x135e71e70;
    %load/vec4 v0x135e75bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0x135e76080_0;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0x135e75ff0_0, 0, 21;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x135e715f0;
T_117 ;
    %wait E_0x135e71e20;
    %load/vec4 v0x135e76080_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x135e75f40_0, 0, 20;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x135e715f0;
T_118 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e765d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e75770_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x135e76080_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x135e76080_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x135e76a20_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e75770_0, 0;
T_118.2 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x135e715f0;
T_119 ;
    %wait E_0x135e71dd0;
    %load/vec4 v0x135e75b40_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x135e76a20_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x135e75bd0_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x135e6d0e0;
T_120 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e6d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0x135e6d6a0_0;
    %load/vec4 v0x135e6d570_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e6d8b0, 0, 4;
T_120.0 ;
    %load/vec4 v0x135e6d570_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e6d8b0, 4;
    %assign/vec4 v0x135e6d730_0, 0;
    %load/vec4 v0x135e6d4c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e6d8b0, 4;
    %assign/vec4 v0x135e6d800_0, 0;
    %jmp T_120;
    .thread T_120;
    .scope S_0x135e6daa0;
T_121 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e6e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x135e6e0b0_0;
    %load/vec4 v0x135e6df80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e6e2a0, 0, 4;
T_121.0 ;
    %load/vec4 v0x135e6df80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e6e2a0, 4;
    %assign/vec4 v0x135e6e140_0, 0;
    %load/vec4 v0x135e6ded0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e6e2a0, 4;
    %assign/vec4 v0x135e6e1f0_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x135e77df0;
T_122 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e78650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %load/vec4 v0x135e783c0_0;
    %load/vec4 v0x135e78290_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e785b0, 0, 4;
T_122.0 ;
    %load/vec4 v0x135e78290_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e785b0, 4;
    %assign/vec4 v0x135e78450_0, 0;
    %load/vec4 v0x135e781e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e785b0, 4;
    %assign/vec4 v0x135e78500_0, 0;
    %jmp T_122;
    .thread T_122;
    .scope S_0x135e6a200;
T_123 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e7aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e7ad90_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x135e7b630_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_123.2, 4;
    %load/vec4 v0x135e7a600_0;
    %assign/vec4 v0x135e7ad90_0, 0;
    %jmp T_123.3;
T_123.2 ;
    %load/vec4 v0x135e7b630_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_123.4, 4;
    %load/vec4 v0x135e7a6e0_0;
    %pad/u 32;
    %assign/vec4 v0x135e7ad90_0, 0;
T_123.4 ;
T_123.3 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x135e6a200;
T_124 ;
    %wait E_0x135e6b4d0;
    %load/vec4 v0x135e7aed0_0;
    %load/vec4 v0x135e7ae30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e7ae30_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x135e79f00_0;
    %load/vec4 v0x135e7ae30_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e7ae30_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x135e7cc30;
T_125 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e7d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e7d260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e7d2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e7d380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e7d450_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x135e7d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0x135e7d100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_125.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_125.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_125.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_125.7, 6;
    %jmp T_125.8;
T_125.4 ;
    %load/vec4 v0x135e7d4f0_0;
    %assign/vec4 v0x135e7d260_0, 0;
    %jmp T_125.8;
T_125.5 ;
    %load/vec4 v0x135e7d4f0_0;
    %assign/vec4 v0x135e7d2f0_0, 0;
    %jmp T_125.8;
T_125.6 ;
    %load/vec4 v0x135e7d4f0_0;
    %assign/vec4 v0x135e7d380_0, 0;
    %jmp T_125.8;
T_125.7 ;
    %load/vec4 v0x135e7d4f0_0;
    %assign/vec4 v0x135e7d450_0, 0;
    %jmp T_125.8;
T_125.8 ;
    %pop/vec4 1;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x135e7cc30;
T_126 ;
    %wait E_0x135e7d030;
    %load/vec4 v0x135e7d100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_126.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_126.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_126.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_126.3, 6;
    %jmp T_126.4;
T_126.0 ;
    %load/vec4 v0x135e7d750_0;
    %store/vec4 v0x135e7d590_0, 0, 32;
    %jmp T_126.4;
T_126.1 ;
    %load/vec4 v0x135e7d7f0_0;
    %store/vec4 v0x135e7d590_0, 0, 32;
    %jmp T_126.4;
T_126.2 ;
    %load/vec4 v0x135e7d8b0_0;
    %store/vec4 v0x135e7d590_0, 0, 32;
    %jmp T_126.4;
T_126.3 ;
    %load/vec4 v0x135e7d940_0;
    %store/vec4 v0x135e7d590_0, 0, 32;
    %jmp T_126.4;
T_126.4 ;
    %pop/vec4 1;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x135e81490;
T_127 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e818f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e81850_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x135e81850_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x135e81980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e81850_0, 0;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x135e80a60;
T_128 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e82b80_0;
    %load/vec4 v0x135e81ce0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e827e0_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x135e823c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v0x135e827e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x135e827e0_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x135e80a60;
T_129 ;
    %wait E_0x135e81400;
    %load/vec4 v0x135e827e0_0;
    %load/vec4 v0x135e82990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e82d80_0;
    %and;
    %store/vec4 v0x135e81ce0_0, 0, 1;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x135e80a60;
T_130 ;
    %wait E_0x135e81210;
    %load/vec4 v0x135e82d80_0;
    %store/vec4 v0x135e823c0_0, 0, 1;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x135e80a60;
T_131 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e82b80_0;
    %load/vec4 v0x135e81b10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e81f90_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x135e82210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x135e81f90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e81f90_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x135e80a60;
T_132 ;
    %wait E_0x135e813a0;
    %load/vec4 v0x135e81f90_0;
    %load/vec4 v0x135e820c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e82210_0;
    %and;
    %store/vec4 v0x135e81b10_0, 0, 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x135e80a60;
T_133 ;
    %wait E_0x135e81250;
    %load/vec4 v0x135e81ce0_0;
    %store/vec4 v0x135e82210_0, 0, 1;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x135e80a60;
T_134 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e82b80_0;
    %load/vec4 v0x135e81dc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e82af0_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x135e82450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %load/vec4 v0x135e82af0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x135e82af0_0, 0;
T_134.2 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x135e80a60;
T_135 ;
    %wait E_0x135e81320;
    %load/vec4 v0x135e82af0_0;
    %load/vec4 v0x135e82a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e82450_0;
    %and;
    %store/vec4 v0x135e81dc0_0, 0, 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x135e80a60;
T_136 ;
    %wait E_0x135e812d0;
    %load/vec4 v0x135e81b10_0;
    %store/vec4 v0x135e82450_0, 0, 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x135e80a60;
T_137 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e82b80_0;
    %load/vec4 v0x135e81c40_0;
    %or;
    %load/vec4 v0x135e82ec0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x135e82f60_0;
    %assign/vec4 v0x135e82750_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x135e82330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0x135e82750_0;
    %load/vec4 v0x135e82f60_0;
    %add;
    %assign/vec4 v0x135e82750_0, 0;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x135e80a60;
T_138 ;
    %wait E_0x135e812d0;
    %load/vec4 v0x135e81b10_0;
    %store/vec4 v0x135e81c40_0, 0, 1;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x135e80a60;
T_139 ;
    %wait E_0x135e81250;
    %load/vec4 v0x135e81ce0_0;
    %store/vec4 v0x135e82330_0, 0, 1;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x135e80a60;
T_140 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e82b80_0;
    %load/vec4 v0x135e81c40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e82690_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x135e81bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x135e82750_0;
    %assign/vec4 v0x135e82690_0, 0;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x135e822a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.4, 8;
    %load/vec4 v0x135e82690_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e82690_0, 0;
T_140.4 ;
T_140.3 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x135e80a60;
T_141 ;
    %wait E_0x135e81250;
    %load/vec4 v0x135e81ce0_0;
    %store/vec4 v0x135e81bb0_0, 0, 1;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x135e80a60;
T_142 ;
    %wait E_0x135e81210;
    %load/vec4 v0x135e82d80_0;
    %store/vec4 v0x135e822a0_0, 0, 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x135e80a60;
T_143 ;
    %wait E_0x135e81190;
    %load/vec4 v0x135e82900_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %load/vec4 v0x135e82af0_0;
    %load/vec4 v0x135e827e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x135e82af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e827e0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x135e82870_0, 0, 6;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x135e80a60;
T_144 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e82b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e82e30_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x135e82d80_0;
    %assign/vec4 v0x135e82e30_0, 0;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x135e80a60;
T_145 ;
    %wait E_0x135e81140;
    %load/vec4 v0x135e82d80_0;
    %load/vec4 v0x135e82e30_0;
    %inv;
    %and;
    %store/vec4 v0x135e82ec0_0, 0, 1;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x135e80a60;
T_146 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e82b80_0;
    %load/vec4 v0x135e81f00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e82c30_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x135e824f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %load/vec4 v0x135e82c30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e82c30_0, 0;
T_146.2 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x135e80a60;
T_147 ;
    %wait E_0x135e810d0;
    %load/vec4 v0x135e82c30_0;
    %load/vec4 v0x135e82cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e824f0_0;
    %and;
    %store/vec4 v0x135e81f00_0, 0, 1;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x135e80a60;
T_148 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e82b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e82180_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x135e81e50_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e82180_0, 0;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x135e84640;
T_149 ;
    %wait E_0x135e84a00;
    %load/vec4 v0x135e84a50_0;
    %pad/u 16;
    %load/vec4 v0x135e84b10_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e84bb0_0, 0, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x135e84c50;
T_150 ;
    %wait E_0x135e85040;
    %load/vec4 v0x135e85090_0;
    %pad/u 16;
    %load/vec4 v0x135e85150_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e851f0_0, 0, 16;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x135e85290;
T_151 ;
    %wait E_0x135e85660;
    %load/vec4 v0x135e856c0_0;
    %pad/u 16;
    %load/vec4 v0x135e85780_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e85820_0, 0, 16;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x135e86b00;
T_152 ;
    %wait E_0x135e86f50;
    %load/vec4 v0x135e87110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_152.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_152.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_152.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_152.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_152.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_152.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_152.12, 6;
    %jmp T_152.13;
T_152.0 ;
    %load/vec4 v0x135e86fb0_0;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.1 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.2 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.3 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.4 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.5 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.6 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.7 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.8 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.9 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.10 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.11 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.12 ;
    %load/vec4 v0x135e86fb0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x135e87070_0, 0, 20;
    %jmp T_152.13;
T_152.13 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x135e83a70;
T_153 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e842d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x135e84050_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x135e84490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x135e83f20_0;
    %assign/vec4 v0x135e84050_0, 0;
T_153.2 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x135e83a70;
T_154 ;
    %wait E_0x135e83e30;
    %load/vec4 v0x135e83f20_0;
    %load/vec4 v0x135e84050_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_154.0, 8;
    %load/vec4 v0x135e84050_0;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0x135e83f20_0;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %assign/vec4 v0x135e841b0_0, 0;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x135e83a70;
T_155 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e842d0_0;
    %load/vec4 v0x135e840e0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e84370_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x135e84490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x135e84370_0;
    %inv;
    %assign/vec4 v0x135e84370_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x135e83a70;
T_156 ;
    %wait E_0x135e83dd0;
    %load/vec4 v0x135e84370_0;
    %load/vec4 v0x135e84490_0;
    %and;
    %assign/vec4 v0x135e84240_0, 0;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x135e83a70;
T_157 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e842d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x135e83fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e84530_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x135e840e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.2, 8;
    %load/vec4 v0x135e841b0_0;
    %jmp/1 T_157.3, 8;
T_157.2 ; End of true expr.
    %load/vec4 v0x135e83f20_0;
    %jmp/0 T_157.3, 8;
 ; End of false expr.
    %blend;
T_157.3;
    %assign/vec4 v0x135e83fc0_0, 0;
    %load/vec4 v0x135e840e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.4, 8;
    %load/vec4 v0x135e84240_0;
    %jmp/1 T_157.5, 8;
T_157.4 ; End of true expr.
    %load/vec4 v0x135e84490_0;
    %jmp/0 T_157.5, 8;
 ; End of false expr.
    %blend;
T_157.5;
    %assign/vec4 v0x135e84530_0, 0;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x135e86540;
T_158 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e86960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e868c0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x135e868c0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x135e86a70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e868c0_0, 0;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x135e85eb0;
T_159 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e86420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e86390_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x135e86390_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x135e864b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e86390_0, 0;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x135e858c0;
T_160 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e85d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e85cc0_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x135e85cc0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x135e85df0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e85cc0_0, 0;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x135e83190;
T_161 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e88170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e87e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e87fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e880d0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x135e87a30_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x135e87cd0_0;
    %and;
    %assign/vec4 v0x135e87e90_0, 0;
    %load/vec4 v0x135e87a30_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x135e87f20_0;
    %and;
    %assign/vec4 v0x135e87fb0_0, 0;
    %load/vec4 v0x135e87a30_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x135e88040_0;
    %and;
    %assign/vec4 v0x135e880d0_0, 0;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x135e83190;
T_162 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e88170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x135e87c20_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x135e87b90_0;
    %load/vec4 v0x135e87e90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e87e90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x135e87fb0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e87fb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x135e880d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e880d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x135e87c20_0, 0;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x135e83190;
T_163 ;
    %wait E_0x135e83a10;
    %load/vec4 v0x135e87770_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x135e87c20_0;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0x135e87b90_0, 0, 21;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x135e83190;
T_164 ;
    %wait E_0x135e839c0;
    %load/vec4 v0x135e87c20_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x135e87ae0_0, 0, 20;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x135e83190;
T_165 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e88170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e87310_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x135e87c20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x135e87c20_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x135e885c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e87310_0, 0;
T_165.2 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x135e83190;
T_166 ;
    %wait E_0x135e83970;
    %load/vec4 v0x135e876e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x135e885c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x135e87770_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x135e7ec80;
T_167 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e7f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %load/vec4 v0x135e7f240_0;
    %load/vec4 v0x135e7f110_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e7f450, 0, 4;
T_167.0 ;
    %load/vec4 v0x135e7f110_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e7f450, 4;
    %assign/vec4 v0x135e7f2d0_0, 0;
    %load/vec4 v0x135e7f060_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e7f450, 4;
    %assign/vec4 v0x135e7f3a0_0, 0;
    %jmp T_167;
    .thread T_167;
    .scope S_0x135e7f640;
T_168 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e7fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %load/vec4 v0x135e7fc50_0;
    %load/vec4 v0x135e7fb20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e7fe40, 0, 4;
T_168.0 ;
    %load/vec4 v0x135e7fb20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e7fe40, 4;
    %assign/vec4 v0x135e7fce0_0, 0;
    %load/vec4 v0x135e7fa70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e7fe40, 4;
    %assign/vec4 v0x135e7fd90_0, 0;
    %jmp T_168;
    .thread T_168;
    .scope S_0x135e89990;
T_169 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e8a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %load/vec4 v0x135e89f60_0;
    %load/vec4 v0x135e89e30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e8a150, 0, 4;
T_169.0 ;
    %load/vec4 v0x135e89e30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e8a150, 4;
    %assign/vec4 v0x135e89ff0_0, 0;
    %load/vec4 v0x135e89d80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e8a150, 4;
    %assign/vec4 v0x135e8a0a0_0, 0;
    %jmp T_169;
    .thread T_169;
    .scope S_0x135e7bdd0;
T_170 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e8ca70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e8c930_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x135e8d1d0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_170.2, 4;
    %load/vec4 v0x135e8c1a0_0;
    %assign/vec4 v0x135e8c930_0, 0;
    %jmp T_170.3;
T_170.2 ;
    %load/vec4 v0x135e8d1d0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_170.4, 4;
    %load/vec4 v0x135e8c280_0;
    %pad/u 32;
    %assign/vec4 v0x135e8c930_0, 0;
T_170.4 ;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x135e7bdd0;
T_171 ;
    %wait E_0x135e7d0b0;
    %load/vec4 v0x135e8ca70_0;
    %load/vec4 v0x135e8c9d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e8c9d0_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x135e8baa0_0;
    %load/vec4 v0x135e8c9d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e8c9d0_0, 0;
T_171.2 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x135e8e8a0;
T_172 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e8f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e8eee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e8ef70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e8f000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e8f0d0_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x135e8f650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x135e8ed80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_172.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_172.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_172.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_172.7, 6;
    %jmp T_172.8;
T_172.4 ;
    %load/vec4 v0x135e8f170_0;
    %assign/vec4 v0x135e8eee0_0, 0;
    %jmp T_172.8;
T_172.5 ;
    %load/vec4 v0x135e8f170_0;
    %assign/vec4 v0x135e8ef70_0, 0;
    %jmp T_172.8;
T_172.6 ;
    %load/vec4 v0x135e8f170_0;
    %assign/vec4 v0x135e8f000_0, 0;
    %jmp T_172.8;
T_172.7 ;
    %load/vec4 v0x135e8f170_0;
    %assign/vec4 v0x135e8f0d0_0, 0;
    %jmp T_172.8;
T_172.8 ;
    %pop/vec4 1;
T_172.2 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x135e8e8a0;
T_173 ;
    %wait E_0x135e8ecc0;
    %load/vec4 v0x135e8ed80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_173.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_173.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_173.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_173.3, 6;
    %jmp T_173.4;
T_173.0 ;
    %load/vec4 v0x135e8f3d0_0;
    %store/vec4 v0x135e8f210_0, 0, 32;
    %jmp T_173.4;
T_173.1 ;
    %load/vec4 v0x135e8f470_0;
    %store/vec4 v0x135e8f210_0, 0, 32;
    %jmp T_173.4;
T_173.2 ;
    %load/vec4 v0x135e8f530_0;
    %store/vec4 v0x135e8f210_0, 0, 32;
    %jmp T_173.4;
T_173.3 ;
    %load/vec4 v0x135e8f5c0_0;
    %store/vec4 v0x135e8f210_0, 0, 32;
    %jmp T_173.4;
T_173.4 ;
    %pop/vec4 1;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0x135e93110;
T_174 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e93570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e934d0_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x135e934d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x135e93600_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e934d0_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x135e926e0;
T_175 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e94800_0;
    %load/vec4 v0x135e93960_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e94460_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x135e94040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x135e94460_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x135e94460_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x135e926e0;
T_176 ;
    %wait E_0x135e93080;
    %load/vec4 v0x135e94460_0;
    %load/vec4 v0x135e94610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e94a00_0;
    %and;
    %store/vec4 v0x135e93960_0, 0, 1;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x135e926e0;
T_177 ;
    %wait E_0x135e92e90;
    %load/vec4 v0x135e94a00_0;
    %store/vec4 v0x135e94040_0, 0, 1;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x135e926e0;
T_178 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e94800_0;
    %load/vec4 v0x135e93790_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e93c10_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x135e93e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x135e93c10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e93c10_0, 0;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x135e926e0;
T_179 ;
    %wait E_0x135e93020;
    %load/vec4 v0x135e93c10_0;
    %load/vec4 v0x135e93d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e93e90_0;
    %and;
    %store/vec4 v0x135e93790_0, 0, 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x135e926e0;
T_180 ;
    %wait E_0x135e92ed0;
    %load/vec4 v0x135e93960_0;
    %store/vec4 v0x135e93e90_0, 0, 1;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x135e926e0;
T_181 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e94800_0;
    %load/vec4 v0x135e93a40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e94770_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x135e940d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x135e94770_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x135e94770_0, 0;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x135e926e0;
T_182 ;
    %wait E_0x135e92fa0;
    %load/vec4 v0x135e94770_0;
    %load/vec4 v0x135e946c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e940d0_0;
    %and;
    %store/vec4 v0x135e93a40_0, 0, 1;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x135e926e0;
T_183 ;
    %wait E_0x135e92f50;
    %load/vec4 v0x135e93790_0;
    %store/vec4 v0x135e940d0_0, 0, 1;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x135e926e0;
T_184 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e94800_0;
    %load/vec4 v0x135e938c0_0;
    %or;
    %load/vec4 v0x135e94b40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %load/vec4 v0x135e94be0_0;
    %assign/vec4 v0x135e943d0_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x135e93fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x135e943d0_0;
    %load/vec4 v0x135e94be0_0;
    %add;
    %assign/vec4 v0x135e943d0_0, 0;
T_184.2 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x135e926e0;
T_185 ;
    %wait E_0x135e92f50;
    %load/vec4 v0x135e93790_0;
    %store/vec4 v0x135e938c0_0, 0, 1;
    %jmp T_185;
    .thread T_185, $push;
    .scope S_0x135e926e0;
T_186 ;
    %wait E_0x135e92ed0;
    %load/vec4 v0x135e93960_0;
    %store/vec4 v0x135e93fb0_0, 0, 1;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_0x135e926e0;
T_187 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e94800_0;
    %load/vec4 v0x135e938c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e94310_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x135e93830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x135e943d0_0;
    %assign/vec4 v0x135e94310_0, 0;
    %jmp T_187.3;
T_187.2 ;
    %load/vec4 v0x135e93f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %load/vec4 v0x135e94310_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e94310_0, 0;
T_187.4 ;
T_187.3 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x135e926e0;
T_188 ;
    %wait E_0x135e92ed0;
    %load/vec4 v0x135e93960_0;
    %store/vec4 v0x135e93830_0, 0, 1;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x135e926e0;
T_189 ;
    %wait E_0x135e92e90;
    %load/vec4 v0x135e94a00_0;
    %store/vec4 v0x135e93f20_0, 0, 1;
    %jmp T_189;
    .thread T_189, $push;
    .scope S_0x135e926e0;
T_190 ;
    %wait E_0x135e92e10;
    %load/vec4 v0x135e94580_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %load/vec4 v0x135e94770_0;
    %load/vec4 v0x135e94460_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x135e94770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135e94460_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x135e944f0_0, 0, 6;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x135e926e0;
T_191 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e94800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e94ab0_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x135e94a00_0;
    %assign/vec4 v0x135e94ab0_0, 0;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x135e926e0;
T_192 ;
    %wait E_0x135e92dc0;
    %load/vec4 v0x135e94a00_0;
    %load/vec4 v0x135e94ab0_0;
    %inv;
    %and;
    %store/vec4 v0x135e94b40_0, 0, 1;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_0x135e926e0;
T_193 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e94800_0;
    %load/vec4 v0x135e93b80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e948b0_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x135e94170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x135e948b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x135e948b0_0, 0;
T_193.2 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x135e926e0;
T_194 ;
    %wait E_0x135e92d50;
    %load/vec4 v0x135e948b0_0;
    %load/vec4 v0x135e94950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135e94170_0;
    %and;
    %store/vec4 v0x135e93b80_0, 0, 1;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_0x135e926e0;
T_195 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e94800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e93e00_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x135e93ad0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e93e00_0, 0;
T_195.2 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x135e962c0;
T_196 ;
    %wait E_0x135e96680;
    %load/vec4 v0x135e966d0_0;
    %pad/u 16;
    %load/vec4 v0x135e96790_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e96830_0, 0, 16;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x135e968d0;
T_197 ;
    %wait E_0x135e96cc0;
    %load/vec4 v0x135e96d10_0;
    %pad/u 16;
    %load/vec4 v0x135e96dd0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e96e70_0, 0, 16;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x135e96f10;
T_198 ;
    %wait E_0x135e972e0;
    %load/vec4 v0x135e97340_0;
    %pad/u 16;
    %load/vec4 v0x135e97400_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x135e974a0_0, 0, 16;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0x135e98780;
T_199 ;
    %wait E_0x135e98bd0;
    %load/vec4 v0x135e98d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_199.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_199.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_199.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_199.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_199.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_199.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_199.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_199.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_199.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_199.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_199.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_199.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_199.12, 6;
    %jmp T_199.13;
T_199.0 ;
    %load/vec4 v0x135e98c30_0;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.1 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.2 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.3 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.4 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.5 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.6 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.7 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.8 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.9 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.10 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.11 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.12 ;
    %load/vec4 v0x135e98c30_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x135e98cf0_0, 0, 20;
    %jmp T_199.13;
T_199.13 ;
    %pop/vec4 1;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x135e956f0;
T_200 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e95f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x135e95cd0_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x135e96110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %load/vec4 v0x135e95ba0_0;
    %assign/vec4 v0x135e95cd0_0, 0;
T_200.2 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_0x135e956f0;
T_201 ;
    %wait E_0x135e95ab0;
    %load/vec4 v0x135e95ba0_0;
    %load/vec4 v0x135e95cd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_201.0, 8;
    %load/vec4 v0x135e95cd0_0;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x135e95ba0_0;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %assign/vec4 v0x135e95e30_0, 0;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x135e956f0;
T_202 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e95f50_0;
    %load/vec4 v0x135e95d60_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e95ff0_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x135e96110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.2, 8;
    %load/vec4 v0x135e95ff0_0;
    %inv;
    %assign/vec4 v0x135e95ff0_0, 0;
T_202.2 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x135e956f0;
T_203 ;
    %wait E_0x135e95a50;
    %load/vec4 v0x135e95ff0_0;
    %load/vec4 v0x135e96110_0;
    %and;
    %assign/vec4 v0x135e95ec0_0, 0;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x135e956f0;
T_204 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e95f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x135e95c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e961b0_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v0x135e95d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.2, 8;
    %load/vec4 v0x135e95e30_0;
    %jmp/1 T_204.3, 8;
T_204.2 ; End of true expr.
    %load/vec4 v0x135e95ba0_0;
    %jmp/0 T_204.3, 8;
 ; End of false expr.
    %blend;
T_204.3;
    %assign/vec4 v0x135e95c40_0, 0;
    %load/vec4 v0x135e95d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.4, 8;
    %load/vec4 v0x135e95ec0_0;
    %jmp/1 T_204.5, 8;
T_204.4 ; End of true expr.
    %load/vec4 v0x135e96110_0;
    %jmp/0 T_204.5, 8;
 ; End of false expr.
    %blend;
T_204.5;
    %assign/vec4 v0x135e961b0_0, 0;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x135e981c0;
T_205 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e985e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e98540_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0x135e98540_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x135e986f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e98540_0, 0;
T_205.1 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x135e97b30;
T_206 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e980a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x135e98010_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %load/vec4 v0x135e98010_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x135e98130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e98010_0, 0;
T_206.1 ;
    %jmp T_206;
    .thread T_206;
    .scope S_0x135e97540;
T_207 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e979e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x135e97940_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v0x135e97940_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x135e97a70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x135e97940_0, 0;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_0x135e94e10;
T_208 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e99df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e99b10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e99c30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x135e99d50_0, 0;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v0x135e996b0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x135e99950_0;
    %and;
    %assign/vec4 v0x135e99b10_0, 0;
    %load/vec4 v0x135e996b0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x135e99ba0_0;
    %and;
    %assign/vec4 v0x135e99c30_0, 0;
    %load/vec4 v0x135e996b0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x135e99cc0_0;
    %and;
    %assign/vec4 v0x135e99d50_0, 0;
T_208.1 ;
    %jmp T_208;
    .thread T_208;
    .scope S_0x135e94e10;
T_209 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e99df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x135e998a0_0, 0;
    %jmp T_209.1;
T_209.0 ;
    %load/vec4 v0x135e99810_0;
    %load/vec4 v0x135e99b10_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e99b10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x135e99c30_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e99c30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x135e99d50_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x135e99d50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x135e998a0_0, 0;
T_209.1 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0x135e94e10;
T_210 ;
    %wait E_0x135e95690;
    %load/vec4 v0x135e993f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0x135e998a0_0;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0x135e99810_0, 0, 21;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x135e94e10;
T_211 ;
    %wait E_0x135e95640;
    %load/vec4 v0x135e998a0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x135e99760_0, 0, 20;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x135e94e10;
T_212 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e99df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e98f90_0, 0;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v0x135e998a0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x135e998a0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x135e9a240_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e98f90_0, 0;
T_212.2 ;
T_212.1 ;
    %jmp T_212;
    .thread T_212;
    .scope S_0x135e94e10;
T_213 ;
    %wait E_0x135e955f0;
    %load/vec4 v0x135e99360_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x135e9a240_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x135e993f0_0, 0, 1;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x135e90900;
T_214 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e91170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.0, 8;
    %load/vec4 v0x135e90ec0_0;
    %load/vec4 v0x135e90d90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e910d0, 0, 4;
T_214.0 ;
    %load/vec4 v0x135e90d90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e910d0, 4;
    %assign/vec4 v0x135e90f50_0, 0;
    %load/vec4 v0x135e90ce0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e910d0, 4;
    %assign/vec4 v0x135e91020_0, 0;
    %jmp T_214;
    .thread T_214;
    .scope S_0x135e912c0;
T_215 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e91b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.0, 8;
    %load/vec4 v0x135e918d0_0;
    %load/vec4 v0x135e917a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e91ac0, 0, 4;
T_215.0 ;
    %load/vec4 v0x135e917a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e91ac0, 4;
    %assign/vec4 v0x135e91960_0, 0;
    %load/vec4 v0x135e916f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e91ac0, 4;
    %assign/vec4 v0x135e91a10_0, 0;
    %jmp T_215;
    .thread T_215;
    .scope S_0x135e9b610;
T_216 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e9be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.0, 8;
    %load/vec4 v0x135e9bbe0_0;
    %load/vec4 v0x135e9bab0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e9bdd0, 0, 4;
T_216.0 ;
    %load/vec4 v0x135e9bab0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e9bdd0, 4;
    %assign/vec4 v0x135e9bc70_0, 0;
    %load/vec4 v0x135e9ba00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x135e9bdd0, 4;
    %assign/vec4 v0x135e9bd20_0, 0;
    %jmp T_216;
    .thread T_216;
    .scope S_0x135e8da60;
T_217 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e9e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e9e5b0_0, 0;
    %jmp T_217.1;
T_217.0 ;
    %load/vec4 v0x135e9ee50_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_217.2, 4;
    %load/vec4 v0x135e9de20_0;
    %assign/vec4 v0x135e9e5b0_0, 0;
    %jmp T_217.3;
T_217.2 ;
    %load/vec4 v0x135e9ee50_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_217.4, 4;
    %load/vec4 v0x135e9df00_0;
    %pad/u 32;
    %assign/vec4 v0x135e9e5b0_0, 0;
T_217.4 ;
T_217.3 ;
T_217.1 ;
    %jmp T_217;
    .thread T_217;
    .scope S_0x135e8da60;
T_218 ;
    %wait E_0x135e8ed30;
    %load/vec4 v0x135e9e6f0_0;
    %load/vec4 v0x135e9e650_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135e9e650_0, 0;
    %jmp T_218.1;
T_218.0 ;
    %load/vec4 v0x135e9d720_0;
    %load/vec4 v0x135e9e650_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135e9e650_0, 0;
T_218.2 ;
T_218.1 ;
    %jmp T_218;
    .thread T_218;
    .scope S_0x135e57f30;
T_219 ;
    %wait E_0x135e58630;
    %load/vec4 v0x135e9fcc0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x135e9f6c0_0, 0;
    %jmp T_219;
    .thread T_219;
    .scope S_0x135e57f30;
T_220 ;
    %wait E_0x135e585f0;
    %load/vec4 v0x135e9f6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_220.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_220.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_220.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_220.3, 6;
    %jmp T_220.4;
T_220.0 ;
    %load/vec4 v0x135ea0000_0;
    %store/vec4 v0x135e9ff70_0, 0, 32;
    %jmp T_220.4;
T_220.1 ;
    %load/vec4 v0x135ea0090_0;
    %store/vec4 v0x135e9ff70_0, 0, 32;
    %jmp T_220.4;
T_220.2 ;
    %load/vec4 v0x135ea0120_0;
    %store/vec4 v0x135e9ff70_0, 0, 32;
    %jmp T_220.4;
T_220.3 ;
    %load/vec4 v0x135ea02b0_0;
    %store/vec4 v0x135e9ff70_0, 0, 32;
    %jmp T_220.4;
T_220.4 ;
    %pop/vec4 1;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x135f11a10;
T_221 ;
    %wait E_0x135e43250;
    %load/vec4 v0x135ea1120_0;
    %store/vec4 v0x135ea2340_0, 0, 1;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x135f11a10;
T_222 ;
    %wait E_0x135e33c50;
    %load/vec4 v0x135ea1e50_0;
    %store/vec4 v0x135ea23d0_0, 0, 1;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x135f11a10;
T_223 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea1120_0, 0, 1;
T_223.0 ;
    %delay 5, 0;
    %load/vec4 v0x135ea1120_0;
    %inv;
    %store/vec4 v0x135ea1120_0, 0, 1;
    %jmp T_223.0;
    %end;
    .thread T_223;
    .scope S_0x135f11a10;
T_224 ;
    %delay 1, 0;
    %load/vec4 v0x135ea11d0_0;
    %inv;
    %store/vec4 v0x135ea11d0_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0x135f11a10;
T_225 ;
    %vpi_call 3 145 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 3 146 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x135f11a10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea2340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea1d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea29e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135ea2750_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea2610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea24f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea1e50_0, 0, 1;
    %vpi_call 3 158 "$readmemh", "../../../../riscv-design/pipeline/set-instructions/corrected-test-22.hex", v0x135e4dd40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea11d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea20c0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea20c0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
T_225.0 ;
    %load/vec4 v0x135ea1540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_225.1, 5;
    %vpi_call 3 172 "$display", "INSTRUCTION MEMORY[%2d] = %8b", v0x135ea1540_0, &A<v0x135e4dd40, v0x135ea1540_0 > {0 0 0};
    %load/vec4 v0x135ea1540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
    %jmp T_225.0;
T_225.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
T_225.2 ;
    %load/vec4 v0x135ea1540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_225.3, 5;
    %vpi_call 3 177 "$display", "DATA MEMORY[%2d] = %8b", v0x135ea1540_0, &A<v0x135e46860, v0x135ea1540_0 > {0 0 0};
    %load/vec4 v0x135ea1540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
    %jmp T_225.2;
T_225.3 ;
    %pushi/vec4 2, 0, 32;
T_225.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.5, 5;
    %jmp/1 T_225.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x135e0cfe0;
    %jmp T_225.4;
T_225.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea1e50_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_225.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.7, 5;
    %jmp/1 T_225.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x135e0cfe0;
    %jmp T_225.6;
T_225.7 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ea1e50_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_225.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.9, 5;
    %jmp/1 T_225.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x135e0cfe0;
    %jmp T_225.8;
T_225.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e126e0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x135e12570;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x135ea2190_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ea14b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x135ea1670_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1830_0, 0, 32;
    %load/vec4 v0x135ea2190_0;
T_225.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.11, 5;
    %jmp/1 T_225.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x135ea14b0_0;
    %store/vec4 v0x135e578e0_0, 0, 1;
    %load/vec4 v0x135ea1670_0;
    %pad/u 40;
    %store/vec4 v0x135e577c0_0, 0, 40;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x135e57600;
    %join;
    %load/vec4 v0x135ea1670_0;
    %addi 1, 0, 8;
    %store/vec4 v0x135ea1670_0, 0, 8;
    %load/vec4 v0x135ea1830_0;
    %pad/s 8;
    %store/vec4 v0x135ea0de0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x135ea0c20;
    %join;
    %load/vec4 v0x135ea1830_0;
    %pad/s 8;
    %store/vec4 v0x135ea1060_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x135ea0ea0;
    %join;
    %vpi_call 3 208 "$display", "-------- iteration %0d ----------", v0x135ea1830_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x135e2c810;
    %join;
    %load/vec4 v0x135ea1830_0;
    %pad/s 8;
    %store/vec4 v0x135e23e70_0, 0, 8;
    %load/vec4 v0x135ea1970_0;
    %subi 1, 0, 3;
    %store/vec4 v0x135e23f90_0, 0, 3;
    %load/vec4 v0x135ea1370_0;
    %subi 1, 0, 8;
    %store/vec4 v0x135e23d50_0, 0, 8;
    %load/vec4 v0x135ea1ac0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x135e17d90_0, 0, 3;
    %load/vec4 v0x135ea22b0_0;
    %store/vec4 v0x135e17fd0_0, 0, 8;
    %load/vec4 v0x135ea18d0_0;
    %store/vec4 v0x135e23f00_0, 0, 1;
    %load/vec4 v0x135ea1f70_0;
    %subi 1, 0, 8;
    %store/vec4 v0x135e17eb0_0, 0, 8;
    %load/vec4 v0x135ea2220_0;
    %store/vec4 v0x135e17f40_0, 0, 4;
    %load/vec4 v0x135ea1420_0;
    %store/vec4 v0x135e23de0_0, 0, 1;
    %load/vec4 v0x135ea1cc0_0;
    %store/vec4 v0x135e17e20_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x135e26c90;
    %join;
    %load/vec4 v0x135ea1830_0;
    %pad/s 8;
    %store/vec4 v0x135e57c50_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x135e57970;
    %join;
    %pushi/vec4 10, 0, 32;
T_225.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.13, 5;
    %jmp/1 T_225.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x135e0cfe0;
    %jmp T_225.12;
T_225.13 ;
    %pop/vec4 1;
    %load/vec4 v0x135ea1830_0;
    %pad/s 8;
    %store/vec4 v0x135e57ea0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x135e57ce0;
    %join;
    %pushi/vec4 10, 0, 32;
T_225.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.15, 5;
    %jmp/1 T_225.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x135e0cfe0;
    %jmp T_225.14;
T_225.15 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x135e26b20;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x135ea1830_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135ea0ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea0b70_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135ea08f0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x135ea1830_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135ea0ab0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x135ea0b70_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135ea08f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
T_225.16 ;
    %load/vec4 v0x135ea1540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_225.17, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x135ea1540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ea2020, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x135ea1540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ea1ee0, 0, 4;
    %load/vec4 v0x135ea1540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135ea1540_0, 0, 32;
    %jmp T_225.16;
T_225.17 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x135ea1830_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x135ea0ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135ea0b70_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x135ea08f0;
    %join;
    %jmp T_225.10;
T_225.11 ;
    %pop/vec4 1;
    %vpi_call 3 231 "$display", "------------------------STATUS: Simulation complete-------------------------" {0 0 0};
    %vpi_call 3 233 "$finish" {0 0 0};
    %end;
    .thread T_225;
# The file index is used to find the file name in the following table.
:file_names 35;
    "N/A";
    "<interactive>";
    "../../../../riscv-design/pipeline/registerfile.v";
    "tb_ren_conv_top_wrapper_with_riscv.v";
    "../../../../riscv-design/pipeline/riscv.v";
    "../../../../riscv-design/pipeline/adder.v";
    "../../../../riscv-design/pipeline/alu.v";
    "../../../../riscv-design/pipeline/alucontrol.v";
    "../../../../riscv-design/pipeline/datamemory.v";
    "../../../../riscv-design/pipeline/exmemreg.v";
    "../../../../riscv-design/pipeline/mux3_1.v";
    "../../../../riscv-design/pipeline/forwardingunit.v";
    "../../../../riscv-design/pipeline/hazarddetectionunit.v";
    "../../../../riscv-design/pipeline/idexreg.v";
    "../../../../riscv-design/pipeline/ifidreg.v";
    "../../../../riscv-design/pipeline/immediategen.v";
    "../../../../riscv-design/pipeline/instructionmemory.v";
    "../../../../riscv-design/pipeline/maincontrol.v";
    "../../../../riscv-design/pipeline/mux2_1.v";
    "../../../../riscv-design/pipeline/mux2_1b.v";
    "../../../../riscv-design/pipeline/pc.v";
    "../../../../riscv-design/pipeline/registerfilenew.v";
    "../../../../riscv-design/pipeline/memwbreg.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
