+-----------------+----------+-----------+-----+---------------------------------+---------------+
|       Port Name | Instance | Port bits | Dir |                     Remote port | Documentation |
+=================+==========+===========+=====+=================================+===============+
|                 |     0-15 |           |   > |                            GPIO |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|   ACLR_FIFOCTRL |          |           |   < | HMC:PHYDDIODQSLOGICACLRFIFOCTRL |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|   ACLR_PSTAMBLE |          |           |   < | HMC:PHYDDIODQSLOGICACLRPSTAMBLE |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|   DELAY_CTRL_IN |      1-2 |       0-6 |   < |              DLL:DELAY_CTRL_OUT |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|    DQS_2X_CLK_X |          |           |   < |                  LVL:LDC_CLKOUT |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|       DQS_CLK_X |          |       0-3 |   < |                  LVL:LDC_CLKOUT |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|  DQS_UPDATE_ENA |      1-2 |           |   < |                  DLL:DQS_UPDATE |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|        DQ_CLK_X |          |           |   < |                  LVL:LDC_CLKOUT |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
| FIFO_CORE_RESET |          |           |   < |    HMC:PHYDDIODQSLOGICFIFORESET |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|      INCR_VFIFO |          |       0-1 |   < |     HMC:PHYDDIODQSLOGICINCWRPTR |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|            NOCT |          |       0-1 |   < |          HMC:PHYDDIODQSLOGICOCT |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|      NPOSTAMBLE |          |       0-1 |   < |       HMC:PHYDDIODQSLOGICDQSENA |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|        RDATA_EN |          |       0-1 |   < |   HMC:PHYDDIODQSLOGICINCRDATAEN |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|     RDATA_VALID |          |           |   > |   HMC:DDIOPHYDQSLOGICRDATAVALID |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|      RD_LATENCY |          |       0-4 |   < |  HMC:PHYDDIODQSLOGICREADLATENCY |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
|    SEQ_HR_CLK_X |          |           |   < |                  LVL:LDC_CLKOUT |          TODO |
+-----------------+----------+-----------+-----+---------------------------------+---------------+
