git clone --depth 1 --no-tags https://github.com/cristiancristescu5/AMD_SummerPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664842488
git clone --depth 1 --no-tags https://github.com/rudra-101/PWM-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665209319
git clone --depth 1 --no-tags https://github.com/ianerik6/Alvarado10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665143041
git clone --depth 1 --no-tags https://github.com/Kiran-MVS/microprocessor0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669992388
git clone --depth 1 --no-tags https://github.com/kingsider/Systems_Engineering_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670210112
git clone --depth 1 --no-tags https://github.com/gunavant-s/4X1_Demux_Day-005.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669951244
git clone --depth 1 --no-tags https://github.com/naveen221001/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669818278
git clone --depth 1 --no-tags https://github.com/theokemoun/DES_encryption_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670696684
git clone --depth 1 --no-tags https://github.com/pratikyabaji/UART-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669030272
git clone --depth 1 --no-tags https://github.com/OrsuVenkataKrishnaiah1235/Router1-3-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670972678
git clone --depth 1 --no-tags https://github.com/sayoojkj/ALU_basic_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667347393
git clone --depth 1 --no-tags https://github.com/srinu6707/intelunnati_masters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666343308
git clone --depth 1 --no-tags https://github.com/Lawrence-lugs/os_tools_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666347455
git clone --depth 1 --no-tags https://github.com/SaiLLV/16-Bit-Microprocessor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666514445
git clone --depth 1 --no-tags https://github.com/Shirrrning/noc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666470280
git clone --depth 1 --no-tags https://github.com/Alexis505/mips_segmentado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667163721
git clone --depth 1 --no-tags https://github.com/cbvarr01/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666871628
git clone --depth 1 --no-tags https://github.com/Aakulmalhotra/4x1-mux-using-2x1-mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666986717
git clone --depth 1 --no-tags https://github.com/soudhu/Clock-with-alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667825509
git clone --depth 1 --no-tags https://github.com/PrecureKamiyu/shit-on-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667756872
git clone --depth 1 --no-tags https://github.com/Pouria-Nazemi/GrayToBCD-Converter-verilog-and-proteus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664607163
git clone --depth 1 --no-tags https://github.com/professorhu/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664547168
git clone --depth 1 --no-tags https://github.com/ShaliniBairy8/intelunnati_BrightReds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666298463
git clone --depth 1 --no-tags https://github.com/R7A2J8A7N/division_algoritm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666720517
git clone --depth 1 --no-tags https://github.com/Ben-McDaniel/VIP-GATE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667565226
git clone --depth 1 --no-tags https://github.com/phuongndbk98/analog_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666926653
git clone --depth 1 --no-tags https://github.com/darshan-kr/100bit_2_to_1_MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668382874
git clone --depth 1 --no-tags https://github.com/ArturHugo/cnn_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668067816
git clone --depth 1 --no-tags https://github.com/Alexis505/MIPS_monociclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667150448
git clone --depth 1 --no-tags https://github.com/shinkuan/ICC2012_B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666344037
git clone --depth 1 --no-tags https://github.com/Rahul3-Sai/intelunnati_Eagles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665601440
git clone --depth 1 --no-tags https://github.com/MohamedKhaledMohamedAli/UART-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665632192
git clone --depth 1 --no-tags https://github.com/chibaf/blink.fpga.9k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666567701
git clone --depth 1 --no-tags https://github.com/vishnushan21/intelunnati_Sigmamales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666443882
git clone --depth 1 --no-tags https://github.com/FerdousMd/AIUB_ESAB_DV_WS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667177797
git clone --depth 1 --no-tags https://github.com/sanskar0708/SPI_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668167921
git clone --depth 1 --no-tags https://github.com/Yash070707/Traffic-Light-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668126903
git clone --depth 1 --no-tags https://github.com/rudra-101/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669466237
git clone --depth 1 --no-tags https://github.com/sina-mokhtari/verilog-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669865769
git clone --depth 1 --no-tags https://github.com/algofoogle/tt04-solo-squash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669377773
git clone --depth 1 --no-tags https://github.com/himanshu6956/8-bit-vedic-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667891707
git clone --depth 1 --no-tags https://github.com/dygks254/verilog_exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667764253
git clone --depth 1 --no-tags https://github.com/soudhu/N-bit-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667864588
git clone --depth 1 --no-tags https://github.com/udayapeddirajub/FIFO_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668406784
git clone --depth 1 --no-tags https://github.com/1fahadaloufi/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668483275
git clone --depth 1 --no-tags https://github.com/uisha/hdl-project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670427316
git clone --depth 1 --no-tags https://github.com/Avvienash/Finite-State-Machine-and-Counter-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670191504
git clone --depth 1 --no-tags https://github.com/Fangzzxx/ICHIP-PS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670298261
git clone --depth 1 --no-tags https://github.com/akshitanitr/Hexadecimal-Keypad-Scanner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665056346
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/PCI-bus-Arbiter-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665114216
git clone --depth 1 --no-tags https://github.com/ultra205/lemonlite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665375421
git clone --depth 1 --no-tags https://github.com/saiarunpravinrr/AHB2APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665844022
git clone --depth 1 --no-tags https://github.com/PariyaPl/TrafficLightSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665889476
git clone --depth 1 --no-tags https://github.com/ianerik6/ADAPTADOR1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666098616
git clone --depth 1 --no-tags https://github.com/blazekd/simple-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666147939
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Prime-Number-Detector-Day-091-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664319962
git clone --depth 1 --no-tags https://github.com/bhumikapc/Verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664701800
git clone --depth 1 --no-tags https://github.com/Omarchaban/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665414918
git clone --depth 1 --no-tags https://github.com/GitHub-lancel/AESTIScheme.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666996227
git clone --depth 1 --no-tags https://github.com/Rashs94/ASIC_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667085314
git clone --depth 1 --no-tags https://github.com/Rishi-T/Pipelined_MIPS32_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666931580
git clone --depth 1 --no-tags https://github.com/nicedayd/demoa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664130055
git clone --depth 1 --no-tags https://github.com/PredatorCoder007/UART-implementation-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667599733
git clone --depth 1 --no-tags https://github.com/Wei-Cheng881221/NTU_CVSD_2023_Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670999579
git clone --depth 1 --no-tags https://github.com/ChandraLekha559/ASIC-for-Image-Compression-using-2D-DWT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671167824
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayman27/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668758729
git clone --depth 1 --no-tags https://github.com/PrecureKamiyu/shit-on-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668733656
git clone --depth 1 --no-tags https://github.com/Glinary/Structural-Modeling-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668797687
git clone --depth 1 --no-tags https://github.com/gunavant-s/Full_Adder_Day-002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668963045
git clone --depth 1 --no-tags https://github.com/manishpundir2207/64-bit-Modified-Booth-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670757355
git clone --depth 1 --no-tags https://github.com/Hoponga/arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671200701
git clone --depth 1 --no-tags https://github.com/serega-drakon/MCST_Lab_DSP_GPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671175991
git clone --depth 1 --no-tags https://github.com/phoeniX-Digital-Design/phoeniX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677643796
git clone --depth 1 --no-tags https://github.com/algofoogle/raybox-zero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676059736
git clone --depth 1 --no-tags https://github.com/fangyzh26/AHB_SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676538705
git clone --depth 1 --no-tags https://github.com/v9938/MSX4SlotExpander.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674333727
git clone --depth 1 --no-tags https://github.com/ciniml/seccamp_riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675202977
git clone --depth 1 --no-tags https://github.com/gl9544/vit_transformer_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676935455
git clone --depth 1 --no-tags https://github.com/JiunJung/GEMM_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671758120
git clone --depth 1 --no-tags https://github.com/olofk/qerv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677392738
git clone --depth 1 --no-tags https://github.com/fangyzh26/APB_SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676537111
git clone --depth 1 --no-tags https://github.com/arsalanjabbari/RISCV-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677516019
git clone --depth 1 --no-tags https://github.com/arsalanjabbari/MIPS-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677514886
git clone --depth 1 --no-tags https://github.com/VladimirMeshcheriakov/Le-FauxrjePGA-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677797150
git clone --depth 1 --no-tags https://github.com/meeeeet/RTL-to-GDS-Implementation-of-SerDes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674606511
git clone --depth 1 --no-tags https://github.com/Biggestapple/2023-H-Signal_Separator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675552384
git clone --depth 1 --no-tags https://github.com/OmarMongy/Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672378185
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/tinyCLUNX33.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676234459
git clone --depth 1 --no-tags https://github.com/koushikkalyani/FPGASpeaks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675051029
git clone --depth 1 --no-tags https://github.com/OmarMongy/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672181201
git clone --depth 1 --no-tags https://github.com/afterGlow4ever/cm3_ahbmtx_mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675217686
git clone --depth 1 --no-tags https://github.com/jongsh/2022-BUAA-CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673622032
git clone --depth 1 --no-tags https://github.com/zxtres/zxspectrum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672558158
git clone --depth 1 --no-tags https://github.com/HiggsBose/RiscV_CPU_with_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676069021
git clone --depth 1 --no-tags https://github.com/Shahiraosama/Electronic_Locker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675439968
git clone --depth 1 --no-tags https://github.com/HocLee/RISCV-with-branch-prediction-single-precision-FPU-and-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/676116876
