#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jul 30 15:37:36 2022
# Process ID: 2076
# Current directory: C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11972 C:\Git\SENG440_DCT\Hardware\Vivado Projects\test_multiplier_adder\test_multiplier_adder.xpr
# Log file: C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/vivado.log
# Journal file: C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder\vivado.jou
# Running On: DESKTOP-V98EE8P, OS: Windows, CPU Frequency: 4200 MHz, CPU Physical cores: 4, Host memory: 17135 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Git/SENG440_DCT/Hardware/test_multiplier_adder' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.gen/sources_1', nor could it be found using path 'C:/Git/SENG440_DCT/Hardware/test_multiplier_adder/test_multiplier_adder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.723 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'mult_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1833.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.srcs/constrs_1/new/butterfly.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock '100_MHz_Clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.srcs/constrs_1/new/butterfly.xdc:1]
Finished Parsing XDC File [C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.srcs/constrs_1/new/butterfly.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2067.027 ; gain = 446.305
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim/mult_testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim/mult_testbench_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim/mult_testbench_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim/mult_testbench_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'mult_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj mult_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim/mult_testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj mult_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.srcs/sim_1/new/adder_multiplier_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot mult_testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.mult_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot mult_testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.mult_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "mult_testbench_time_synth.sdf", for root module "mult_testbench/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "mult_testbench_time_synth.sdf", for root module "mult_testbench/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.mult
Compiling architecture behavioral of entity xil_defaultlib.mult_testbench
Built simulation snapshot mult_testbench_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Git/SENG440_DCT/Hardware/Vivado Projects/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mult_testbench_time_synth -key {Post-Synthesis:sim_1:Timing:mult_testbench} -tclbatch {mult_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source mult_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mult_testbench_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2550.969 ; gain = 930.246
save_wave_config {C:/Git/SENG440_DCT/Hardware/Simulations/adder_sim.wcfg}
add_files -fileset sim_1 -norecurse C:/Git/SENG440_DCT/Hardware/Simulations/adder_sim.wcfg
set_property xsim.view C:/Git/SENG440_DCT/Hardware/Simulations/adder_sim.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 30 15:45:56 2022...
