{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733125029656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733125029657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 00:37:09 2024 " "Processing started: Mon Dec  2 00:37:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733125029657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125029657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_Test -c ADC_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_Test -c ADC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125029657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733125030215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733125030215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pll-SYN " "Found design unit 1: my_pll-SYN" {  } { { "my_PLL.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125037881 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_PLL " "Found entity 1: my_PLL" {  } { { "my_PLL.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125037881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125037881 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adc_test.vhd 2 1 " "Using design file adc_test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Test-behavioral " "Found design unit 1: ADC_Test-behavioral" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125038501 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Test " "Found entity 1: ADC_Test" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125038501 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733125038501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_Test " "Elaborating entity \"ADC_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733125038503 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 adc_test.vhd(39) " "VHDL Signal Declaration warning at adc_test.vhd(39): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733125038505 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "help adc_test.vhd(83) " "VHDL Signal Declaration warning at adc_test.vhd(83): used explicit default value for signal \"help\" because signal was never assigned a value" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733125038505 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "command_valid adc_test.vhd(120) " "VHDL Signal Declaration warning at adc_test.vhd(120): used explicit default value for signal \"command_valid\" because signal was never assigned a value" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 120 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733125038505 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "command_startofpacket adc_test.vhd(122) " "VHDL Signal Declaration warning at adc_test.vhd(122): used explicit default value for signal \"command_startofpacket\" because signal was never assigned a value" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 122 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733125038505 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "command_endofpacket adc_test.vhd(123) " "VHDL Signal Declaration warning at adc_test.vhd(123): used explicit default value for signal \"command_endofpacket\" because signal was never assigned a value" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733125038505 "|ADC_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_ready adc_test.vhd(124) " "Verilog HDL or VHDL warning at adc_test.vhd(124): object \"command_ready\" assigned a value but never read" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733125038505 "|ADC_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_channel adc_test.vhd(128) " "Verilog HDL or VHDL warning at adc_test.vhd(128): object \"response_channel\" assigned a value but never read" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733125038505 "|ADC_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_startofpacket adc_test.vhd(130) " "Verilog HDL or VHDL warning at adc_test.vhd(130): object \"response_startofpacket\" assigned a value but never read" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733125038505 "|ADC_Test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_endofpacket adc_test.vhd(131) " "Verilog HDL or VHDL warning at adc_test.vhd(131): object \"response_endofpacket\" assigned a value but never read" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733125038505 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_HS adc_test.vhd(319) " "VHDL Process Statement warning at adc_test.vhd(319): signal \"current_VGA_HS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038507 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_VS adc_test.vhd(320) " "VHDL Process Statement warning at adc_test.vhd(320): signal \"current_VGA_VS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038507 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display_0 adc_test.vhd(393) " "VHDL Process Statement warning at adc_test.vhd(393): signal \"display_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038507 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display_1 adc_test.vhd(399) " "VHDL Process Statement warning at adc_test.vhd(399): signal \"display_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_HS adc_test.vhd(438) " "VHDL Process Statement warning at adc_test.vhd(438): signal \"current_VGA_HS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_R adc_test.vhd(456) " "VHDL Process Statement warning at adc_test.vhd(456): signal \"current_VGA_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_G adc_test.vhd(457) " "VHDL Process Statement warning at adc_test.vhd(457): signal \"current_VGA_G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_B adc_test.vhd(458) " "VHDL Process Statement warning at adc_test.vhd(458): signal \"current_VGA_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_HS adc_test.vhd(459) " "VHDL Process Statement warning at adc_test.vhd(459): signal \"current_VGA_HS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_VS adc_test.vhd(460) " "VHDL Process Statement warning at adc_test.vhd(460): signal \"current_VGA_VS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_R adc_test.vhd(478) " "VHDL Process Statement warning at adc_test.vhd(478): signal \"current_VGA_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_G adc_test.vhd(479) " "VHDL Process Statement warning at adc_test.vhd(479): signal \"current_VGA_G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_B adc_test.vhd(480) " "VHDL Process Statement warning at adc_test.vhd(480): signal \"current_VGA_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038508 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_HS adc_test.vhd(481) " "VHDL Process Statement warning at adc_test.vhd(481): signal \"current_VGA_HS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_VS adc_test.vhd(482) " "VHDL Process Statement warning at adc_test.vhd(482): signal \"current_VGA_VS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_R adc_test.vhd(490) " "VHDL Process Statement warning at adc_test.vhd(490): signal \"current_VGA_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_G adc_test.vhd(491) " "VHDL Process Statement warning at adc_test.vhd(491): signal \"current_VGA_G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_B adc_test.vhd(492) " "VHDL Process Statement warning at adc_test.vhd(492): signal \"current_VGA_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_HS adc_test.vhd(493) " "VHDL Process Statement warning at adc_test.vhd(493): signal \"current_VGA_HS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_VGA_VS adc_test.vhd(494) " "VHDL Process Statement warning at adc_test.vhd(494): signal \"current_VGA_VS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_VGA_R adc_test.vhd(241) " "VHDL Process Statement warning at adc_test.vhd(241): inferring latch(es) for signal or variable \"next_VGA_R\", which holds its previous value in one or more paths through the process" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_VGA_G adc_test.vhd(241) " "VHDL Process Statement warning at adc_test.vhd(241): inferring latch(es) for signal or variable \"next_VGA_G\", which holds its previous value in one or more paths through the process" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_VGA_B adc_test.vhd(241) " "VHDL Process Statement warning at adc_test.vhd(241): inferring latch(es) for signal or variable \"next_VGA_B\", which holds its previous value in one or more paths through the process" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733125038509 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_B\[0\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_B\[0\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038518 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_B\[1\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_B\[1\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038518 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_B\[2\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_B\[2\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038518 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_B\[3\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_B\[3\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038518 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_G\[0\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_G\[0\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038518 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_G\[1\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_G\[1\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038518 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_G\[2\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_G\[2\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038518 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_G\[3\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_G\[3\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038518 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_R\[0\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_R\[0\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038519 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_R\[1\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_R\[1\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038519 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_R\[2\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_R\[2\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038519 "|ADC_Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_VGA_R\[3\] adc_test.vhd(241) " "Inferred latch for \"next_VGA_R\[3\]\" at adc_test.vhd(241)" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038519 "|ADC_Test"}
{ "Warning" "WSGN_SEARCH_FILE" "my_adc.vhd 2 1 " "Using design file my_adc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_ADC-rtl " "Found design unit 1: my_ADC-rtl" {  } { { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125038567 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_ADC " "Found entity 1: my_ADC" {  } { { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125038567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733125038567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ADC my_ADC:u0 " "Elaborating entity \"my_ADC\" for hierarchy \"my_ADC:u0\"" {  } { { "adc_test.vhd" "u0" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038567 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_adc_modular_adc_0.v 1 1 " "Using design file my_adc_modular_adc_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_ADC_modular_adc_0 " "Found entity 1: my_ADC_modular_adc_0" {  } { { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125038601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733125038601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ADC_modular_adc_0 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0 " "Elaborating entity \"my_ADC_modular_adc_0\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\"" {  } { { "my_adc.vhd" "modular_adc_0" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_modular_adc_control.v 1 1 " "Using design file altera_modular_adc_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125038632 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733125038632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "my_adc_modular_adc_0.v" "control_internal" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038632 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733125038697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_modular_adc_control_fsm.v 1 1 " "Using design file altera_modular_adc_control_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125038698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733125038698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038702 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733125038721 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038761 ""}  } { { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733125038761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_modular_adc_control_avrg_fifo.v 1 1 " "Using design file altera_modular_adc_control_avrg_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125038777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733125038777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125038947 ""}  } { { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733125038947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125038986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125038986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125038986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125039022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125039022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125039053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125039053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125039115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125039115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125039174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125039174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125039231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125039231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039231 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Using design file fiftyfivenm_adcblock_top_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125039265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733125039265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039266 ""}
{ "Warning" "WSGN_SEARCH_FILE" "chsel_code_converter_sw_to_hw.v 1 1 " "Using design file chsel_code_converter_sw_to_hw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125039297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733125039297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Using design file fiftyfivenm_adcblock_primitive_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125039329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733125039329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_PLL my_PLL:my_PLL_inst " "Elaborating entity \"my_PLL\" for hierarchy \"my_PLL:my_PLL_inst\"" {  } { { "adc_test.vhd" "my_PLL_inst" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_PLL:my_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_PLL:my_PLL_inst\|altpll:altpll_component\"" {  } { { "my_PLL.vhd" "altpll_component" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_PLL.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_PLL:my_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_PLL:my_PLL_inst\|altpll:altpll_component\"" {  } { { "my_PLL.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_PLL.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_PLL:my_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"my_PLL:my_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125039443 ""}  } { { "my_PLL.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_PLL.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733125039443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_PLL_altpll " "Found entity 1: my_PLL_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/my_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733125039486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125039486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_PLL_altpll my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated " "Elaborating entity \"my_PLL_altpll\" for hierarchy \"my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125039486 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039754 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1733125039754 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1733125039754 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control_fsm.v" 955 0 0 } } { "altera_modular_adc_control.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/altera_modular_adc_control.v" 108 0 0 } } { "my_adc_modular_adc_0.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc_modular_adc_0.v" 92 0 0 } } { "my_adc.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_adc.vhd" 53 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733125039773 "|ADC_Test|my_ADC:u0|my_ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1733125039773 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1733125039773 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1733125040171 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1733125040171 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "next_VGA_R\[1\] next_VGA_R\[0\] " "Duplicate LATCH primitive \"next_VGA_R\[1\]\" merged with LATCH primitive \"next_VGA_R\[0\]\"" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125040173 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "next_VGA_R\[2\] next_VGA_R\[0\] " "Duplicate LATCH primitive \"next_VGA_R\[2\]\" merged with LATCH primitive \"next_VGA_R\[0\]\"" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125040173 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "next_VGA_R\[3\] next_VGA_R\[0\] " "Duplicate LATCH primitive \"next_VGA_R\[3\]\" merged with LATCH primitive \"next_VGA_R\[0\]\"" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125040173 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "next_VGA_G\[1\] next_VGA_R\[0\] " "Duplicate LATCH primitive \"next_VGA_G\[1\]\" merged with LATCH primitive \"next_VGA_R\[0\]\"" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125040173 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "next_VGA_G\[3\] next_VGA_R\[0\] " "Duplicate LATCH primitive \"next_VGA_G\[3\]\" merged with LATCH primitive \"next_VGA_R\[0\]\"" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125040173 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "next_VGA_B\[2\] next_VGA_R\[0\] " "Duplicate LATCH primitive \"next_VGA_B\[2\]\" merged with LATCH primitive \"next_VGA_R\[0\]\"" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1733125040173 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1733125040173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_VGA_R\[0\] " "Latch next_VGA_R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pix_count\[30\] " "Ports D and ENA on the latch are fed by the same signal pix_count\[30\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 204 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733125040173 ""}  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733125040173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 544 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|HEX6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733125040282 "|ADC_Test|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733125040282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733125040344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733125040680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.map.smsg " "Generated suppressed messages file C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125040751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733125040899 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733125040899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733125040984 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733125040984 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1733125040984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733125040984 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1733125040984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733125040984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733125041015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 00:37:21 2024 " "Processing ended: Mon Dec  2 00:37:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733125041015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733125041015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733125041015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733125041015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733125042281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733125042282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 00:37:21 2024 " "Processing started: Mon Dec  2 00:37:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733125042282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733125042282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC_Test -c ADC_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC_Test -c ADC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733125042282 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733125042416 ""}
{ "Info" "0" "" "Project  = ADC_Test" {  } {  } 0 0 "Project  = ADC_Test" 0 0 "Fitter" 0 0 1733125042417 ""}
{ "Info" "0" "" "Revision = ADC_Test" {  } {  } 0 0 "Revision = ADC_Test" 0 0 "Fitter" 0 0 1733125042417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733125042501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733125042502 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_Test 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ADC_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733125042512 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1733125042542 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1733125042543 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1733125042594 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1733125042594 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733125042717 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733125042724 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733125042862 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733125042862 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042865 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042865 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733125042865 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733125042865 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733125042865 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733125042865 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733125042865 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733125042866 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733125042866 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733125042869 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 88 " "No exact pin location assignment(s) for 8 pins of 88 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733125043114 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1733125043676 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733125043676 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733125043676 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1733125043676 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC_Test.SDC " "Reading SDC File: 'ADC_Test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1733125043678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_Test.sdc 9 ADC_CLK_10 port " "Ignored filter at ADC_Test.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1733125043679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADC_Test.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at ADC_Test.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1733125043679 ""}  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1733125043679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_Test.sdc 11 MAX10_CLK2_50 port " "Ignored filter at ADC_Test.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1733125043680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADC_Test.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at ADC_Test.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1733125043680 ""}  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1733125043680 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733125043680 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1733125043680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1733125043680 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.D " "Node: current_state.D was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_VGA_R\[0\] current_state.D " "Latch next_VGA_R\[0\] is being clocked by current_state.D" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733125043682 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1733125043682 "|ADC_Test|current_state.D"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733125043683 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1733125043683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733125043685 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1733125043685 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733125043685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733125043685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733125043685 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733125043685 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733125043685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_0\[0\] " "Destination node display_0\[0\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 526 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_0\[1\] " "Destination node display_0\[1\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 526 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_0\[2\] " "Destination node display_0\[2\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 526 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_0\[3\] " "Destination node display_0\[3\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 526 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pix_count\[0\] " "Destination node pix_count\[0\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pix_count\[1\] " "Destination node pix_count\[1\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pix_count\[2\] " "Destination node pix_count\[2\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pix_count\[3\] " "Destination node pix_count\[3\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lin_count\[0\] " "Destination node lin_count\[0\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lin_count\[1\] " "Destination node lin_count\[1\]" {  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 204 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733125043718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1733125043718 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733125043718 ""}  } { { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733125043718 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733125044130 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733125044130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733125044131 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733125044132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733125044133 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733125044135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733125044135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733125044135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733125044165 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733125044166 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733125044166 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1733125044193 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1733125044193 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733125044193 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 16 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733125044195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733125044195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 25 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733125044195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 38 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733125044195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733125044195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733125044195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 30 30 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733125044195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 19 33 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733125044195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733125044195 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1733125044195 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733125044195 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"my_PLL:my_PLL_inst\|altpll:altpll_component\|my_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/db/my_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "my_PLL.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/my_PLL.vhd" 141 0 0 } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 193 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1733125044256 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733125044303 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733125044303 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733125044303 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733125044304 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733125044310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733125045440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733125045539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733125045563 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733125048502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733125048502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733125049223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733125050652 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733125050652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733125051502 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733125051502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733125051505 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733125051662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733125051674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733125052037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733125052037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733125052680 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733125053489 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733125053755 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 MAX 10 " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733125054239 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733125054239 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX6\[5\] " "Pin HEX6\[5\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HEX6[5] } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1733125054240 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "HEX6\[2\] " "Pin HEX6\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { HEX6[2] } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1733125054240 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "adc_test.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/adc_test.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733125054240 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1733125054240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.fit.smsg " "Generated suppressed messages file C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733125054311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6620 " "Peak virtual memory: 6620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733125054767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 00:37:34 2024 " "Processing ended: Mon Dec  2 00:37:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733125054767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733125054767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733125054767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733125054767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733125055761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733125055761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 00:37:35 2024 " "Processing started: Mon Dec  2 00:37:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733125055761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733125055761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC_Test -c ADC_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC_Test -c ADC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733125055761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733125056124 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733125057345 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733125057461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733125058041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 00:37:38 2024 " "Processing ended: Mon Dec  2 00:37:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733125058041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733125058041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733125058041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733125058041 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733125058722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733125059338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733125059339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 00:37:38 2024 " "Processing started: Mon Dec  2 00:37:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733125059339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733125059339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC_Test -c ADC_Test " "Command: quartus_sta ADC_Test -c ADC_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733125059339 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733125059474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733125059656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733125059656 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733125059688 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1733125059688 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733125059880 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733125059910 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733125059910 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1733125059910 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC_Test.SDC " "Reading SDC File: 'ADC_Test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1733125059911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_Test.sdc 9 ADC_CLK_10 port " "Ignored filter at ADC_Test.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1733125059913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADC_Test.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at ADC_Test.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1733125059914 ""}  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1733125059914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADC_Test.sdc 11 MAX10_CLK2_50 port " "Ignored filter at ADC_Test.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1733125059914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADC_Test.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at ADC_Test.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1733125059914 ""}  } { { "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Paddle_Test/ADC_Test.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1733125059914 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1733125059915 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733125059915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1733125059915 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.D " "Node: current_state.D was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_VGA_R\[0\] current_state.D " "Latch next_VGA_R\[0\] is being clocked by current_state.D" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733125059920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733125059920 "|ADC_Test|current_state.D"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733125059921 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733125059921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733125059922 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733125059923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733125059987 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733125059995 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733125059999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -882.206 " "Worst-case setup slack is -882.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -882.206           -8820.948 MAX10_CLK1_50  " " -882.206           -8820.948 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399              -7.135 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.399              -7.135 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733125060003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 MAX10_CLK1_50  " "    0.340               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.027               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.027               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733125060009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733125060014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733125060020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.575 " "Worst-case minimum pulse width slack is 4.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.575               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.575               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 MAX10_CLK1_50  " "    9.624               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733125060024 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.899 ns " "Worst Case Available Settling Time: 35.899 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060031 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733125060031 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733125060036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733125060056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733125060749 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.D " "Node: current_state.D was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_VGA_R\[0\] current_state.D " "Latch next_VGA_R\[0\] is being clocked by current_state.D" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733125060837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733125060837 "|ADC_Test|current_state.D"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733125060838 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733125060838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733125060838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733125060848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -874.115 " "Worst-case setup slack is -874.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -874.115           -8740.126 MAX10_CLK1_50  " " -874.115           -8740.126 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.015               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733125060852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 MAX10_CLK1_50  " "    0.306               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733125060858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733125060862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733125060867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.631 " "Worst-case minimum pulse width slack is 4.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.631               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.631               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 MAX10_CLK1_50  " "    9.648               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125060870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733125060870 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.227 ns " "Worst Case Available Settling Time: 36.227 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125060877 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733125060877 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733125060882 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.D " "Node: current_state.D was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_VGA_R\[0\] current_state.D " "Latch next_VGA_R\[0\] is being clocked by current_state.D" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733125061018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733125061018 "|ADC_Test|current_state.D"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_ADC:u0\|my_ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733125061019 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733125061019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733125061019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733125061022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -834.121 " "Worst-case setup slack is -834.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -834.121           -8340.810 MAX10_CLK1_50  " " -834.121           -8340.810 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.151               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.151               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733125061025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.138 " "Worst-case hold slack is -0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.229 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.138              -0.229 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 MAX10_CLK1_50  " "    0.147               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733125061032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733125061037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733125061042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.903 " "Worst-case minimum pulse width slack is 4.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.903               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.903               0.000 my_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.194               0.000 MAX10_CLK1_50  " "    9.194               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733125061045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733125061045 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.205 ns " "Worst Case Available Settling Time: 38.205 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733125061053 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733125061053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733125061902 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733125061902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733125061977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 00:37:41 2024 " "Processing ended: Mon Dec  2 00:37:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733125061977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733125061977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733125061977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733125061977 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 165 s " "Quartus Prime Full Compilation was successful. 0 errors, 165 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733125062668 ""}
