#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* quaddec_right_Cnt16_CounterUDB */
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB07_A0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB07_A1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB07_D0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB07_D1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB07_F0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB07_F1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB08_A0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB08_A1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB08_D0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB08_D1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB08_F0
#define quaddec_right_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB08_F1
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define quaddec_right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define quaddec_right_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB08_ST

/* quaddec_left_Cnt16_CounterUDB */
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define quaddec_left_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define quaddec_left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define quaddec_left_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB13_ST

/* uart_pc_RXInternalInterrupt */
#define uart_pc_RXInternalInterrupt__ES2_PATCH 0
#define uart_pc_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define uart_pc_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define uart_pc_RXInternalInterrupt__INTC_MASK 0x04u
#define uart_pc_RXInternalInterrupt__INTC_NUMBER 18
#define uart_pc_RXInternalInterrupt__INTC_PRIOR_NUM 7
#define uart_pc_RXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR18
#define uart_pc_RXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define uart_pc_RXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define uart_pc_RXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x24)

/* quaddec_right_bQuadDec */
#define quaddec_right_bQuadDec_Stsreg__0__MASK 0x01u
#define quaddec_right_bQuadDec_Stsreg__0__POS 0
#define quaddec_right_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define quaddec_right_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define quaddec_right_bQuadDec_Stsreg__1__MASK 0x02u
#define quaddec_right_bQuadDec_Stsreg__1__POS 1
#define quaddec_right_bQuadDec_Stsreg__2__MASK 0x04u
#define quaddec_right_bQuadDec_Stsreg__2__POS 2
#define quaddec_right_bQuadDec_Stsreg__3__MASK 0x08u
#define quaddec_right_bQuadDec_Stsreg__3__POS 3
#define quaddec_right_bQuadDec_Stsreg__MASK 0x0Fu
#define quaddec_right_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define quaddec_right_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define quaddec_right_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB07_ST

/* pwm_right_control_reg */
#define pwm_right_control_reg_ctrl_reg__0__MASK 0x01u
#define pwm_right_control_reg_ctrl_reg__0__POS 0
#define pwm_right_control_reg_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define pwm_right_control_reg_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define pwm_right_control_reg_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define pwm_right_control_reg_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define pwm_right_control_reg_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define pwm_right_control_reg_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define pwm_right_control_reg_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define pwm_right_control_reg_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define pwm_right_control_reg_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define pwm_right_control_reg_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define pwm_right_control_reg_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define pwm_right_control_reg_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define pwm_right_control_reg_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define pwm_right_control_reg_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define pwm_right_control_reg_ctrl_reg__MASK 0x01u
#define pwm_right_control_reg_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define pwm_right_control_reg_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK
#define pwm_right_control_reg_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* quaddec_left_bQuadDec */
#define quaddec_left_bQuadDec_Stsreg__0__MASK 0x01u
#define quaddec_left_bQuadDec_Stsreg__0__POS 0
#define quaddec_left_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define quaddec_left_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define quaddec_left_bQuadDec_Stsreg__1__MASK 0x02u
#define quaddec_left_bQuadDec_Stsreg__1__POS 1
#define quaddec_left_bQuadDec_Stsreg__2__MASK 0x04u
#define quaddec_left_bQuadDec_Stsreg__2__POS 2
#define quaddec_left_bQuadDec_Stsreg__3__MASK 0x08u
#define quaddec_left_bQuadDec_Stsreg__3__POS 3
#define quaddec_left_bQuadDec_Stsreg__MASK 0x0Fu
#define quaddec_left_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define quaddec_left_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define quaddec_left_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB11_ST

/* timer_asserv_TimerUDB */
#define timer_asserv_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define timer_asserv_TimerUDB_rstSts_stsreg__0__POS 0
#define timer_asserv_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define timer_asserv_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define timer_asserv_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define timer_asserv_TimerUDB_rstSts_stsreg__2__POS 2
#define timer_asserv_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define timer_asserv_TimerUDB_rstSts_stsreg__3__POS 3
#define timer_asserv_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define timer_asserv_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define timer_asserv_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define timer_asserv_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define timer_asserv_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define timer_asserv_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define timer_asserv_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define timer_asserv_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define timer_asserv_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define timer_asserv_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define timer_asserv_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define timer_asserv_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define timer_asserv_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define timer_asserv_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define timer_asserv_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define timer_asserv_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define timer_asserv_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define timer_asserv_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define timer_asserv_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define timer_asserv_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define timer_asserv_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define timer_asserv_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define timer_asserv_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define timer_asserv_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define timer_asserv_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define timer_asserv_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define timer_asserv_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB01_F1
#define timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define timer_asserv_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define timer_asserv_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define timer_asserv_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB02_A0
#define timer_asserv_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB02_A1
#define timer_asserv_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define timer_asserv_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB02_D0
#define timer_asserv_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB02_D1
#define timer_asserv_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define timer_asserv_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define timer_asserv_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB02_F0
#define timer_asserv_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB02_F1

/* pwm_left_control_reg */
#define pwm_left_control_reg_ctrl_reg__0__MASK 0x01u
#define pwm_left_control_reg_ctrl_reg__0__POS 0
#define pwm_left_control_reg_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define pwm_left_control_reg_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define pwm_left_control_reg_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define pwm_left_control_reg_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define pwm_left_control_reg_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define pwm_left_control_reg_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define pwm_left_control_reg_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define pwm_left_control_reg_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define pwm_left_control_reg_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define pwm_left_control_reg_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define pwm_left_control_reg_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define pwm_left_control_reg_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define pwm_left_control_reg_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define pwm_left_control_reg_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define pwm_left_control_reg_ctrl_reg__MASK 0x01u
#define pwm_left_control_reg_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwm_left_control_reg_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK
#define pwm_left_control_reg_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* encoder_right_sig_a */
#define encoder_right_sig_a__0__MASK 0x40u
#define encoder_right_sig_a__0__PC CYREG_PRT0_PC6
#define encoder_right_sig_a__0__PORT 0
#define encoder_right_sig_a__0__SHIFT 6
#define encoder_right_sig_a__AG CYREG_PRT0_AG
#define encoder_right_sig_a__AMUX CYREG_PRT0_AMUX
#define encoder_right_sig_a__BIE CYREG_PRT0_BIE
#define encoder_right_sig_a__BIT_MASK CYREG_PRT0_BIT_MASK
#define encoder_right_sig_a__BYP CYREG_PRT0_BYP
#define encoder_right_sig_a__CTL CYREG_PRT0_CTL
#define encoder_right_sig_a__DM0 CYREG_PRT0_DM0
#define encoder_right_sig_a__DM1 CYREG_PRT0_DM1
#define encoder_right_sig_a__DM2 CYREG_PRT0_DM2
#define encoder_right_sig_a__DR CYREG_PRT0_DR
#define encoder_right_sig_a__INP_DIS CYREG_PRT0_INP_DIS
#define encoder_right_sig_a__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define encoder_right_sig_a__LCD_EN CYREG_PRT0_LCD_EN
#define encoder_right_sig_a__MASK 0x40u
#define encoder_right_sig_a__PORT 0
#define encoder_right_sig_a__PRT CYREG_PRT0_PRT
#define encoder_right_sig_a__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define encoder_right_sig_a__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define encoder_right_sig_a__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define encoder_right_sig_a__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define encoder_right_sig_a__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define encoder_right_sig_a__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define encoder_right_sig_a__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define encoder_right_sig_a__PS CYREG_PRT0_PS
#define encoder_right_sig_a__SHIFT 6
#define encoder_right_sig_a__SLW CYREG_PRT0_SLW

/* encoder_right_sig_b */
#define encoder_right_sig_b__0__MASK 0x20u
#define encoder_right_sig_b__0__PC CYREG_PRT0_PC5
#define encoder_right_sig_b__0__PORT 0
#define encoder_right_sig_b__0__SHIFT 5
#define encoder_right_sig_b__AG CYREG_PRT0_AG
#define encoder_right_sig_b__AMUX CYREG_PRT0_AMUX
#define encoder_right_sig_b__BIE CYREG_PRT0_BIE
#define encoder_right_sig_b__BIT_MASK CYREG_PRT0_BIT_MASK
#define encoder_right_sig_b__BYP CYREG_PRT0_BYP
#define encoder_right_sig_b__CTL CYREG_PRT0_CTL
#define encoder_right_sig_b__DM0 CYREG_PRT0_DM0
#define encoder_right_sig_b__DM1 CYREG_PRT0_DM1
#define encoder_right_sig_b__DM2 CYREG_PRT0_DM2
#define encoder_right_sig_b__DR CYREG_PRT0_DR
#define encoder_right_sig_b__INP_DIS CYREG_PRT0_INP_DIS
#define encoder_right_sig_b__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define encoder_right_sig_b__LCD_EN CYREG_PRT0_LCD_EN
#define encoder_right_sig_b__MASK 0x20u
#define encoder_right_sig_b__PORT 0
#define encoder_right_sig_b__PRT CYREG_PRT0_PRT
#define encoder_right_sig_b__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define encoder_right_sig_b__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define encoder_right_sig_b__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define encoder_right_sig_b__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define encoder_right_sig_b__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define encoder_right_sig_b__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define encoder_right_sig_b__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define encoder_right_sig_b__PS CYREG_PRT0_PS
#define encoder_right_sig_b__SHIFT 5
#define encoder_right_sig_b__SLW CYREG_PRT0_SLW

/* encoder_left_sig_a */
#define encoder_left_sig_a__0__MASK 0x02u
#define encoder_left_sig_a__0__PC CYREG_IO_PC_PRT15_PC1
#define encoder_left_sig_a__0__PORT 15
#define encoder_left_sig_a__0__SHIFT 1
#define encoder_left_sig_a__AG CYREG_PRT15_AG
#define encoder_left_sig_a__AMUX CYREG_PRT15_AMUX
#define encoder_left_sig_a__BIE CYREG_PRT15_BIE
#define encoder_left_sig_a__BIT_MASK CYREG_PRT15_BIT_MASK
#define encoder_left_sig_a__BYP CYREG_PRT15_BYP
#define encoder_left_sig_a__CTL CYREG_PRT15_CTL
#define encoder_left_sig_a__DM0 CYREG_PRT15_DM0
#define encoder_left_sig_a__DM1 CYREG_PRT15_DM1
#define encoder_left_sig_a__DM2 CYREG_PRT15_DM2
#define encoder_left_sig_a__DR CYREG_PRT15_DR
#define encoder_left_sig_a__INP_DIS CYREG_PRT15_INP_DIS
#define encoder_left_sig_a__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define encoder_left_sig_a__LCD_EN CYREG_PRT15_LCD_EN
#define encoder_left_sig_a__MASK 0x02u
#define encoder_left_sig_a__PORT 15
#define encoder_left_sig_a__PRT CYREG_PRT15_PRT
#define encoder_left_sig_a__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define encoder_left_sig_a__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define encoder_left_sig_a__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define encoder_left_sig_a__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define encoder_left_sig_a__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define encoder_left_sig_a__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define encoder_left_sig_a__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define encoder_left_sig_a__PS CYREG_PRT15_PS
#define encoder_left_sig_a__SHIFT 1
#define encoder_left_sig_a__SLW CYREG_PRT15_SLW

/* encoder_left_sig_b */
#define encoder_left_sig_b__0__MASK 0x04u
#define encoder_left_sig_b__0__PC CYREG_PRT12_PC2
#define encoder_left_sig_b__0__PORT 12
#define encoder_left_sig_b__0__SHIFT 2
#define encoder_left_sig_b__AG CYREG_PRT12_AG
#define encoder_left_sig_b__BIE CYREG_PRT12_BIE
#define encoder_left_sig_b__BIT_MASK CYREG_PRT12_BIT_MASK
#define encoder_left_sig_b__BYP CYREG_PRT12_BYP
#define encoder_left_sig_b__DM0 CYREG_PRT12_DM0
#define encoder_left_sig_b__DM1 CYREG_PRT12_DM1
#define encoder_left_sig_b__DM2 CYREG_PRT12_DM2
#define encoder_left_sig_b__DR CYREG_PRT12_DR
#define encoder_left_sig_b__INP_DIS CYREG_PRT12_INP_DIS
#define encoder_left_sig_b__MASK 0x04u
#define encoder_left_sig_b__PORT 12
#define encoder_left_sig_b__PRT CYREG_PRT12_PRT
#define encoder_left_sig_b__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define encoder_left_sig_b__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define encoder_left_sig_b__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define encoder_left_sig_b__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define encoder_left_sig_b__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define encoder_left_sig_b__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define encoder_left_sig_b__PS CYREG_PRT12_PS
#define encoder_left_sig_b__SHIFT 2
#define encoder_left_sig_b__SIO_CFG CYREG_PRT12_SIO_CFG
#define encoder_left_sig_b__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define encoder_left_sig_b__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define encoder_left_sig_b__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define encoder_left_sig_b__SLW CYREG_PRT12_SLW

/* mot_right_backward */
#define mot_right_backward__0__MASK 0x01u
#define mot_right_backward__0__PC CYREG_IO_PC_PRT15_PC0
#define mot_right_backward__0__PORT 15
#define mot_right_backward__0__SHIFT 0
#define mot_right_backward__AG CYREG_PRT15_AG
#define mot_right_backward__AMUX CYREG_PRT15_AMUX
#define mot_right_backward__BIE CYREG_PRT15_BIE
#define mot_right_backward__BIT_MASK CYREG_PRT15_BIT_MASK
#define mot_right_backward__BYP CYREG_PRT15_BYP
#define mot_right_backward__CTL CYREG_PRT15_CTL
#define mot_right_backward__DM0 CYREG_PRT15_DM0
#define mot_right_backward__DM1 CYREG_PRT15_DM1
#define mot_right_backward__DM2 CYREG_PRT15_DM2
#define mot_right_backward__DR CYREG_PRT15_DR
#define mot_right_backward__INP_DIS CYREG_PRT15_INP_DIS
#define mot_right_backward__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define mot_right_backward__LCD_EN CYREG_PRT15_LCD_EN
#define mot_right_backward__MASK 0x01u
#define mot_right_backward__PORT 15
#define mot_right_backward__PRT CYREG_PRT15_PRT
#define mot_right_backward__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define mot_right_backward__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define mot_right_backward__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define mot_right_backward__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define mot_right_backward__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define mot_right_backward__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define mot_right_backward__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define mot_right_backward__PS CYREG_PRT15_PS
#define mot_right_backward__SHIFT 0
#define mot_right_backward__SLW CYREG_PRT15_SLW

/* mot_left_backward */
#define mot_left_backward__0__MASK 0x04u
#define mot_left_backward__0__PC CYREG_IO_PC_PRT15_PC2
#define mot_left_backward__0__PORT 15
#define mot_left_backward__0__SHIFT 2
#define mot_left_backward__AG CYREG_PRT15_AG
#define mot_left_backward__AMUX CYREG_PRT15_AMUX
#define mot_left_backward__BIE CYREG_PRT15_BIE
#define mot_left_backward__BIT_MASK CYREG_PRT15_BIT_MASK
#define mot_left_backward__BYP CYREG_PRT15_BYP
#define mot_left_backward__CTL CYREG_PRT15_CTL
#define mot_left_backward__DM0 CYREG_PRT15_DM0
#define mot_left_backward__DM1 CYREG_PRT15_DM1
#define mot_left_backward__DM2 CYREG_PRT15_DM2
#define mot_left_backward__DR CYREG_PRT15_DR
#define mot_left_backward__INP_DIS CYREG_PRT15_INP_DIS
#define mot_left_backward__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define mot_left_backward__LCD_EN CYREG_PRT15_LCD_EN
#define mot_left_backward__MASK 0x04u
#define mot_left_backward__PORT 15
#define mot_left_backward__PRT CYREG_PRT15_PRT
#define mot_left_backward__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define mot_left_backward__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define mot_left_backward__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define mot_left_backward__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define mot_left_backward__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define mot_left_backward__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define mot_left_backward__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define mot_left_backward__PS CYREG_PRT15_PS
#define mot_left_backward__SHIFT 2
#define mot_left_backward__SLW CYREG_PRT15_SLW

/* mot_right_forward */
#define mot_right_forward__0__MASK 0x20u
#define mot_right_forward__0__PC CYREG_PRT3_PC5
#define mot_right_forward__0__PORT 3
#define mot_right_forward__0__SHIFT 5
#define mot_right_forward__AG CYREG_PRT3_AG
#define mot_right_forward__AMUX CYREG_PRT3_AMUX
#define mot_right_forward__BIE CYREG_PRT3_BIE
#define mot_right_forward__BIT_MASK CYREG_PRT3_BIT_MASK
#define mot_right_forward__BYP CYREG_PRT3_BYP
#define mot_right_forward__CTL CYREG_PRT3_CTL
#define mot_right_forward__DM0 CYREG_PRT3_DM0
#define mot_right_forward__DM1 CYREG_PRT3_DM1
#define mot_right_forward__DM2 CYREG_PRT3_DM2
#define mot_right_forward__DR CYREG_PRT3_DR
#define mot_right_forward__INP_DIS CYREG_PRT3_INP_DIS
#define mot_right_forward__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define mot_right_forward__LCD_EN CYREG_PRT3_LCD_EN
#define mot_right_forward__MASK 0x20u
#define mot_right_forward__PORT 3
#define mot_right_forward__PRT CYREG_PRT3_PRT
#define mot_right_forward__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define mot_right_forward__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define mot_right_forward__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define mot_right_forward__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define mot_right_forward__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define mot_right_forward__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define mot_right_forward__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define mot_right_forward__PS CYREG_PRT3_PS
#define mot_right_forward__SHIFT 5
#define mot_right_forward__SLW CYREG_PRT3_SLW

/* quaddec_right_isr */
#define quaddec_right_isr__ES2_PATCH 0
#define quaddec_right_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define quaddec_right_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define quaddec_right_isr__INTC_MASK 0x01u
#define quaddec_right_isr__INTC_NUMBER 24
#define quaddec_right_isr__INTC_PRIOR_NUM 7
#define quaddec_right_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR24
#define quaddec_right_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define quaddec_right_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define quaddec_right_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x30)

/* isr_positionning */
#define isr_positionning__ES2_PATCH 0
#define isr_positionning__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_positionning__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_positionning__INTC_MASK 0x10u
#define isr_positionning__INTC_NUMBER 4
#define isr_positionning__INTC_PRIOR_NUM 7
#define isr_positionning__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define isr_positionning__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_positionning__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_positionning__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08)

/* mot_left_forward */
#define mot_left_forward__0__MASK 0x08u
#define mot_left_forward__0__PC CYREG_IO_PC_PRT15_PC3
#define mot_left_forward__0__PORT 15
#define mot_left_forward__0__SHIFT 3
#define mot_left_forward__AG CYREG_PRT15_AG
#define mot_left_forward__AMUX CYREG_PRT15_AMUX
#define mot_left_forward__BIE CYREG_PRT15_BIE
#define mot_left_forward__BIT_MASK CYREG_PRT15_BIT_MASK
#define mot_left_forward__BYP CYREG_PRT15_BYP
#define mot_left_forward__CTL CYREG_PRT15_CTL
#define mot_left_forward__DM0 CYREG_PRT15_DM0
#define mot_left_forward__DM1 CYREG_PRT15_DM1
#define mot_left_forward__DM2 CYREG_PRT15_DM2
#define mot_left_forward__DR CYREG_PRT15_DR
#define mot_left_forward__INP_DIS CYREG_PRT15_INP_DIS
#define mot_left_forward__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define mot_left_forward__LCD_EN CYREG_PRT15_LCD_EN
#define mot_left_forward__MASK 0x08u
#define mot_left_forward__PORT 15
#define mot_left_forward__PRT CYREG_PRT15_PRT
#define mot_left_forward__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define mot_left_forward__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define mot_left_forward__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define mot_left_forward__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define mot_left_forward__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define mot_left_forward__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define mot_left_forward__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define mot_left_forward__PS CYREG_PRT15_PS
#define mot_left_forward__SHIFT 3
#define mot_left_forward__SLW CYREG_PRT15_SLW

/* quaddec_left_isr */
#define quaddec_left_isr__ES2_PATCH 0
#define quaddec_left_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define quaddec_left_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define quaddec_left_isr__INTC_MASK 0x08u
#define quaddec_left_isr__INTC_NUMBER 19
#define quaddec_left_isr__INTC_PRIOR_NUM 7
#define quaddec_left_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR19
#define quaddec_left_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define quaddec_left_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define quaddec_left_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x26)

/* uart_pc_IntClock */
#define uart_pc_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define uart_pc_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define uart_pc_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define uart_pc_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define uart_pc_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define uart_pc_IntClock__PM_ACT_MSK 0x01u
#define uart_pc_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define uart_pc_IntClock__PM_STBY_MSK 0x01u

/* pwm_right_PWMHW */
#define pwm_right_PWMHW__CAP0 CYREG_TMR1_CAP0
#define pwm_right_PWMHW__CAP1 CYREG_TMR1_CAP1
#define pwm_right_PWMHW__CFG0 CYREG_TMR1_CFG0
#define pwm_right_PWMHW__CFG1 CYREG_TMR1_CFG1
#define pwm_right_PWMHW__CFG2 CYREG_TMR1_CFG2
#define pwm_right_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define pwm_right_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define pwm_right_PWMHW__PER0 CYREG_TMR1_PER0
#define pwm_right_PWMHW__PER1 CYREG_TMR1_PER1
#define pwm_right_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define pwm_right_PWMHW__PM_ACT_MSK 0x02u
#define pwm_right_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define pwm_right_PWMHW__PM_STBY_MSK 0x02u
#define pwm_right_PWMHW__RT0 CYREG_TMR1_RT0
#define pwm_right_PWMHW__RT1 CYREG_TMR1_RT1
#define pwm_right_PWMHW__SR0 CYREG_TMR1_SR0

/* pwm_left_PWMHW */
#define pwm_left_PWMHW__CAP0 CYREG_TMR0_CAP0
#define pwm_left_PWMHW__CAP1 CYREG_TMR0_CAP1
#define pwm_left_PWMHW__CFG0 CYREG_TMR0_CFG0
#define pwm_left_PWMHW__CFG1 CYREG_TMR0_CFG1
#define pwm_left_PWMHW__CFG2 CYREG_TMR0_CFG2
#define pwm_left_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define pwm_left_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define pwm_left_PWMHW__PER0 CYREG_TMR0_PER0
#define pwm_left_PWMHW__PER1 CYREG_TMR0_PER1
#define pwm_left_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define pwm_left_PWMHW__PM_ACT_MSK 0x01u
#define pwm_left_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define pwm_left_PWMHW__PM_STBY_MSK 0x01u
#define pwm_left_PWMHW__RT0 CYREG_TMR0_RT0
#define pwm_left_PWMHW__RT1 CYREG_TMR0_RT1
#define pwm_left_PWMHW__SR0 CYREG_TMR0_SR0

/* uart_pc_BUART */
#define uart_pc_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define uart_pc_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define uart_pc_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define uart_pc_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define uart_pc_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define uart_pc_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define uart_pc_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define uart_pc_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define uart_pc_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define uart_pc_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define uart_pc_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define uart_pc_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define uart_pc_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define uart_pc_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define uart_pc_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define uart_pc_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define uart_pc_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define uart_pc_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define uart_pc_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define uart_pc_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define uart_pc_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define uart_pc_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define uart_pc_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define uart_pc_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define uart_pc_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define uart_pc_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define uart_pc_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define uart_pc_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define uart_pc_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define uart_pc_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define uart_pc_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define uart_pc_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define uart_pc_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define uart_pc_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define uart_pc_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define uart_pc_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define uart_pc_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define uart_pc_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define uart_pc_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define uart_pc_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define uart_pc_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define uart_pc_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define uart_pc_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define uart_pc_BUART_sRX_RxSts__3__MASK 0x08u
#define uart_pc_BUART_sRX_RxSts__3__POS 3
#define uart_pc_BUART_sRX_RxSts__4__MASK 0x10u
#define uart_pc_BUART_sRX_RxSts__4__POS 4
#define uart_pc_BUART_sRX_RxSts__5__MASK 0x20u
#define uart_pc_BUART_sRX_RxSts__5__POS 5
#define uart_pc_BUART_sRX_RxSts__MASK 0x38u
#define uart_pc_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define uart_pc_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define uart_pc_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define uart_pc_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define uart_pc_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define uart_pc_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define uart_pc_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define uart_pc_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define uart_pc_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define uart_pc_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define uart_pc_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define uart_pc_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define uart_pc_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define uart_pc_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define uart_pc_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define uart_pc_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define uart_pc_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define uart_pc_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define uart_pc_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define uart_pc_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define uart_pc_BUART_sTX_TxSts__0__MASK 0x01u
#define uart_pc_BUART_sTX_TxSts__0__POS 0
#define uart_pc_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define uart_pc_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define uart_pc_BUART_sTX_TxSts__1__MASK 0x02u
#define uart_pc_BUART_sTX_TxSts__1__POS 1
#define uart_pc_BUART_sTX_TxSts__2__MASK 0x04u
#define uart_pc_BUART_sTX_TxSts__2__POS 2
#define uart_pc_BUART_sTX_TxSts__3__MASK 0x08u
#define uart_pc_BUART_sTX_TxSts__3__POS 3
#define uart_pc_BUART_sTX_TxSts__MASK 0x0Fu
#define uart_pc_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB06_MSK
#define uart_pc_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define uart_pc_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB06_ST
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB06_A0
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB06_A1
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB06_D0
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB06_D1
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB06_F0
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB06_F1
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* rx_pc */
#define rx_pc__0__MASK 0x10u
#define rx_pc__0__PC CYREG_PRT0_PC4
#define rx_pc__0__PORT 0
#define rx_pc__0__SHIFT 4
#define rx_pc__AG CYREG_PRT0_AG
#define rx_pc__AMUX CYREG_PRT0_AMUX
#define rx_pc__BIE CYREG_PRT0_BIE
#define rx_pc__BIT_MASK CYREG_PRT0_BIT_MASK
#define rx_pc__BYP CYREG_PRT0_BYP
#define rx_pc__CTL CYREG_PRT0_CTL
#define rx_pc__DM0 CYREG_PRT0_DM0
#define rx_pc__DM1 CYREG_PRT0_DM1
#define rx_pc__DM2 CYREG_PRT0_DM2
#define rx_pc__DR CYREG_PRT0_DR
#define rx_pc__INP_DIS CYREG_PRT0_INP_DIS
#define rx_pc__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define rx_pc__LCD_EN CYREG_PRT0_LCD_EN
#define rx_pc__MASK 0x10u
#define rx_pc__PORT 0
#define rx_pc__PRT CYREG_PRT0_PRT
#define rx_pc__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define rx_pc__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define rx_pc__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define rx_pc__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define rx_pc__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define rx_pc__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define rx_pc__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define rx_pc__PS CYREG_PRT0_PS
#define rx_pc__SHIFT 4
#define rx_pc__SLW CYREG_PRT0_SLW

/* tx_pc */
#define tx_pc__0__MASK 0x08u
#define tx_pc__0__PC CYREG_PRT12_PC3
#define tx_pc__0__PORT 12
#define tx_pc__0__SHIFT 3
#define tx_pc__AG CYREG_PRT12_AG
#define tx_pc__BIE CYREG_PRT12_BIE
#define tx_pc__BIT_MASK CYREG_PRT12_BIT_MASK
#define tx_pc__BYP CYREG_PRT12_BYP
#define tx_pc__DM0 CYREG_PRT12_DM0
#define tx_pc__DM1 CYREG_PRT12_DM1
#define tx_pc__DM2 CYREG_PRT12_DM2
#define tx_pc__DR CYREG_PRT12_DR
#define tx_pc__INP_DIS CYREG_PRT12_INP_DIS
#define tx_pc__MASK 0x08u
#define tx_pc__PORT 12
#define tx_pc__PRT CYREG_PRT12_PRT
#define tx_pc__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define tx_pc__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define tx_pc__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define tx_pc__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define tx_pc__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define tx_pc__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define tx_pc__PS CYREG_PRT12_PS
#define tx_pc__SHIFT 3
#define tx_pc__SIO_CFG CYREG_PRT12_SIO_CFG
#define tx_pc__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define tx_pc__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define tx_pc__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define tx_pc__SLW CYREG_PRT12_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
