; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_29(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %11 = icmp slt i32 %10, 16, !dbg !11
  %12 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !12
  %13 = shl i32 %12, 8, !dbg !13
  %14 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !14
  %15 = shl i32 %14, 1, !dbg !14
  %16 = and i32 %15, 254, !dbg !14
  %17 = or disjoint i32 %13, %16, !dbg !15
  %18 = icmp slt i32 %17, 2048, !dbg !16
  %19 = shl i32 %10, 11, !dbg !17
  %20 = add i32 %17, %19, !dbg !18
  %21 = sext i32 %20 to i64, !dbg !19
  %22 = getelementptr float, ptr addrspace(1) %0, i64 %21, !dbg !19
  %23 = and i1 %11, %18, !dbg !20
  %24 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %22, i1 %23) #4, !dbg !21
  %25 = sext i32 %17 to i64, !dbg !22
  %26 = getelementptr float, ptr addrspace(1) %1, i64 %25, !dbg !22
  %27 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %26, i1 %18) #4, !dbg !23
  %28 = getelementptr float, ptr addrspace(1) %2, i64 %25, !dbg !24
  %29 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %28, i1 %18) #4, !dbg !25
  %30 = extractvalue { i32, i32 } %29, 0, !dbg !25
  %31 = extractvalue { i32, i32 } %29, 1, !dbg !25
  %32 = bitcast i32 %30 to float, !dbg !25
  %33 = bitcast i32 %31 to float, !dbg !25
  %34 = getelementptr float, ptr addrspace(1) %3, i64 %25, !dbg !26
  %35 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %34, i1 %18) #4, !dbg !27
  %36 = getelementptr float, ptr addrspace(1) %4, i64 %25, !dbg !28
  %37 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %36, i1 %18) #4, !dbg !29
  %38 = getelementptr float, ptr addrspace(1) %5, i64 %21, !dbg !30
  %39 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %38, i1 %23) #4, !dbg !31
  %40 = fadd float %32, 0x3EE4F8B580000000, !dbg !32
  %41 = fadd float %33, 0x3EE4F8B580000000, !dbg !32
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i = icmp eq i32 %42, 0, !dbg !33
  %43 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i = icmp eq i32 %43, 0, !dbg !33
  br i1 %.not.i, label %49, label %44, !dbg !33

44:                                               ; preds = %9
  br i1 %.not1.i, label %47, label %45, !dbg !33

45:                                               ; preds = %44
  %46 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %40) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

47:                                               ; preds = %44
  %48 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %40) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

49:                                               ; preds = %9
  br i1 %.not1.i, label %52, label %50, !dbg !33

50:                                               ; preds = %49
  %51 = tail call float @llvm.nvvm.sqrt.rn.f(float %40) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

52:                                               ; preds = %49
  %53 = tail call float @llvm.nvvm.sqrt.approx.f(float %40) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

__nv_sqrtf.exit:                                  ; preds = %45, %47, %50, %52
  %.0.i = phi float [ %46, %45 ], [ %48, %47 ], [ %51, %50 ], [ %53, %52 ], !dbg !33
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i1 = icmp eq i32 %54, 0, !dbg !33
  %55 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i4 = icmp eq i32 %55, 0, !dbg !33
  br i1 %.not.i1, label %61, label %56, !dbg !33

56:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %59, label %57, !dbg !33

57:                                               ; preds = %56
  %58 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %41) #4, !dbg !33
  br label %__nv_sqrtf.exit5, !dbg !33

59:                                               ; preds = %56
  %60 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %41) #4, !dbg !33
  br label %__nv_sqrtf.exit5, !dbg !33

61:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %64, label %62, !dbg !33

62:                                               ; preds = %61
  %63 = tail call float @llvm.nvvm.sqrt.rn.f(float %41) #4, !dbg !33
  br label %__nv_sqrtf.exit5, !dbg !33

64:                                               ; preds = %61
  %65 = tail call float @llvm.nvvm.sqrt.approx.f(float %41) #4, !dbg !33
  br label %__nv_sqrtf.exit5, !dbg !33

__nv_sqrtf.exit5:                                 ; preds = %57, %59, %62, %64
  %.0.i3 = phi float [ %58, %57 ], [ %60, %59 ], [ %63, %62 ], [ %65, %64 ], !dbg !33
  %66 = extractvalue { i32, i32 } %24, 1, !dbg !21
  %67 = bitcast i32 %66 to float, !dbg !21
  %68 = extractvalue { i32, i32 } %27, 1, !dbg !23
  %69 = bitcast i32 %68 to float, !dbg !23
  %70 = fsub float %67, %69, !dbg !34
  %71 = extractvalue { i32, i32 } %24, 0, !dbg !21
  %72 = bitcast i32 %71 to float, !dbg !21
  %73 = extractvalue { i32, i32 } %27, 0, !dbg !23
  %74 = bitcast i32 %73 to float, !dbg !23
  %75 = fsub float %72, %74, !dbg !34
  %76 = extractvalue { i32, i32 } %39, 1, !dbg !31
  %77 = bitcast i32 %76 to float, !dbg !31
  %78 = extractvalue { i32, i32 } %39, 0, !dbg !31
  %79 = bitcast i32 %78 to float, !dbg !31
  %80 = extractvalue { i32, i32 } %37, 1, !dbg !29
  %81 = bitcast i32 %80 to float, !dbg !29
  %82 = extractvalue { i32, i32 } %37, 0, !dbg !29
  %83 = bitcast i32 %82 to float, !dbg !29
  %84 = extractvalue { i32, i32 } %35, 1, !dbg !27
  %85 = bitcast i32 %84 to float, !dbg !27
  %86 = extractvalue { i32, i32 } %35, 0, !dbg !27
  %87 = bitcast i32 %86 to float, !dbg !27
  %88 = and i32 %14, 127, !dbg !14
  %89 = or disjoint i32 %88, 128, !dbg !14
  %90 = or disjoint i32 %13, %89, !dbg !15
  %91 = icmp slt i32 %90, 2048, !dbg !16
  %92 = and i1 %11, %91, !dbg !20
  %93 = or disjoint i32 %13, %88, !dbg !15
  %94 = icmp slt i32 %93, 2048, !dbg !16
  %95 = and i1 %11, %94, !dbg !20
  %.frozen = freeze i32 %10, !dbg !35
  %96 = sdiv i32 %.frozen, 4, !dbg !35
  %97 = mul i32 %96, 4, !dbg !36
  %.decomposed = sub i32 %.frozen, %97, !dbg !36
  %98 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !37
  %99 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #4, !dbg !37
  %100 = fmul float %75, %98, !dbg !38
  %101 = fmul float %70, %99, !dbg !38
  %102 = fmul float %100, %87, !dbg !39
  %103 = fmul float %101, %85, !dbg !39
  %104 = fadd float %102, %83, !dbg !40
  %105 = fadd float %103, %81, !dbg !40
  %106 = fadd float %104, %79, !dbg !41
  %107 = fadd float %105, %77, !dbg !41
  %108 = fcmp olt float %106, 0.000000e+00, !dbg !42
  %109 = fcmp olt float %107, 0.000000e+00, !dbg !42
  %110 = select i1 %108, float 0.000000e+00, float %106, !dbg !46
  %111 = select i1 %109, float 0.000000e+00, float %107, !dbg !46
  %112 = shl i32 %93, 2, !dbg !47
  %113 = shl i32 %90, 2, !dbg !47
  %114 = shl i32 %96, 13, !dbg !48
  %115 = add i32 %114, %.decomposed, !dbg !49
  %116 = add i32 %115, %112, !dbg !50
  %117 = add i32 %115, %113, !dbg !50
  %118 = sext i32 %116 to i64, !dbg !51
  %119 = getelementptr float, ptr addrspace(1) %6, i64 %118, !dbg !51
  %120 = sext i32 %117 to i64, !dbg !51
  %121 = getelementptr float, ptr addrspace(1) %6, i64 %120, !dbg !51
  %122 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %16, !dbg !52
  %123 = bitcast float %110 to <1 x i32>, !dbg !52
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %122, <1 x i32> %123, i1 true) #4, !dbg !52
  %124 = or disjoint i32 %16, 1, !dbg !52
  %125 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %124, !dbg !52
  %126 = bitcast float %111 to <1 x i32>, !dbg !52
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %125, <1 x i32> %126, i1 true) #4, !dbg !52
  tail call void @llvm.nvvm.barrier0(), !dbg !52
  %127 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %88, !dbg !52
  %128 = load i32, ptr addrspace(3) %127, align 4, !dbg !52
  %129 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %89, !dbg !52
  %130 = load i32, ptr addrspace(3) %129, align 4, !dbg !52
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %128, ptr addrspace(1) %119, i1 %95) #4, !dbg !52
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %130, ptr addrspace(1) %121, i1 %92) #4, !dbg !52
  ret void, !dbg !53
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "clrx2oo2cygnyiybtle5fcgxy34cfrpp5o4h62u5pmqcq3pkstfy.py", directory: "inductor_cache/lr")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_29, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_29, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_relu_29", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_relu_29", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 24, column: 21, scope: !7)
!12 = !DILocation(line: 25, column: 28, scope: !7)
!13 = !DILocation(line: 25, column: 33, scope: !7)
!14 = !DILocation(line: 26, column: 44, scope: !7)
!15 = !DILocation(line: 26, column: 23, scope: !7)
!16 = !DILocation(line: 27, column: 21, scope: !7)
!17 = !DILocation(line: 32, column: 40, scope: !7)
!18 = !DILocation(line: 32, column: 35, scope: !7)
!19 = !DILocation(line: 32, column: 30, scope: !7)
!20 = !DILocation(line: 32, column: 53, scope: !7)
!21 = !DILocation(line: 32, column: 45, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 35, scope: !7)
!24 = !DILocation(line: 34, column: 30, scope: !7)
!25 = !DILocation(line: 34, column: 35, scope: !7)
!26 = !DILocation(line: 35, column: 31, scope: !7)
!27 = !DILocation(line: 35, column: 36, scope: !7)
!28 = !DILocation(line: 36, column: 31, scope: !7)
!29 = !DILocation(line: 36, column: 36, scope: !7)
!30 = !DILocation(line: 37, column: 31, scope: !7)
!31 = !DILocation(line: 37, column: 46, scope: !7)
!32 = !DILocation(line: 40, column: 18, scope: !7)
!33 = !DILocation(line: 41, column: 26, scope: !7)
!34 = !DILocation(line: 38, column: 18, scope: !7)
!35 = !DILocation(line: 31, column: 19, scope: !7)
!36 = !DILocation(line: 30, column: 19, scope: !7)
!37 = !DILocation(line: 43, column: 18, scope: !7)
!38 = !DILocation(line: 46, column: 19, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 48, column: 20, scope: !7)
!41 = !DILocation(line: 49, column: 20, scope: !7)
!42 = !DILocation(line: 118, column: 15, scope: !43, inlinedAt: !45)
!43 = distinct !DILexicalBlockFile(scope: !7, file: !44, discriminator: 0)
!44 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!45 = !DILocation(line: 51, column: 42, scope: !7)
!46 = !DILocation(line: 121, column: 29, scope: !43, inlinedAt: !45)
!47 = !DILocation(line: 52, column: 32, scope: !7)
!48 = !DILocation(line: 52, column: 42, scope: !7)
!49 = !DILocation(line: 52, column: 30, scope: !7)
!50 = !DILocation(line: 52, column: 37, scope: !7)
!51 = !DILocation(line: 52, column: 25, scope: !7)
!52 = !DILocation(line: 52, column: 54, scope: !7)
!53 = !DILocation(line: 52, column: 4, scope: !7)
