// Seed: 3848433905
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout tri id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_4 - id_4;
  logic id_6;
  ;
  assign id_4 = id_4;
  wire id_7, id_8;
  wire id_9;
  logic [-1 'b0 : -1] id_10;
  logic [1 : 1] id_11;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic id_7 = id_6;
endmodule
