{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "duty_cycle", "type": "input port"}, {"id": 2, "content": "pwm_out", "type": "output port"}, {"id": 3, "content": "duty_ctrl", "type": "submodule"}, {"id": 4, "content": "pulse_gen", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 4], [3, 3, 4, 4, 2]]}