 
****************************************
Report : qor
Design : Special_PU
Version: P-2019.03-SP5
Date   : Mon Oct 30 02:53:09 2023
****************************************


  Timing Path Group 'core_clk_core_clk'
  -----------------------------------
  Levels of Logic:              90.00
  Critical Path Length:          1.44
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.66
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.15
  Total Hold Violation:      -3845.79
  No. of Hold Violations:    32039.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        674
  Hierarchical Port Count:      32409
  Leaf Cell Count:             288190
  Buf/Inv Cell Count:           49914
  Buf Cell Count:                 504
  Inv Cell Count:               49410
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    250332
  Sequential Cell Count:        37858
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   188510.488218
  Noncombinational Area: 84456.032182
  Buf/Inv Area:          14515.704191
  Total Buffer Area:           256.03
  Total Inverter Area:       14259.67
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            272966.520399
  Design Area:          272966.520399


  Design Rules
  -----------------------------------
  Total Number of Nets:        321021
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: EEX090

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    6.28
  Logic Optimization:               1225.57
  Mapping Optimization:             5700.47
  -----------------------------------------
  Overall Compile Time:             7783.64
  Overall Compile Wall Clock Time:  1041.59

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.15  TNS: 3845.74  Number of Violating Paths: 32039

  --------------------------------------------------------------------


1
