#! c:/iverilog/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20130827)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008ACB08 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0078CFF0_0 .var "clk", 0 0;
v0078D048_0 .var "in_cv", 7 0;
v0078D0A0_0 .var "in_sig", 7 0;
v0078D0F8_0 .net "signal_out", 7 0, v008AE138_0;  1 drivers
S_008A4E68 .scope module, "vca" "svca" 2 14, 3 2 0, S_008ACB08;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "cv"
    .port_info 3 /OUTPUT 8 "signal_out"
P_008AC6A8 .param/l "WIDTH" 0 3 3, +C4<01000>;
L_0078DFE0 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v008ABFB0_0 .net/2u *"_s0", 7 0, L_0078DFE0;  1 drivers
v0078CF80_0 .net *"_s6", 6 0, L_0078D1A8;  1 drivers
L_0078E008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v008ABDA0_0 .net *"_s8", 0 0, L_0078E008;  1 drivers
v008A4F38_0 .net "clk", 0 0, v0078CFF0_0;  1 drivers
v008A4F90_0 .net "cv", 7 0, v0078D048_0;  1 drivers
v008A4FE8_0 .net "in", 7 0, v0078D0A0_0;  1 drivers
v008AE030_0 .var/s "result", 15 0;
v008AE088_0 .net/s "s_cv", 7 0, L_0078D200;  1 drivers
v008AE0E0_0 .net/s "s_in", 7 0, L_0078D150;  1 drivers
v008AE138_0 .var "signal_out", 7 0;
E_008AC6D0 .event posedge, v008A4F38_0;
L_0078D150 .arith/sub 8, v0078D0A0_0, L_0078DFE0;
L_0078D1A8 .part v0078D048_0, 1, 7;
L_0078D200 .concat [ 7 1 0 0], L_0078D1A8, L_0078E008;
    .scope S_008A4E68;
T_0 ;
    %wait E_008AC6D0;
    %load/v 8, v008AE0E0_0, 8;
    %pad 16, 15, 8;
    %load/v 24, v008AE088_0, 8;
    %pad 32, 31, 8;
    %mul 8, 24, 16;
    %set/v v008AE030_0, 8, 16;
    %movi 8, 128, 16;
    %load/v 24, v008AE030_0, 16;
    %ix/load 0, 7, 0;
    %mov 4, 0, 1;
    %shiftr/i0  24, 16;
    %sub 8, 24, 16;
    %set/v v008AE138_0, 8, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_008ACB08;
T_1 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0078D0A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0078D048_0, 0, 0;
    %end;
    .thread T_1;
    .scope S_008ACB08;
T_2 ;
    %vpi_call 2 18 "$dumpfile", "bench.vcd" {0 0};
    %vpi_call 2 19 "$dumpvars", 1'sb0, S_008ACB08 {0 0};
    %vpi_call 2 21 "$display", "starting testbench!!!!" {0 0};
    %movi 8, 3000, 13;
T_2.0 %cmp/s 0, 8, 13;
    %jmp/0xz T_2.1, 5;
    %add 8, 1, 13;
    %delay 10, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078CFF0_0, 0, 1;
    %delay 10, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078CFF0_0, 0, 0;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 30 "$display", "finished OK!" {0 0};
    %end;
    .thread T_2;
    .scope S_008ACB08;
T_3 ;
    %movi 8, 300, 10;
T_3.0 %cmp/s 0, 8, 10;
    %jmp/0xz T_3.1, 5;
    %add 8, 1, 10;
    %delay 100, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0078D0A0_0, 0, 0;
    %delay 100, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0078D0A0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_008ACB08;
T_4 ;
    %movi 8, 1024, 12;
T_4.0 %cmp/s 0, 8, 12;
    %jmp/0xz T_4.1, 5;
    %add 8, 1, 12;
    %delay 80, 0;
    %ix/load 0, 1, 0;
    %load/vp0 20, v0078D048_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0078D048_0, 0, 20;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    ".//svca.v";
