
---------- Begin Simulation Statistics ----------
host_inst_rate                                 301967                       # Simulator instruction rate (inst/s)
host_mem_usage                                 388560                       # Number of bytes of host memory used
host_seconds                                    66.23                       # Real time elapsed on the host
host_tick_rate                              943832659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.062512                       # Number of seconds simulated
sim_ticks                                 62512482500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7238313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 69024.124080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 69249.848016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6155080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    74769209000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.149653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1083233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            489419                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  41121460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593813                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 72143.364479                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 69518.355167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                840334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   29183794516                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.324956                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              404525                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           156121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  17268637497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52497.787185                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.595236                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           91958                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4827591514                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8483172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 69872.253092                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 69329.041680                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6995414                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    103953003516                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.175378                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1487758                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             645540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  58390097497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997718                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.663604                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8483172                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 69872.253092                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 69329.041680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6995414                       # number of overall hits
system.cpu.dcache.overall_miss_latency   103953003516                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.175378                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1487758                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            645540                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  58390097497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099281                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842217                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592801                       # number of replacements
system.cpu.dcache.sampled_refs                 593825                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.663604                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7479366                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501368140000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13256759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 74308.997050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 72378.378378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13256081                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       50381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  678                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     45526000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 60916.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               21008.052298                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       365500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13256759                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 74308.997050                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 72378.378378                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13256081                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        50381500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   678                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 47                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     45526000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.707355                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            362.165927                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13256759                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 74308.997050                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 72378.378378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13256081                       # number of overall hits
system.cpu.icache.overall_miss_latency       50381500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  678                       # number of overall misses
system.cpu.icache.overall_mshr_hits                47                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     45526000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                362.165927                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13256081                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           560484775000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 76292.050664                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     24076855685                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                315588                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            71500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        56150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            1                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.909091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         10                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          561500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.909091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    10                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72858.712327                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57949.767407                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          45579                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            39989670000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.923325                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       548866                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     15743                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       30894180000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.896837                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  533120                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    68490.856079                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 52818.097595                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         17012649214                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    13119645716                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.877761                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594456                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        72858.687572                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   57949.733648                       # average overall mshr miss latency
system.l2.demand_hits                           45580                       # number of demand (read+write) hits
system.l2.demand_miss_latency             39990385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.923325                       # miss rate for demand accesses
system.l2.demand_misses                        548876                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      15743                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        30894741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.896837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   533130                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.672806                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.011728                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11023.256371                       # Average occupied blocks per context
system.l2.occ_blocks::1                    192.143464                       # Average occupied blocks per context
system.l2.overall_accesses                     594456                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       72858.687572                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  64770.155912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          45580                       # number of overall hits
system.l2.overall_miss_latency            39990385000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.923325                       # miss rate for overall accesses
system.l2.overall_misses                       548876                       # number of overall misses
system.l2.overall_mshr_hits                     15743                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       54971597185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.427722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  848718                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.904870                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        285566                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       180916                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       528675                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           315588                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        32171                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         592155                       # number of replacements
system.l2.sampled_refs                         608539                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11215.399835                       # Cycle average of tags in use
system.l2.total_refs                           534152                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   561648827500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                100433549                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         112796                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       154905                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        15415                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       195782                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         209048                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             10                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       730161                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     19980726                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.502474                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.726242                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     17969778     89.94%     89.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       250971      1.26%     91.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       247423      1.24%     92.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       257904      1.29%     93.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       205375      1.03%     94.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       131496      0.66%     95.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       113327      0.57%     95.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        74291      0.37%     96.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       730161      3.65%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     19980726                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        15412                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9303375                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.459140                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.459140                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9198205                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        13250                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     31950005                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6384497                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4330626                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1549991                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        67397                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6865459                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6833693                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31766                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6208855                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6177112                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31743                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        656604                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            656581                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            209048                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3236628                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7678188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       367708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32282410                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        876920                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.008501                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3236628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       112806                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.312751                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21530717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.499365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.038780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       17089170     79.37%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          62179      0.29%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         127710      0.59%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         113418      0.53%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         166719      0.77%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         107742      0.50%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         176984      0.82%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         137293      0.64%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3549502     16.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21530717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3060698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158294                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42825                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.569453                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6975545                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           656604                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6347361                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11392005                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.844397                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5359695                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.463251                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11425696                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18846                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5658874                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7677211                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2719088                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       959750                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19417399                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6318941                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1868092                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14003651                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        54535                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2431                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1549991                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       132270                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2572488                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1990                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1516                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4079239                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       404746                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1516                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8354                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10492                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.406646                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.406646                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       864624      5.45%      5.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8197      0.05%      5.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4471889     28.18%     33.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3163225     19.93%     53.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6662384     41.98%     95.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       701426      4.42%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15871745                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       159134                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010026                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           11      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2095      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        72397     45.49%     46.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     46.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     46.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        82195     51.65%     98.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2436      1.53%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21530717                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.737168                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.365683                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14595097     67.79%     67.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2654083     12.33%     80.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1934056      8.98%     89.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1218828      5.66%     94.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       540583      2.51%     97.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       250285      1.16%     98.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       158498      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       105975      0.49%     99.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        73312      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21530717                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.645418                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19374574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15871745                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9373865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1735601                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      8965391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3236645                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3236628                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              17                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       425669                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        89790                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7677211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       959750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24591415                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      7974638                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       116457                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6995529                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1166852                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        27355                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     44155683                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28153903                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26481557                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3773967                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1549991                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1236591                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17288083                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3262309                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 59932                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
