tests:
- name: test_cls_1
  bytes: [0x41, 0x14, 0xc0, 0xda]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x2"
      nextln:   v1 = i64.lshr v0, 0x1
      nextln:   v2 = i64.ror 0x1, 0x1
      nextln:   v3 = i64.bitwise_not v2
      nextln:   v4 = i64.and v3, v0
      nextln:   v5 = i64.xor v1, v4
      nextln:   v6 = i64.highest_set_bit v5
      nextln:   v7 = i64.sub 0x40, v6
      nextln:   v8 = i64.sub v7, 0x1
      nextln:   i64.write_reg v8, "x1"
- name: test_cls_2
  bytes: [0x41, 0x14, 0xc0, 0x5a]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i32.read_reg "x2"
      nextln:   v1 = i32.lshr v0, 0x1
      nextln:   v2 = i32.ror 0x1, 0x1
      nextln:   v3 = i32.bitwise_not v2
      nextln:   v4 = i32.and v3, v0
      nextln:   v5 = i32.xor v1, v4
      nextln:   v6 = i32.highest_set_bit v5
      nextln:   v7 = i32.sub 0x20, v6
      nextln:   v8 = i32.sub v7, 0x1
      nextln:   i32.write_reg v8, "x1"
