Time resolution is 1 ps
$finish called at time : 40 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/project_1/project_1.srcs/sim_1/new/number_adder_4bit_tb.v" Line 45
