Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <spl_div<9>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<8>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<7>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<6>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<5>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<4>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<3>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<2>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<1>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 167
# I/Os                             : 27

=========================================================================
CPU : 2.31 / 2.42 s | Elapsed : 2.00 / 3.00 s
 
--> 
