;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	SUB @127, 106
	MOV -1, <-20
	SLT -7, <-20
	SUB @127, 101
	DJN -1, @-20
	JMP @72, #201
	SPL 0, <792
	SPL 0, -2
	SUB @0, @10
	ADD 100, 0
	ADD 100, 0
	SPL 0, <2
	SPL 0, <2
	SUB @121, 106
	SUB @121, 106
	SPL 0, -2
	ADD @10, 0
	SLT 100, 206
	ADD @10, 0
	SPL 0, -2
	MOV -7, <-20
	MOV -7, <-20
	SUB @427, -806
	SPL <127, 106
	SPL 0, -2
	MOV -1, <-20
	SPL 0, -2
	ADD 100, 9
	SUB @121, 106
	SUB @-127, 100
	ADD 100, 9
	SUB @427, -806
	ADD 100, 9
	SPL 0, -79
	SUB @121, 106
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB 0, -2
	CMP -207, <-120
	SPL 0, <792
	SPL 0, <792
	SPL 0, <792
	SPL 0, <792
