/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [5:0] _03_;
  wire [27:0] _04_;
  wire [5:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [15:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire [10:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire [15:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [10:0] celloutsig_0_59z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [4:0] celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire [2:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [4:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [32:0] celloutsig_0_70z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [9:0] celloutsig_0_82z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_98z;
  wire [8:0] celloutsig_0_99z;
  wire [7:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [2:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_17z;
  reg [14:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_80z = ~(celloutsig_0_29z & celloutsig_0_4z[8]);
  assign celloutsig_0_11z = ~(celloutsig_0_9z[4] & celloutsig_0_1z[4]);
  assign celloutsig_0_87z = ~(celloutsig_0_32z[0] | celloutsig_0_7z);
  assign celloutsig_0_23z = ~(celloutsig_0_21z | celloutsig_0_15z[6]);
  assign celloutsig_0_65z = ~((celloutsig_0_43z | celloutsig_0_57z) & celloutsig_0_50z[0]);
  assign celloutsig_0_6z = ~((celloutsig_0_1z[5] | celloutsig_0_0z[4]) & celloutsig_0_3z);
  assign celloutsig_1_2z = ~((in_data[115] | celloutsig_1_1z[4]) & celloutsig_1_0z[0]);
  assign celloutsig_0_3z = ~((1'h0 | celloutsig_0_1z[12]) & (celloutsig_0_0z[5] | in_data[57]));
  assign celloutsig_0_55z = ~((celloutsig_0_45z | celloutsig_0_23z) & (celloutsig_0_20z[2] | celloutsig_0_49z));
  assign celloutsig_0_67z = ~((celloutsig_0_55z | celloutsig_0_17z) & (celloutsig_0_62z | celloutsig_0_32z[10]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_2z) & (celloutsig_1_1z[8] | in_data[97]));
  assign celloutsig_0_17z = ~((celloutsig_0_0z[3] | in_data[3]) & (celloutsig_0_10z[5] | celloutsig_0_13z[0]));
  assign celloutsig_0_49z = celloutsig_0_23z | ~(celloutsig_0_28z[2]);
  assign celloutsig_0_58z = celloutsig_0_6z | ~(celloutsig_0_19z);
  assign celloutsig_0_60z = celloutsig_0_4z[9] | ~(celloutsig_0_14z);
  assign celloutsig_0_8z = in_data[3] | ~(celloutsig_0_3z);
  assign celloutsig_0_29z = celloutsig_0_19z | ~(celloutsig_0_20z[0]);
  assign celloutsig_0_34z = _00_ ^ celloutsig_0_20z[2];
  assign celloutsig_0_74z = celloutsig_0_70z[10] ^ celloutsig_0_26z[3];
  assign celloutsig_0_4z[10:2] = celloutsig_0_1z[9:1] + celloutsig_0_1z[12:4];
  assign celloutsig_0_50z = { celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_43z } + { celloutsig_0_32z[9:7], celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_37z };
  assign celloutsig_0_53z[15:1] = { celloutsig_0_25z[4:3], celloutsig_0_28z, celloutsig_0_4z[10:2], celloutsig_0_1z[3] } + { celloutsig_0_15z[4:0], celloutsig_0_4z[10:2], celloutsig_0_1z[3] };
  assign celloutsig_0_63z = celloutsig_0_1z[7:3] + { celloutsig_0_53z[7:5], celloutsig_0_60z, celloutsig_0_60z };
  assign celloutsig_0_98z = { celloutsig_0_68z[0], celloutsig_0_36z } + { celloutsig_0_39z[8:4], celloutsig_0_87z };
  assign celloutsig_1_7z = { _02_[6:2], _01_, _02_[0] } + celloutsig_1_0z;
  assign celloutsig_0_25z = { celloutsig_0_4z[6:4], celloutsig_0_16z, celloutsig_0_24z } + { celloutsig_0_13z[4:1], celloutsig_0_3z };
  reg [5:0] _31_;
  always_ff @(negedge clkin_data[160], negedge clkin_data[32])
    if (!clkin_data[32]) _31_ <= 6'h00;
    else _31_ <= celloutsig_0_32z[7:2];
  assign { _00_, _03_[4:0] } = _31_;
  reg [27:0] _32_;
  always_ff @(negedge clkin_data[192], negedge clkin_data[128])
    if (!clkin_data[128]) _32_ <= 28'h0000000;
    else _32_ <= { celloutsig_1_1z[8:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign { _04_[27:20], _02_[6:2], _01_, _02_[0], _04_[12:0] } = _32_;
  assign celloutsig_0_10z = { celloutsig_0_5z[7:2], celloutsig_0_7z } / { 1'h1, celloutsig_0_5z[6:4], celloutsig_0_7z, celloutsig_0_6z, 1'h0 };
  assign celloutsig_0_26z = { celloutsig_0_10z[2:0], celloutsig_0_24z } / { 1'h1, in_data[85:84], celloutsig_0_19z };
  assign celloutsig_0_56z = { celloutsig_0_45z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_15z } === celloutsig_0_1z[11:0];
  assign celloutsig_0_14z = celloutsig_0_13z === celloutsig_0_12z[5:1];
  assign celloutsig_0_19z = { celloutsig_0_10z[4], celloutsig_0_16z, celloutsig_0_3z } === { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_6z = celloutsig_1_0z[5:1] || { _04_[24:21], celloutsig_1_4z };
  assign celloutsig_0_30z = celloutsig_0_1z[7:5] || { celloutsig_0_5z[2:1], celloutsig_0_23z };
  assign celloutsig_0_9z = celloutsig_0_4z[5] ? { celloutsig_0_4z[9:6], 1'h1, celloutsig_0_4z[4:3], celloutsig_0_3z } : { in_data[29:24], celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_99z = celloutsig_0_80z ? celloutsig_0_82z[9:1] : celloutsig_0_32z[13:5];
  assign celloutsig_1_17z = celloutsig_1_2z ? celloutsig_1_1z[10:0] : { in_data[169:160], celloutsig_1_4z };
  assign celloutsig_0_37z = - { celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_66z = - { celloutsig_0_1z[0], celloutsig_0_17z, celloutsig_0_29z };
  assign celloutsig_0_70z = - { celloutsig_0_59z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_63z, celloutsig_0_30z, celloutsig_0_67z, celloutsig_0_45z, celloutsig_0_19z, celloutsig_0_66z };
  assign celloutsig_1_1z = - in_data[163:152];
  assign celloutsig_1_4z = | _04_[6:1];
  assign celloutsig_1_12z = | { celloutsig_1_9z[3:2], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_16z = | { celloutsig_0_1z[6:5], celloutsig_0_7z };
  assign celloutsig_0_21z = | celloutsig_0_1z[8:1];
  assign celloutsig_0_35z = | { celloutsig_0_32z[14:9], celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_45z = | { celloutsig_0_34z, celloutsig_0_25z[3:1] };
  assign celloutsig_0_57z = | { celloutsig_0_29z, celloutsig_0_12z[7:6] };
  assign celloutsig_0_43z = ^ celloutsig_0_27z[8:2];
  assign celloutsig_0_62z = ^ { celloutsig_0_25z[3:2], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_23z };
  assign celloutsig_0_7z = ^ { celloutsig_0_4z[8:2], celloutsig_0_1z[3], 2'h0 };
  assign celloutsig_0_24z = ^ { in_data[38:36], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_19z, 1'h0 };
  assign celloutsig_0_36z = { celloutsig_0_18z[5:4], celloutsig_0_20z } << celloutsig_0_18z[7:3];
  assign celloutsig_0_39z = { celloutsig_0_5z[7:4], celloutsig_0_16z, celloutsig_0_25z } << { celloutsig_0_10z[3:1], celloutsig_0_31z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_1z[4:0], celloutsig_0_3z, 2'h0 } << in_data[91:84];
  assign celloutsig_1_10z = { _04_[2:0], celloutsig_1_2z } << in_data[145:142];
  assign celloutsig_0_15z = in_data[81:74] << { celloutsig_0_13z[4], celloutsig_0_10z };
  assign celloutsig_0_31z = in_data[72:67] << { celloutsig_0_18z[1], celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_6z };
  assign celloutsig_0_59z = { celloutsig_0_13z[4:3], celloutsig_0_58z, celloutsig_0_3z, celloutsig_0_56z, _00_, _03_[4:0] } >> { celloutsig_0_50z[7:3], celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_10z[3:0], celloutsig_0_26z, celloutsig_0_17z } >> { celloutsig_0_23z, celloutsig_0_5z };
  assign celloutsig_0_82z = celloutsig_0_1z[11:2] <<< { celloutsig_0_12z[6:0], celloutsig_0_74z, 1'h0, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[123:117] <<< in_data[106:100];
  assign celloutsig_1_9z = { celloutsig_1_7z[6:2], celloutsig_1_4z } <<< { celloutsig_1_0z[4:0], celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[36:24] <<< { in_data[19:13], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_0z[2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z } <<< { celloutsig_0_4z[10:3], celloutsig_0_6z, 1'h0, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[37:32] - in_data[43:38];
  assign celloutsig_0_13z = { in_data[82:79], 1'h0 } - celloutsig_0_0z[4:0];
  assign celloutsig_0_32z = { in_data[73:70], celloutsig_0_12z } ^ { celloutsig_0_10z[6:1], celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_68z = { celloutsig_0_0z[3:0], celloutsig_0_65z } ^ { celloutsig_0_12z[3:0], celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_7z } ^ { celloutsig_1_17z[6:1], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_20z = celloutsig_0_12z[4:2] ^ in_data[29:27];
  assign celloutsig_0_28z = { celloutsig_0_27z[5], celloutsig_0_16z, celloutsig_0_7z } ^ celloutsig_0_15z[5:3];
  always_latch
    if (!clkin_data[96]) celloutsig_1_15z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_15z = _04_[4:2];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_1_18z = { celloutsig_1_0z[2:1], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_15z };
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_18z = { celloutsig_0_1z[9:2], celloutsig_0_17z };
  assign _02_[1] = _01_;
  assign _03_[5] = _00_;
  assign _04_[19:13] = { _02_[6:2], _01_, _02_[0] };
  assign celloutsig_0_4z[1:0] = { celloutsig_0_1z[3], 1'h0 };
  assign celloutsig_0_53z[0] = 1'h0;
  assign { out_data[142:128], out_data[114:96], out_data[37:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z, celloutsig_0_99z };
endmodule
