{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 17:10:49 2020 " "Info: Processing started: Tue Jun 16 17:10:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf " "Info: Using vector source file \"F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst11\|acc\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst11\|acc\[10\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst11\|acc\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst11\|acc\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst11\|acc\[9\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst11\|acc\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst5\|acc\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst5\|acc\[10\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst5\|acc\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst5\|acc\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst5\|acc\[9\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst5\|acc\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst4\|acc\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst4\|acc\[10\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst4\|acc\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst4\|acc\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst4\|acc\[9\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst4\|acc\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst\|acc\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst\|acc\[10\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst\|acc\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst\|acc\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst\|acc\[9\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst\|acc\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst\|Ntemp\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst\|Ntemp\[7\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst\|Ntemp\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst4\|Ntemp\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst4\|Ntemp\[7\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst4\|Ntemp\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst5\|Ntemp\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst5\|Ntemp\[7\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst5\|Ntemp\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "dda_module:inst\|test:inst11\|Ntemp\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"dda_module:inst\|test:inst11\|Ntemp\[7\]\" in design." {  } { { "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "" { Waveform "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.vwf" "dda_module:inst\|test:inst11\|Ntemp\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|STOP " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|STOP\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|ENC_1_A " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|ENC_1_A\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|ENC_1_B " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|ENC_1_B\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|ENC_2_A " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|ENC_2_A\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|ENC_2_B " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|ENC_2_B\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|ENC_3_A " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|ENC_3_A\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|ENC_3_B " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|ENC_3_B\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|ENCODER_RESET " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|ENCODER_RESET\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|NOE " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|NOE\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|LS3 " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|LS3\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|LS2 " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|LS2\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|LS1 " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|LS1\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|xuat_xung\|LS0 " "Warning: Can't find signal in vector source file for input pin \"\|xuat_xung\|LS0\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst4\|acc\[3\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst4\|acc\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst4\|acc\[1\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst4\|acc\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst4\|acc\[4\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst4\|acc\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst4\|acc\[5\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst4\|acc\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst4\|acc\[6\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst4\|acc\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst4\|acc\[7\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst4\|acc\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst5\|acc\[3\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst5\|acc\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst5\|acc\[1\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst5\|acc\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst5\|acc\[4\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst5\|acc\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst5\|acc\[5\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst5\|acc\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst5\|acc\[6\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst5\|acc\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst5\|acc\[7\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst5\|acc\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst11\|acc\[3\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst11\|acc\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst11\|acc\[1\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst11\|acc\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst11\|acc\[4\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst11\|acc\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst11\|acc\[5\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst11\|acc\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst11\|acc\[6\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst11\|acc\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst11\|acc\[7\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst11\|acc\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst\|acc\[3\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst\|acc\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst\|acc\[1\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst\|acc\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst\|acc\[4\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst\|acc\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst\|acc\[5\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst\|acc\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst\|acc\[6\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst\|acc\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|xuat_xung\|dda_module:inst\|test:inst\|acc\[7\] " "Info: Register: \|xuat_xung\|dda_module:inst\|test:inst\|acc\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "0 ps \|xuat_xung\|Data\[3\]~result " "Warning: Found logic contention at time 0 ps on bus node \"\|xuat_xung\|Data\[3\]~result\"" { { "Info" "ISDB_NODE_VALUE" "Data\[3\]~output X " "Info: Node \"Data\[3\]~output\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "Data\[3\] 0 " "Info: Node \"Data\[3\]\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "0 ps \|xuat_xung\|Data\[2\]~result " "Warning: Found logic contention at time 0 ps on bus node \"\|xuat_xung\|Data\[2\]~result\"" { { "Info" "ISDB_NODE_VALUE" "Data\[2\]~output X " "Info: Node \"Data\[2\]~output\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "Data\[2\] 0 " "Info: Node \"Data\[2\]\" has logic level of 0" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "0 ps \|xuat_xung\|Data\[1\]~result " "Warning: Found logic contention at time 0 ps on bus node \"\|xuat_xung\|Data\[1\]~result\"" { { "Info" "ISDB_NODE_VALUE" "Data\[1\]~output X " "Info: Node \"Data\[1\]~output\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "Data\[1\] 1 " "Info: Node \"Data\[1\]\" has logic level of 1" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_TRI_BUS_CONTENTION" "0 ps \|xuat_xung\|Data\[0\]~result " "Warning: Found logic contention at time 0 ps on bus node \"\|xuat_xung\|Data\[0\]~result\"" { { "Info" "ISDB_NODE_VALUE" "Data\[0\]~output X " "Info: Node \"Data\[0\]~output\" has logic level of X" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1} { "Info" "ISDB_NODE_VALUE" "Data\[0\] 1 " "Info: Node \"Data\[0\]\" has logic level of 1" {  } {  } 0 0 "Node \"%1!s!\" has logic level of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found logic contention at time %1!s! on bus node \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     30.56 % " "Info: Simulation coverage is      30.56 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "4152637 " "Info: Number of transitions in simulation is 4152637" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 29 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 17:12:28 2020 " "Info: Processing ended: Tue Jun 16 17:12:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Info: Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Info: Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
