Reactive-Associative Caches.	Brannon Batson,T. N. Vijaykumar	10.1109/PACT.2001.953287
Area and System Clock Effects on SMT/CMP Processors.	James Burns,Jean-Luc Gaudiot	10.1109/PACT.2001.953301
Data Flow Analysis for Software Prefetching Linked Data Structures in Java.	Brendon Cahoon,Kathryn S. McKinley	10.1109/PACT.2001.953309
A Cost Framework for Evaluating Integrated Restructuring Optimizations.	Bharat Chandramouli,John B. Carter,Wilson C. Hsieh,Sally A. McKee	10.1109/PACT.2001.953294
On the Stability of Temporal Data Reference Profiles.	Trishul M. Chilimbi	10.1109/PACT.2001.953296
A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors.	Josep M. Codina,F. Jesús Sánchez,Antonio González 0001	10.1109/PACT.2001.953298
On the Efficiency of Reductions in µ-SIMD Media Extensions.	Jesús Corbal,Roger Espasa,Mateo Valero	10.1109/PACT.2001.953290
Optimizing Software Data Prefetches with Rotating Registers.	Gautam Doshi,Rakesh Krishnaiyer,Kalyan Muthukumar	10.1109/PACT.2001.953306
Hybrid Analytical-Statistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces.	Lieven Eeckhout,Koenraad De Bosschere	10.1109/PACT.2001.953285
Compiler and Runtime Analysis for Efficient Communication in Data Intensive Applications.	Renato Ferreira 0001,Joel H. Saltz,Gagan Agrawal	10.1109/PACT.2001.953303
Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors.	María Jesús Garzarán,Milos Prvulovic,Ye Zhang 0005,Josep Torrellas,Alin Jula,Hao Yu 0008,Lawrence Rauchwerger	10.1109/PACT.2001.953304
Compiling for the Impulse Memory Controller.	Xianglong Huang,Zhenlin Wang,Kathryn S. McKinley	10.1109/PACT.2001.953295
Exploring the Design Space of Future CMPs.	Jaehyuk Huh,Doug Burger,Stephen W. Keckler	10.1109/PACT.2001.953300
Boolean Formula-Based Branch Prediction for Future Technologies.	Daniel A. Jiménez,Heather L. Hanson,Calvin Lin	10.1109/PACT.2001.953291
Implementation and Evaluation of the Complex Streamed Instruction Set.	Ben H. H. Juurlink,Stamatis Vassiliadis,Dmitri Tcheressiz,Harry A. G. Wijshoff	10.1109/PACT.2001.953289
Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes.	Nicholas Kohout,Seungryul Choi,Dongkeun Kim,Donald Yeung	10.1109/PACT.2001.953307
Recovery Mechanism for Latency Misprediction.	Enric Morancho,José María Llabería,Àngel Olivé	10.1109/PACT.2001.953293
Modeling Superscalar Processors via Statistical Simulation.	Sébastien Nussbaum,James E. Smith 0001	10.1109/PACT.2001.953284
Code Reordering and Speculation Support for Dynamic Optimization System.	Erik M. Nystrom,Ronald D. Barnes,Matthew C. Merten,Wen-mei W. Hwu	10.1109/PACT.2001.953297
Comparing and Combining Read Miss Clustering and Software Prefetching.	Vijay S. Pai,Sarita V. Adve	10.1109/PACT.2001.953310
Cache-Friendly Implementations of Transitive Closure.	Michael Penner,Viktor K. Prasanna	10.1109/PACT.2001.953299
Filtering Techniques to Improve Trace-Cache Efficiency.	Roni Rosner,Avi Mendelson,Ronny Ronen	10.1109/PACT.2001.953286
Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications.	Timothy Sherwood,Erez Perelman,Brad Calder	10.1109/PACT.2001.953283
Using Dataflow Based Context for Accurate Value Prediction.	Renju Thomas,Manoj Franklin	10.1109/PACT.2001.953292
Limits on Speculative Module-Level Parallelism in Imperative and Object-Oriented Programs on CMP Platforms.	Fredrik Warg,Per Stenström	10.1109/PACT.2001.953302
Adaptive Mode Control: A Static-Power-Efficient Cache Design.	Huiyang Zhou,Mark C. Toburen,Eric Rotenberg,Thomas M. Conte	10.1109/PACT.2001.953288
2001 International Conference on Parallel Architectures and Compilation Techniques (PACT 2001), 8-12 September 2001, Barcelona, Spain		
