////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella, Inc.
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected
// by intellectual property rights including, without limitation, U.S.
// and/or foreign copyrights.  This Software is also the confidential
// and proprietary information of Ambarella, Inc. and its licensors.
// You may not use, reproduce, disclose, distribute, modify, or
// otherwise prepare derivative works of this Software or any portion
// thereof except pursuant to a signed license agreement or
// nondisclosure agreement with Ambarella, Inc. or its authorized
// affiliates.  In the absence of such an agreement, you agree to
// promptly notify and return this Software to Ambarella, Inc.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
// OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL AMBARELLA, INC. OR ITS
// AFFILIATES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; COMPUTER FAILURE OR MALFUNCTION; OR BUSINESS INTERRUPTION)
// HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
// OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_0_H
#define flexidag_openseg_prim_split_0_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_0_DAG_NAME  	"flexidag_openseg_prim_split_0"

/* VDG file info */
#define flexidag_openseg_prim_split_0_vdg_name  	"flexidag_openseg_split_0.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_0_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_0_byte_size 	5452	/* 0x0000154c */
#define flexidag_openseg_prim_split_0_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_0 VMEM info */
#define flexidag_openseg_prim_split_0_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_0_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_0_VMEM_end  	2073332	/* 0x001fa2f4 */
#define flexidag_openseg_prim_split_0_image_start 	2024916	/* 0x001ee5d4 */
#define flexidag_openseg_prim_split_0_image_size 	53868	/* 0x0000d26c */
#define flexidag_openseg_prim_split_0_dagbin_start 	2073332	/* 0x001fa2f4 */

/* flexidag_openseg_prim_split_0 DAG info */
#define flexidag_openseg_prim_split_0_estimated_cycles 	22460877

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_0' in source file 'flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_0 SMB_input __pvcn_703_ */
#define flexidag_openseg_prim_split_0___pvcn_703__cnngen_demangled_name 	"__pvcn_703_"
#define flexidag_openseg_prim_split_0___pvcn_703__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_703__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_703__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_703__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_703__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_703__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_703__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_703__byte_offset 	12	/* 0x0000000c */
#define flexidag_openseg_prim_split_0___pvcn_703__vbase_byte_offset 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_703__dbase_byte_offset 	40	/* 0x00000028 */
#define flexidag_openseg_prim_split_0___pvcn_703__dpitchm1_byte_offset 	44	/* 0x0000002c */
#define flexidag_openseg_prim_split_0___pvcn_703__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_703__W 	4
#define flexidag_openseg_prim_split_0___pvcn_703__H 	1
#define flexidag_openseg_prim_split_0___pvcn_703__D 	1
#define flexidag_openseg_prim_split_0___pvcn_703__P 	1
#define flexidag_openseg_prim_split_0___pvcn_703__data_num_bytes 	4
#define flexidag_openseg_prim_split_0___pvcn_703__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_703__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0___pvcn_703__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_703__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_703__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_703__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_703__vmem_buffer_num_bytes 	16
#define flexidag_openseg_prim_split_0___pvcn_703__dram_size_num_bytes 	32

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_710_ */
#define flexidag_openseg_prim_split_0___pvcn_710__cnngen_demangled_name 	"__pvcn_710_"
#define flexidag_openseg_prim_split_0___pvcn_710__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_710__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_710__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_710__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_710__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_710__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_710__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_710__byte_offset 	48	/* 0x00000030 */
#define flexidag_openseg_prim_split_0___pvcn_710__vbase_byte_offset 	52	/* 0x00000034 */
#define flexidag_openseg_prim_split_0___pvcn_710__dbase_byte_offset 	76	/* 0x0000004c */
#define flexidag_openseg_prim_split_0___pvcn_710__dpitchm1_byte_offset 	80	/* 0x00000050 */
#define flexidag_openseg_prim_split_0___pvcn_710__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_710__W 	12
#define flexidag_openseg_prim_split_0___pvcn_710__H 	1
#define flexidag_openseg_prim_split_0___pvcn_710__D 	1
#define flexidag_openseg_prim_split_0___pvcn_710__P 	1
#define flexidag_openseg_prim_split_0___pvcn_710__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_710__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_710__dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0___pvcn_710__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_710__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_710__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_710__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_710__vmem_buffer_num_bytes 	12
#define flexidag_openseg_prim_split_0___pvcn_710__dram_size_num_bytes 	32

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_711_ */
#define flexidag_openseg_prim_split_0___pvcn_711__cnngen_demangled_name 	"__pvcn_711_"
#define flexidag_openseg_prim_split_0___pvcn_711__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_711__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_711__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_711__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_711__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_711__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_711__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_711__byte_offset 	88	/* 0x00000058 */
#define flexidag_openseg_prim_split_0___pvcn_711__vbase_byte_offset 	92	/* 0x0000005c */
#define flexidag_openseg_prim_split_0___pvcn_711__dbase_byte_offset 	116	/* 0x00000074 */
#define flexidag_openseg_prim_split_0___pvcn_711__dpitchm1_byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_0___pvcn_711__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_711__W 	36
#define flexidag_openseg_prim_split_0___pvcn_711__H 	1
#define flexidag_openseg_prim_split_0___pvcn_711__D 	1
#define flexidag_openseg_prim_split_0___pvcn_711__P 	1
#define flexidag_openseg_prim_split_0___pvcn_711__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_711__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_711__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_711__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_711__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_711__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_711__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_711__vmem_buffer_num_bytes 	36
#define flexidag_openseg_prim_split_0___pvcn_711__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_716_ */
#define flexidag_openseg_prim_split_0___pvcn_716__cnngen_demangled_name 	"__pvcn_716_"
#define flexidag_openseg_prim_split_0___pvcn_716__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_716__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_716__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_716__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_716__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_716__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_716__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_716__byte_offset 	140	/* 0x0000008c */
#define flexidag_openseg_prim_split_0___pvcn_716__vbase_byte_offset 	144	/* 0x00000090 */
#define flexidag_openseg_prim_split_0___pvcn_716__dbase_byte_offset 	168	/* 0x000000a8 */
#define flexidag_openseg_prim_split_0___pvcn_716__dpitchm1_byte_offset 	172	/* 0x000000ac */
#define flexidag_openseg_prim_split_0___pvcn_716__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_716__W 	2380
#define flexidag_openseg_prim_split_0___pvcn_716__H 	1
#define flexidag_openseg_prim_split_0___pvcn_716__D 	1
#define flexidag_openseg_prim_split_0___pvcn_716__P 	1
#define flexidag_openseg_prim_split_0___pvcn_716__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_716__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_716__dpitch_num_bytes 	2400
#define flexidag_openseg_prim_split_0___pvcn_716__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_716__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_716__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_716__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_716__vmem_buffer_num_bytes 	2380
#define flexidag_openseg_prim_split_0___pvcn_716__dram_size_num_bytes 	2400

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_717_ */
#define flexidag_openseg_prim_split_0___pvcn_717__cnngen_demangled_name 	"__pvcn_717_"
#define flexidag_openseg_prim_split_0___pvcn_717__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_717__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_717__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_717__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_717__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_717__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_717__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_717__byte_offset 	180	/* 0x000000b4 */
#define flexidag_openseg_prim_split_0___pvcn_717__vbase_byte_offset 	184	/* 0x000000b8 */
#define flexidag_openseg_prim_split_0___pvcn_717__dbase_byte_offset 	208	/* 0x000000d0 */
#define flexidag_openseg_prim_split_0___pvcn_717__dpitchm1_byte_offset 	212	/* 0x000000d4 */
#define flexidag_openseg_prim_split_0___pvcn_717__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_717__W 	816
#define flexidag_openseg_prim_split_0___pvcn_717__H 	1
#define flexidag_openseg_prim_split_0___pvcn_717__D 	1
#define flexidag_openseg_prim_split_0___pvcn_717__P 	1
#define flexidag_openseg_prim_split_0___pvcn_717__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_717__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_717__dpitch_num_bytes 	832
#define flexidag_openseg_prim_split_0___pvcn_717__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_717__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_717__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_717__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_717__vmem_buffer_num_bytes 	816
#define flexidag_openseg_prim_split_0___pvcn_717__dram_size_num_bytes 	832

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_721_ */
#define flexidag_openseg_prim_split_0___pvcn_721__cnngen_demangled_name 	"__pvcn_721_"
#define flexidag_openseg_prim_split_0___pvcn_721__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_721__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_721__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_721__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_721__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_721__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_721__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_721__byte_offset 	220	/* 0x000000dc */
#define flexidag_openseg_prim_split_0___pvcn_721__vbase_byte_offset 	224	/* 0x000000e0 */
#define flexidag_openseg_prim_split_0___pvcn_721__dbase_byte_offset 	248	/* 0x000000f8 */
#define flexidag_openseg_prim_split_0___pvcn_721__dpitchm1_byte_offset 	252	/* 0x000000fc */
#define flexidag_openseg_prim_split_0___pvcn_721__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_721__W 	424
#define flexidag_openseg_prim_split_0___pvcn_721__H 	1
#define flexidag_openseg_prim_split_0___pvcn_721__D 	1
#define flexidag_openseg_prim_split_0___pvcn_721__P 	1
#define flexidag_openseg_prim_split_0___pvcn_721__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_721__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_721__dpitch_num_bytes 	448
#define flexidag_openseg_prim_split_0___pvcn_721__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_721__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_721__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_721__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_721__vmem_buffer_num_bytes 	424
#define flexidag_openseg_prim_split_0___pvcn_721__dram_size_num_bytes 	448

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_722_ */
#define flexidag_openseg_prim_split_0___pvcn_722__cnngen_demangled_name 	"__pvcn_722_"
#define flexidag_openseg_prim_split_0___pvcn_722__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_722__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_722__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_722__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_722__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_722__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_722__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_722__byte_offset 	260	/* 0x00000104 */
#define flexidag_openseg_prim_split_0___pvcn_722__vbase_byte_offset 	264	/* 0x00000108 */
#define flexidag_openseg_prim_split_0___pvcn_722__dbase_byte_offset 	288	/* 0x00000120 */
#define flexidag_openseg_prim_split_0___pvcn_722__dpitchm1_byte_offset 	292	/* 0x00000124 */
#define flexidag_openseg_prim_split_0___pvcn_722__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_722__W 	136
#define flexidag_openseg_prim_split_0___pvcn_722__H 	1
#define flexidag_openseg_prim_split_0___pvcn_722__D 	1
#define flexidag_openseg_prim_split_0___pvcn_722__P 	1
#define flexidag_openseg_prim_split_0___pvcn_722__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_722__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_722__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_722__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_722__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_722__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_722__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_722__vmem_buffer_num_bytes 	136
#define flexidag_openseg_prim_split_0___pvcn_722__dram_size_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_724_ */
#define flexidag_openseg_prim_split_0___pvcn_724__cnngen_demangled_name 	"__pvcn_724_"
#define flexidag_openseg_prim_split_0___pvcn_724__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_724__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_724__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_724__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_724__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_724__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_724__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_724__byte_offset 	300	/* 0x0000012c */
#define flexidag_openseg_prim_split_0___pvcn_724__vbase_byte_offset 	304	/* 0x00000130 */
#define flexidag_openseg_prim_split_0___pvcn_724__dbase_byte_offset 	328	/* 0x00000148 */
#define flexidag_openseg_prim_split_0___pvcn_724__dpitchm1_byte_offset 	332	/* 0x0000014c */
#define flexidag_openseg_prim_split_0___pvcn_724__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_724__W 	3848
#define flexidag_openseg_prim_split_0___pvcn_724__H 	1
#define flexidag_openseg_prim_split_0___pvcn_724__D 	1
#define flexidag_openseg_prim_split_0___pvcn_724__P 	1
#define flexidag_openseg_prim_split_0___pvcn_724__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_724__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_724__dpitch_num_bytes 	3872
#define flexidag_openseg_prim_split_0___pvcn_724__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_724__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_724__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_724__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_724__vmem_buffer_num_bytes 	3848
#define flexidag_openseg_prim_split_0___pvcn_724__dram_size_num_bytes 	3872

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_725_ */
#define flexidag_openseg_prim_split_0___pvcn_725__cnngen_demangled_name 	"__pvcn_725_"
#define flexidag_openseg_prim_split_0___pvcn_725__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_725__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_725__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_725__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_725__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_725__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_725__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_725__byte_offset 	340	/* 0x00000154 */
#define flexidag_openseg_prim_split_0___pvcn_725__vbase_byte_offset 	344	/* 0x00000158 */
#define flexidag_openseg_prim_split_0___pvcn_725__dbase_byte_offset 	368	/* 0x00000170 */
#define flexidag_openseg_prim_split_0___pvcn_725__dpitchm1_byte_offset 	372	/* 0x00000174 */
#define flexidag_openseg_prim_split_0___pvcn_725__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_725__W 	288
#define flexidag_openseg_prim_split_0___pvcn_725__H 	1
#define flexidag_openseg_prim_split_0___pvcn_725__D 	1
#define flexidag_openseg_prim_split_0___pvcn_725__P 	1
#define flexidag_openseg_prim_split_0___pvcn_725__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_725__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_725__dpitch_num_bytes 	288
#define flexidag_openseg_prim_split_0___pvcn_725__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_725__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_725__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_725__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_725__vmem_buffer_num_bytes 	288
#define flexidag_openseg_prim_split_0___pvcn_725__dram_size_num_bytes 	288

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_732_ */
#define flexidag_openseg_prim_split_0___pvcn_732__cnngen_demangled_name 	"__pvcn_732_"
#define flexidag_openseg_prim_split_0___pvcn_732__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_732__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_732__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_732__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_732__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_732__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_732__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_732__byte_offset 	392	/* 0x00000188 */
#define flexidag_openseg_prim_split_0___pvcn_732__vbase_byte_offset 	396	/* 0x0000018c */
#define flexidag_openseg_prim_split_0___pvcn_732__dbase_byte_offset 	420	/* 0x000001a4 */
#define flexidag_openseg_prim_split_0___pvcn_732__dpitchm1_byte_offset 	424	/* 0x000001a8 */
#define flexidag_openseg_prim_split_0___pvcn_732__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_732__W 	1560
#define flexidag_openseg_prim_split_0___pvcn_732__H 	1
#define flexidag_openseg_prim_split_0___pvcn_732__D 	1
#define flexidag_openseg_prim_split_0___pvcn_732__P 	1
#define flexidag_openseg_prim_split_0___pvcn_732__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_732__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_732__dpitch_num_bytes 	1568
#define flexidag_openseg_prim_split_0___pvcn_732__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_732__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_732__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_732__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_732__vmem_buffer_num_bytes 	1560
#define flexidag_openseg_prim_split_0___pvcn_732__dram_size_num_bytes 	1568

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_733_ */
#define flexidag_openseg_prim_split_0___pvcn_733__cnngen_demangled_name 	"__pvcn_733_"
#define flexidag_openseg_prim_split_0___pvcn_733__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_733__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_733__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_733__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_733__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_733__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_733__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_733__byte_offset 	432	/* 0x000001b0 */
#define flexidag_openseg_prim_split_0___pvcn_733__vbase_byte_offset 	436	/* 0x000001b4 */
#define flexidag_openseg_prim_split_0___pvcn_733__dbase_byte_offset 	460	/* 0x000001cc */
#define flexidag_openseg_prim_split_0___pvcn_733__dpitchm1_byte_offset 	464	/* 0x000001d0 */
#define flexidag_openseg_prim_split_0___pvcn_733__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_733__W 	272
#define flexidag_openseg_prim_split_0___pvcn_733__H 	1
#define flexidag_openseg_prim_split_0___pvcn_733__D 	1
#define flexidag_openseg_prim_split_0___pvcn_733__P 	1
#define flexidag_openseg_prim_split_0___pvcn_733__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_733__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_733__dpitch_num_bytes 	288
#define flexidag_openseg_prim_split_0___pvcn_733__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_733__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_733__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_733__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_733__vmem_buffer_num_bytes 	272
#define flexidag_openseg_prim_split_0___pvcn_733__dram_size_num_bytes 	288

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_735_ */
#define flexidag_openseg_prim_split_0___pvcn_735__cnngen_demangled_name 	"__pvcn_735_"
#define flexidag_openseg_prim_split_0___pvcn_735__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_735__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_735__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_735__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_735__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_735__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_735__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_735__byte_offset 	472	/* 0x000001d8 */
#define flexidag_openseg_prim_split_0___pvcn_735__vbase_byte_offset 	476	/* 0x000001dc */
#define flexidag_openseg_prim_split_0___pvcn_735__dbase_byte_offset 	500	/* 0x000001f4 */
#define flexidag_openseg_prim_split_0___pvcn_735__dpitchm1_byte_offset 	504	/* 0x000001f8 */
#define flexidag_openseg_prim_split_0___pvcn_735__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_735__W 	832
#define flexidag_openseg_prim_split_0___pvcn_735__H 	1
#define flexidag_openseg_prim_split_0___pvcn_735__D 	1
#define flexidag_openseg_prim_split_0___pvcn_735__P 	1
#define flexidag_openseg_prim_split_0___pvcn_735__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_735__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_735__dpitch_num_bytes 	832
#define flexidag_openseg_prim_split_0___pvcn_735__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_735__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_735__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_735__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_735__vmem_buffer_num_bytes 	832
#define flexidag_openseg_prim_split_0___pvcn_735__dram_size_num_bytes 	832

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_736_ */
#define flexidag_openseg_prim_split_0___pvcn_736__cnngen_demangled_name 	"__pvcn_736_"
#define flexidag_openseg_prim_split_0___pvcn_736__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_736__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_736__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_736__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_736__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_736__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_736__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_736__byte_offset 	512	/* 0x00000200 */
#define flexidag_openseg_prim_split_0___pvcn_736__vbase_byte_offset 	516	/* 0x00000204 */
#define flexidag_openseg_prim_split_0___pvcn_736__dbase_byte_offset 	540	/* 0x0000021c */
#define flexidag_openseg_prim_split_0___pvcn_736__dpitchm1_byte_offset 	544	/* 0x00000220 */
#define flexidag_openseg_prim_split_0___pvcn_736__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_736__W 	272
#define flexidag_openseg_prim_split_0___pvcn_736__H 	1
#define flexidag_openseg_prim_split_0___pvcn_736__D 	1
#define flexidag_openseg_prim_split_0___pvcn_736__P 	1
#define flexidag_openseg_prim_split_0___pvcn_736__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_736__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_736__dpitch_num_bytes 	288
#define flexidag_openseg_prim_split_0___pvcn_736__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_736__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_736__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_736__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_736__vmem_buffer_num_bytes 	272
#define flexidag_openseg_prim_split_0___pvcn_736__dram_size_num_bytes 	288

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_739_ */
#define flexidag_openseg_prim_split_0___pvcn_739__cnngen_demangled_name 	"__pvcn_739_"
#define flexidag_openseg_prim_split_0___pvcn_739__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_739__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_739__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_739__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_739__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_739__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_739__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_739__byte_offset 	552	/* 0x00000228 */
#define flexidag_openseg_prim_split_0___pvcn_739__vbase_byte_offset 	556	/* 0x0000022c */
#define flexidag_openseg_prim_split_0___pvcn_739__dbase_byte_offset 	580	/* 0x00000244 */
#define flexidag_openseg_prim_split_0___pvcn_739__dpitchm1_byte_offset 	584	/* 0x00000248 */
#define flexidag_openseg_prim_split_0___pvcn_739__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_739__W 	1824
#define flexidag_openseg_prim_split_0___pvcn_739__H 	1
#define flexidag_openseg_prim_split_0___pvcn_739__D 	1
#define flexidag_openseg_prim_split_0___pvcn_739__P 	1
#define flexidag_openseg_prim_split_0___pvcn_739__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_739__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_739__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_739__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_739__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_739__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_739__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_739__vmem_buffer_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_739__dram_size_num_bytes 	1824

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_740_ */
#define flexidag_openseg_prim_split_0___pvcn_740__cnngen_demangled_name 	"__pvcn_740_"
#define flexidag_openseg_prim_split_0___pvcn_740__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_740__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_740__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_740__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_740__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_740__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_740__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_740__byte_offset 	592	/* 0x00000250 */
#define flexidag_openseg_prim_split_0___pvcn_740__vbase_byte_offset 	596	/* 0x00000254 */
#define flexidag_openseg_prim_split_0___pvcn_740__dbase_byte_offset 	620	/* 0x0000026c */
#define flexidag_openseg_prim_split_0___pvcn_740__dpitchm1_byte_offset 	624	/* 0x00000270 */
#define flexidag_openseg_prim_split_0___pvcn_740__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_740__W 	136
#define flexidag_openseg_prim_split_0___pvcn_740__H 	1
#define flexidag_openseg_prim_split_0___pvcn_740__D 	1
#define flexidag_openseg_prim_split_0___pvcn_740__P 	1
#define flexidag_openseg_prim_split_0___pvcn_740__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_740__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_740__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_740__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_740__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_740__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_740__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_740__vmem_buffer_num_bytes 	136
#define flexidag_openseg_prim_split_0___pvcn_740__dram_size_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_742_ */
#define flexidag_openseg_prim_split_0___pvcn_742__cnngen_demangled_name 	"__pvcn_742_"
#define flexidag_openseg_prim_split_0___pvcn_742__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_742__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_742__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_742__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_742__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_742__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_742__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_742__byte_offset 	632	/* 0x00000278 */
#define flexidag_openseg_prim_split_0___pvcn_742__vbase_byte_offset 	636	/* 0x0000027c */
#define flexidag_openseg_prim_split_0___pvcn_742__dbase_byte_offset 	660	/* 0x00000294 */
#define flexidag_openseg_prim_split_0___pvcn_742__dpitchm1_byte_offset 	664	/* 0x00000298 */
#define flexidag_openseg_prim_split_0___pvcn_742__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_742__W 	1800
#define flexidag_openseg_prim_split_0___pvcn_742__H 	1
#define flexidag_openseg_prim_split_0___pvcn_742__D 	1
#define flexidag_openseg_prim_split_0___pvcn_742__P 	1
#define flexidag_openseg_prim_split_0___pvcn_742__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_742__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_742__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_742__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_742__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_742__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_742__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_742__vmem_buffer_num_bytes 	1800
#define flexidag_openseg_prim_split_0___pvcn_742__dram_size_num_bytes 	1824

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_743_ */
#define flexidag_openseg_prim_split_0___pvcn_743__cnngen_demangled_name 	"__pvcn_743_"
#define flexidag_openseg_prim_split_0___pvcn_743__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_743__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_743__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_743__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_743__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_743__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_743__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_743__byte_offset 	672	/* 0x000002a0 */
#define flexidag_openseg_prim_split_0___pvcn_743__vbase_byte_offset 	676	/* 0x000002a4 */
#define flexidag_openseg_prim_split_0___pvcn_743__dbase_byte_offset 	700	/* 0x000002bc */
#define flexidag_openseg_prim_split_0___pvcn_743__dpitchm1_byte_offset 	704	/* 0x000002c0 */
#define flexidag_openseg_prim_split_0___pvcn_743__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_743__W 	144
#define flexidag_openseg_prim_split_0___pvcn_743__H 	1
#define flexidag_openseg_prim_split_0___pvcn_743__D 	1
#define flexidag_openseg_prim_split_0___pvcn_743__P 	1
#define flexidag_openseg_prim_split_0___pvcn_743__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_743__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_743__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_743__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_743__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_743__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_743__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_743__vmem_buffer_num_bytes 	144
#define flexidag_openseg_prim_split_0___pvcn_743__dram_size_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_746_ */
#define flexidag_openseg_prim_split_0___pvcn_746__cnngen_demangled_name 	"__pvcn_746_"
#define flexidag_openseg_prim_split_0___pvcn_746__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_746__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_746__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_746__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_746__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_746__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_746__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_746__byte_offset 	712	/* 0x000002c8 */
#define flexidag_openseg_prim_split_0___pvcn_746__vbase_byte_offset 	716	/* 0x000002cc */
#define flexidag_openseg_prim_split_0___pvcn_746__dbase_byte_offset 	740	/* 0x000002e4 */
#define flexidag_openseg_prim_split_0___pvcn_746__dpitchm1_byte_offset 	744	/* 0x000002e8 */
#define flexidag_openseg_prim_split_0___pvcn_746__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_746__W 	1828
#define flexidag_openseg_prim_split_0___pvcn_746__H 	1
#define flexidag_openseg_prim_split_0___pvcn_746__D 	1
#define flexidag_openseg_prim_split_0___pvcn_746__P 	1
#define flexidag_openseg_prim_split_0___pvcn_746__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_746__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_746__dpitch_num_bytes 	1856
#define flexidag_openseg_prim_split_0___pvcn_746__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_746__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_746__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_746__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_746__vmem_buffer_num_bytes 	1828
#define flexidag_openseg_prim_split_0___pvcn_746__dram_size_num_bytes 	1856

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_747_ */
#define flexidag_openseg_prim_split_0___pvcn_747__cnngen_demangled_name 	"__pvcn_747_"
#define flexidag_openseg_prim_split_0___pvcn_747__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_747__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_747__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_747__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_747__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_747__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_747__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_747__byte_offset 	752	/* 0x000002f0 */
#define flexidag_openseg_prim_split_0___pvcn_747__vbase_byte_offset 	756	/* 0x000002f4 */
#define flexidag_openseg_prim_split_0___pvcn_747__dbase_byte_offset 	780	/* 0x0000030c */
#define flexidag_openseg_prim_split_0___pvcn_747__dpitchm1_byte_offset 	784	/* 0x00000310 */
#define flexidag_openseg_prim_split_0___pvcn_747__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_747__W 	136
#define flexidag_openseg_prim_split_0___pvcn_747__H 	1
#define flexidag_openseg_prim_split_0___pvcn_747__D 	1
#define flexidag_openseg_prim_split_0___pvcn_747__P 	1
#define flexidag_openseg_prim_split_0___pvcn_747__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_747__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_747__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_747__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_747__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_747__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_747__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_747__vmem_buffer_num_bytes 	136
#define flexidag_openseg_prim_split_0___pvcn_747__dram_size_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_753_ */
#define flexidag_openseg_prim_split_0___pvcn_753__cnngen_demangled_name 	"__pvcn_753_"
#define flexidag_openseg_prim_split_0___pvcn_753__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_753__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_753__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_753__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_753__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_753__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_753__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_753__byte_offset 	792	/* 0x00000318 */
#define flexidag_openseg_prim_split_0___pvcn_753__vbase_byte_offset 	796	/* 0x0000031c */
#define flexidag_openseg_prim_split_0___pvcn_753__dbase_byte_offset 	820	/* 0x00000334 */
#define flexidag_openseg_prim_split_0___pvcn_753__dpitchm1_byte_offset 	824	/* 0x00000338 */
#define flexidag_openseg_prim_split_0___pvcn_753__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_753__W 	1620
#define flexidag_openseg_prim_split_0___pvcn_753__H 	1
#define flexidag_openseg_prim_split_0___pvcn_753__D 	1
#define flexidag_openseg_prim_split_0___pvcn_753__P 	1
#define flexidag_openseg_prim_split_0___pvcn_753__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_753__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_753__dpitch_num_bytes 	1632
#define flexidag_openseg_prim_split_0___pvcn_753__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_753__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_753__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_753__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_753__vmem_buffer_num_bytes 	1620
#define flexidag_openseg_prim_split_0___pvcn_753__dram_size_num_bytes 	1632

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_754_ */
#define flexidag_openseg_prim_split_0___pvcn_754__cnngen_demangled_name 	"__pvcn_754_"
#define flexidag_openseg_prim_split_0___pvcn_754__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_754__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_754__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_754__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_754__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_754__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_754__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_754__byte_offset 	832	/* 0x00000340 */
#define flexidag_openseg_prim_split_0___pvcn_754__vbase_byte_offset 	836	/* 0x00000344 */
#define flexidag_openseg_prim_split_0___pvcn_754__dbase_byte_offset 	860	/* 0x0000035c */
#define flexidag_openseg_prim_split_0___pvcn_754__dpitchm1_byte_offset 	864	/* 0x00000360 */
#define flexidag_openseg_prim_split_0___pvcn_754__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_754__W 	272
#define flexidag_openseg_prim_split_0___pvcn_754__H 	1
#define flexidag_openseg_prim_split_0___pvcn_754__D 	1
#define flexidag_openseg_prim_split_0___pvcn_754__P 	1
#define flexidag_openseg_prim_split_0___pvcn_754__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_754__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_754__dpitch_num_bytes 	288
#define flexidag_openseg_prim_split_0___pvcn_754__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_754__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_754__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_754__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_754__vmem_buffer_num_bytes 	272
#define flexidag_openseg_prim_split_0___pvcn_754__dram_size_num_bytes 	288

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_757_ */
#define flexidag_openseg_prim_split_0___pvcn_757__cnngen_demangled_name 	"__pvcn_757_"
#define flexidag_openseg_prim_split_0___pvcn_757__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_757__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_757__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_757__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_757__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_757__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_757__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_757__byte_offset 	872	/* 0x00000368 */
#define flexidag_openseg_prim_split_0___pvcn_757__vbase_byte_offset 	876	/* 0x0000036c */
#define flexidag_openseg_prim_split_0___pvcn_757__dbase_byte_offset 	900	/* 0x00000384 */
#define flexidag_openseg_prim_split_0___pvcn_757__dpitchm1_byte_offset 	904	/* 0x00000388 */
#define flexidag_openseg_prim_split_0___pvcn_757__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_757__W 	1760
#define flexidag_openseg_prim_split_0___pvcn_757__H 	1
#define flexidag_openseg_prim_split_0___pvcn_757__D 	1
#define flexidag_openseg_prim_split_0___pvcn_757__P 	1
#define flexidag_openseg_prim_split_0___pvcn_757__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_757__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_757__dpitch_num_bytes 	1760
#define flexidag_openseg_prim_split_0___pvcn_757__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_757__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_757__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_757__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_757__vmem_buffer_num_bytes 	1760
#define flexidag_openseg_prim_split_0___pvcn_757__dram_size_num_bytes 	1760

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_758_ */
#define flexidag_openseg_prim_split_0___pvcn_758__cnngen_demangled_name 	"__pvcn_758_"
#define flexidag_openseg_prim_split_0___pvcn_758__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_758__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_758__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_758__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_758__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_758__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_758__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_758__byte_offset 	912	/* 0x00000390 */
#define flexidag_openseg_prim_split_0___pvcn_758__vbase_byte_offset 	916	/* 0x00000394 */
#define flexidag_openseg_prim_split_0___pvcn_758__dbase_byte_offset 	940	/* 0x000003ac */
#define flexidag_openseg_prim_split_0___pvcn_758__dpitchm1_byte_offset 	944	/* 0x000003b0 */
#define flexidag_openseg_prim_split_0___pvcn_758__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_758__W 	144
#define flexidag_openseg_prim_split_0___pvcn_758__H 	1
#define flexidag_openseg_prim_split_0___pvcn_758__D 	1
#define flexidag_openseg_prim_split_0___pvcn_758__P 	1
#define flexidag_openseg_prim_split_0___pvcn_758__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_758__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_758__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_758__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_758__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_758__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_758__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_758__vmem_buffer_num_bytes 	144
#define flexidag_openseg_prim_split_0___pvcn_758__dram_size_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_760_ */
#define flexidag_openseg_prim_split_0___pvcn_760__cnngen_demangled_name 	"__pvcn_760_"
#define flexidag_openseg_prim_split_0___pvcn_760__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_760__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_760__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_760__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_760__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_760__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_760__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_760__byte_offset 	952	/* 0x000003b8 */
#define flexidag_openseg_prim_split_0___pvcn_760__vbase_byte_offset 	956	/* 0x000003bc */
#define flexidag_openseg_prim_split_0___pvcn_760__dbase_byte_offset 	980	/* 0x000003d4 */
#define flexidag_openseg_prim_split_0___pvcn_760__dpitchm1_byte_offset 	984	/* 0x000003d8 */
#define flexidag_openseg_prim_split_0___pvcn_760__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_760__W 	1796
#define flexidag_openseg_prim_split_0___pvcn_760__H 	1
#define flexidag_openseg_prim_split_0___pvcn_760__D 	1
#define flexidag_openseg_prim_split_0___pvcn_760__P 	1
#define flexidag_openseg_prim_split_0___pvcn_760__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_760__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_760__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_760__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_760__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_760__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_760__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_760__vmem_buffer_num_bytes 	1796
#define flexidag_openseg_prim_split_0___pvcn_760__dram_size_num_bytes 	1824

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_761_ */
#define flexidag_openseg_prim_split_0___pvcn_761__cnngen_demangled_name 	"__pvcn_761_"
#define flexidag_openseg_prim_split_0___pvcn_761__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_761__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_761__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_761__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_761__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_761__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_761__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_761__byte_offset 	992	/* 0x000003e0 */
#define flexidag_openseg_prim_split_0___pvcn_761__vbase_byte_offset 	996	/* 0x000003e4 */
#define flexidag_openseg_prim_split_0___pvcn_761__dbase_byte_offset 	1020	/* 0x000003fc */
#define flexidag_openseg_prim_split_0___pvcn_761__dpitchm1_byte_offset 	1024	/* 0x00000400 */
#define flexidag_openseg_prim_split_0___pvcn_761__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_761__W 	136
#define flexidag_openseg_prim_split_0___pvcn_761__H 	1
#define flexidag_openseg_prim_split_0___pvcn_761__D 	1
#define flexidag_openseg_prim_split_0___pvcn_761__P 	1
#define flexidag_openseg_prim_split_0___pvcn_761__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_761__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_761__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_761__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_761__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_761__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_761__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_761__vmem_buffer_num_bytes 	136
#define flexidag_openseg_prim_split_0___pvcn_761__dram_size_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_764_ */
#define flexidag_openseg_prim_split_0___pvcn_764__cnngen_demangled_name 	"__pvcn_764_"
#define flexidag_openseg_prim_split_0___pvcn_764__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_764__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_764__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_764__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_764__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_764__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_764__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_764__byte_offset 	1032	/* 0x00000408 */
#define flexidag_openseg_prim_split_0___pvcn_764__vbase_byte_offset 	1036	/* 0x0000040c */
#define flexidag_openseg_prim_split_0___pvcn_764__dbase_byte_offset 	1060	/* 0x00000424 */
#define flexidag_openseg_prim_split_0___pvcn_764__dpitchm1_byte_offset 	1064	/* 0x00000428 */
#define flexidag_openseg_prim_split_0___pvcn_764__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_764__W 	1808
#define flexidag_openseg_prim_split_0___pvcn_764__H 	1
#define flexidag_openseg_prim_split_0___pvcn_764__D 	1
#define flexidag_openseg_prim_split_0___pvcn_764__P 	1
#define flexidag_openseg_prim_split_0___pvcn_764__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_764__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_764__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_764__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_764__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_764__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_764__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_764__vmem_buffer_num_bytes 	1808
#define flexidag_openseg_prim_split_0___pvcn_764__dram_size_num_bytes 	1824

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_765_ */
#define flexidag_openseg_prim_split_0___pvcn_765__cnngen_demangled_name 	"__pvcn_765_"
#define flexidag_openseg_prim_split_0___pvcn_765__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_765__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_765__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_765__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_765__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_765__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_765__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_765__byte_offset 	1072	/* 0x00000430 */
#define flexidag_openseg_prim_split_0___pvcn_765__vbase_byte_offset 	1076	/* 0x00000434 */
#define flexidag_openseg_prim_split_0___pvcn_765__dbase_byte_offset 	1100	/* 0x0000044c */
#define flexidag_openseg_prim_split_0___pvcn_765__dpitchm1_byte_offset 	1104	/* 0x00000450 */
#define flexidag_openseg_prim_split_0___pvcn_765__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_765__W 	136
#define flexidag_openseg_prim_split_0___pvcn_765__H 	1
#define flexidag_openseg_prim_split_0___pvcn_765__D 	1
#define flexidag_openseg_prim_split_0___pvcn_765__P 	1
#define flexidag_openseg_prim_split_0___pvcn_765__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_765__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_765__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_765__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_765__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_765__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_765__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_765__vmem_buffer_num_bytes 	136
#define flexidag_openseg_prim_split_0___pvcn_765__dram_size_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_771_ */
#define flexidag_openseg_prim_split_0___pvcn_771__cnngen_demangled_name 	"__pvcn_771_"
#define flexidag_openseg_prim_split_0___pvcn_771__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_771__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_771__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_771__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_771__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_771__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_771__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_771__byte_offset 	1112	/* 0x00000458 */
#define flexidag_openseg_prim_split_0___pvcn_771__vbase_byte_offset 	1116	/* 0x0000045c */
#define flexidag_openseg_prim_split_0___pvcn_771__dbase_byte_offset 	1140	/* 0x00000474 */
#define flexidag_openseg_prim_split_0___pvcn_771__dpitchm1_byte_offset 	1144	/* 0x00000478 */
#define flexidag_openseg_prim_split_0___pvcn_771__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_771__W 	2408
#define flexidag_openseg_prim_split_0___pvcn_771__H 	1
#define flexidag_openseg_prim_split_0___pvcn_771__D 	1
#define flexidag_openseg_prim_split_0___pvcn_771__P 	1
#define flexidag_openseg_prim_split_0___pvcn_771__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_771__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_771__dpitch_num_bytes 	2432
#define flexidag_openseg_prim_split_0___pvcn_771__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_771__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_771__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_771__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_771__vmem_buffer_num_bytes 	2408
#define flexidag_openseg_prim_split_0___pvcn_771__dram_size_num_bytes 	2432

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_772_ */
#define flexidag_openseg_prim_split_0___pvcn_772__cnngen_demangled_name 	"__pvcn_772_"
#define flexidag_openseg_prim_split_0___pvcn_772__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_772__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_772__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_772__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_772__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_772__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_772__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_772__byte_offset 	1152	/* 0x00000480 */
#define flexidag_openseg_prim_split_0___pvcn_772__vbase_byte_offset 	1156	/* 0x00000484 */
#define flexidag_openseg_prim_split_0___pvcn_772__dbase_byte_offset 	1180	/* 0x0000049c */
#define flexidag_openseg_prim_split_0___pvcn_772__dpitchm1_byte_offset 	1184	/* 0x000004a0 */
#define flexidag_openseg_prim_split_0___pvcn_772__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_772__W 	272
#define flexidag_openseg_prim_split_0___pvcn_772__H 	1
#define flexidag_openseg_prim_split_0___pvcn_772__D 	1
#define flexidag_openseg_prim_split_0___pvcn_772__P 	1
#define flexidag_openseg_prim_split_0___pvcn_772__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_772__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_772__dpitch_num_bytes 	288
#define flexidag_openseg_prim_split_0___pvcn_772__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_772__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_772__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_772__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_772__vmem_buffer_num_bytes 	272
#define flexidag_openseg_prim_split_0___pvcn_772__dram_size_num_bytes 	288

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_775_ */
#define flexidag_openseg_prim_split_0___pvcn_775__cnngen_demangled_name 	"__pvcn_775_"
#define flexidag_openseg_prim_split_0___pvcn_775__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_775__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_775__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_775__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_775__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_775__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_775__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_775__byte_offset 	1192	/* 0x000004a8 */
#define flexidag_openseg_prim_split_0___pvcn_775__vbase_byte_offset 	1196	/* 0x000004ac */
#define flexidag_openseg_prim_split_0___pvcn_775__dbase_byte_offset 	1220	/* 0x000004c4 */
#define flexidag_openseg_prim_split_0___pvcn_775__dpitchm1_byte_offset 	1224	/* 0x000004c8 */
#define flexidag_openseg_prim_split_0___pvcn_775__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_775__W 	1780
#define flexidag_openseg_prim_split_0___pvcn_775__H 	1
#define flexidag_openseg_prim_split_0___pvcn_775__D 	1
#define flexidag_openseg_prim_split_0___pvcn_775__P 	1
#define flexidag_openseg_prim_split_0___pvcn_775__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_775__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_775__dpitch_num_bytes 	1792
#define flexidag_openseg_prim_split_0___pvcn_775__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_775__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_775__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_775__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_775__vmem_buffer_num_bytes 	1780
#define flexidag_openseg_prim_split_0___pvcn_775__dram_size_num_bytes 	1792

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_776_ */
#define flexidag_openseg_prim_split_0___pvcn_776__cnngen_demangled_name 	"__pvcn_776_"
#define flexidag_openseg_prim_split_0___pvcn_776__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_776__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_776__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_776__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_776__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_776__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_776__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_776__byte_offset 	1232	/* 0x000004d0 */
#define flexidag_openseg_prim_split_0___pvcn_776__vbase_byte_offset 	1236	/* 0x000004d4 */
#define flexidag_openseg_prim_split_0___pvcn_776__dbase_byte_offset 	1260	/* 0x000004ec */
#define flexidag_openseg_prim_split_0___pvcn_776__dpitchm1_byte_offset 	1264	/* 0x000004f0 */
#define flexidag_openseg_prim_split_0___pvcn_776__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_776__W 	144
#define flexidag_openseg_prim_split_0___pvcn_776__H 	1
#define flexidag_openseg_prim_split_0___pvcn_776__D 	1
#define flexidag_openseg_prim_split_0___pvcn_776__P 	1
#define flexidag_openseg_prim_split_0___pvcn_776__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_776__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_776__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_776__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_776__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_776__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_776__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_776__vmem_buffer_num_bytes 	144
#define flexidag_openseg_prim_split_0___pvcn_776__dram_size_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_778_ */
#define flexidag_openseg_prim_split_0___pvcn_778__cnngen_demangled_name 	"__pvcn_778_"
#define flexidag_openseg_prim_split_0___pvcn_778__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_778__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_778__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_778__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_778__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_778__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_778__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_778__byte_offset 	1272	/* 0x000004f8 */
#define flexidag_openseg_prim_split_0___pvcn_778__vbase_byte_offset 	1276	/* 0x000004fc */
#define flexidag_openseg_prim_split_0___pvcn_778__dbase_byte_offset 	1300	/* 0x00000514 */
#define flexidag_openseg_prim_split_0___pvcn_778__dpitchm1_byte_offset 	1304	/* 0x00000518 */
#define flexidag_openseg_prim_split_0___pvcn_778__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_778__W 	1804
#define flexidag_openseg_prim_split_0___pvcn_778__H 	1
#define flexidag_openseg_prim_split_0___pvcn_778__D 	1
#define flexidag_openseg_prim_split_0___pvcn_778__P 	1
#define flexidag_openseg_prim_split_0___pvcn_778__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_778__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_778__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_778__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_778__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_778__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_778__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_778__vmem_buffer_num_bytes 	1804
#define flexidag_openseg_prim_split_0___pvcn_778__dram_size_num_bytes 	1824

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_779_ */
#define flexidag_openseg_prim_split_0___pvcn_779__cnngen_demangled_name 	"__pvcn_779_"
#define flexidag_openseg_prim_split_0___pvcn_779__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_779__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_779__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_779__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_779__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_779__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_779__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_779__byte_offset 	1312	/* 0x00000520 */
#define flexidag_openseg_prim_split_0___pvcn_779__vbase_byte_offset 	1316	/* 0x00000524 */
#define flexidag_openseg_prim_split_0___pvcn_779__dbase_byte_offset 	1340	/* 0x0000053c */
#define flexidag_openseg_prim_split_0___pvcn_779__dpitchm1_byte_offset 	1344	/* 0x00000540 */
#define flexidag_openseg_prim_split_0___pvcn_779__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_779__W 	136
#define flexidag_openseg_prim_split_0___pvcn_779__H 	1
#define flexidag_openseg_prim_split_0___pvcn_779__D 	1
#define flexidag_openseg_prim_split_0___pvcn_779__P 	1
#define flexidag_openseg_prim_split_0___pvcn_779__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_779__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_779__dpitch_num_bytes 	160
#define flexidag_openseg_prim_split_0___pvcn_779__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_779__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_779__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_779__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_779__vmem_buffer_num_bytes 	136
#define flexidag_openseg_prim_split_0___pvcn_779__dram_size_num_bytes 	160

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_782_ */
#define flexidag_openseg_prim_split_0___pvcn_782__cnngen_demangled_name 	"__pvcn_782_"
#define flexidag_openseg_prim_split_0___pvcn_782__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_782__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_782__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_782__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_782__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_782__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_782__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_782__byte_offset 	1352	/* 0x00000548 */
#define flexidag_openseg_prim_split_0___pvcn_782__vbase_byte_offset 	1356	/* 0x0000054c */
#define flexidag_openseg_prim_split_0___pvcn_782__dbase_byte_offset 	1380	/* 0x00000564 */
#define flexidag_openseg_prim_split_0___pvcn_782__dpitchm1_byte_offset 	1384	/* 0x00000568 */
#define flexidag_openseg_prim_split_0___pvcn_782__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_782__W 	1820
#define flexidag_openseg_prim_split_0___pvcn_782__H 	1
#define flexidag_openseg_prim_split_0___pvcn_782__D 	1
#define flexidag_openseg_prim_split_0___pvcn_782__P 	1
#define flexidag_openseg_prim_split_0___pvcn_782__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_782__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_782__dpitch_num_bytes 	1824
#define flexidag_openseg_prim_split_0___pvcn_782__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_782__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_782__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_782__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_782__vmem_buffer_num_bytes 	1820
#define flexidag_openseg_prim_split_0___pvcn_782__dram_size_num_bytes 	1824

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_783_ */
#define flexidag_openseg_prim_split_0___pvcn_783__cnngen_demangled_name 	"__pvcn_783_"
#define flexidag_openseg_prim_split_0___pvcn_783__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_783__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_783__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_783__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_783__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_783__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_783__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_783__byte_offset 	1392	/* 0x00000570 */
#define flexidag_openseg_prim_split_0___pvcn_783__vbase_byte_offset 	1396	/* 0x00000574 */
#define flexidag_openseg_prim_split_0___pvcn_783__dbase_byte_offset 	1420	/* 0x0000058c */
#define flexidag_openseg_prim_split_0___pvcn_783__dpitchm1_byte_offset 	1424	/* 0x00000590 */
#define flexidag_openseg_prim_split_0___pvcn_783__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_783__W 	208
#define flexidag_openseg_prim_split_0___pvcn_783__H 	1
#define flexidag_openseg_prim_split_0___pvcn_783__D 	1
#define flexidag_openseg_prim_split_0___pvcn_783__P 	1
#define flexidag_openseg_prim_split_0___pvcn_783__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_783__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_783__dpitch_num_bytes 	224
#define flexidag_openseg_prim_split_0___pvcn_783__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_783__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_783__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_783__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_783__vmem_buffer_num_bytes 	208
#define flexidag_openseg_prim_split_0___pvcn_783__dram_size_num_bytes 	224

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_789_ */
#define flexidag_openseg_prim_split_0___pvcn_789__cnngen_demangled_name 	"__pvcn_789_"
#define flexidag_openseg_prim_split_0___pvcn_789__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_789__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_789__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_789__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_789__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_789__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_789__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_789__byte_offset 	1432	/* 0x00000598 */
#define flexidag_openseg_prim_split_0___pvcn_789__vbase_byte_offset 	1436	/* 0x0000059c */
#define flexidag_openseg_prim_split_0___pvcn_789__dbase_byte_offset 	1460	/* 0x000005b4 */
#define flexidag_openseg_prim_split_0___pvcn_789__dpitchm1_byte_offset 	1464	/* 0x000005b8 */
#define flexidag_openseg_prim_split_0___pvcn_789__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_789__W 	12784
#define flexidag_openseg_prim_split_0___pvcn_789__H 	1
#define flexidag_openseg_prim_split_0___pvcn_789__D 	1
#define flexidag_openseg_prim_split_0___pvcn_789__P 	1
#define flexidag_openseg_prim_split_0___pvcn_789__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_789__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_789__dpitch_num_bytes 	12800
#define flexidag_openseg_prim_split_0___pvcn_789__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_789__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_789__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_789__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_789__vmem_buffer_num_bytes 	12784
#define flexidag_openseg_prim_split_0___pvcn_789__dram_size_num_bytes 	12800

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_790_ */
#define flexidag_openseg_prim_split_0___pvcn_790__cnngen_demangled_name 	"__pvcn_790_"
#define flexidag_openseg_prim_split_0___pvcn_790__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_790__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_790__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_790__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_790__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_790__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_790__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_790__byte_offset 	1472	/* 0x000005c0 */
#define flexidag_openseg_prim_split_0___pvcn_790__vbase_byte_offset 	1476	/* 0x000005c4 */
#define flexidag_openseg_prim_split_0___pvcn_790__dbase_byte_offset 	1500	/* 0x000005dc */
#define flexidag_openseg_prim_split_0___pvcn_790__dpitchm1_byte_offset 	1504	/* 0x000005e0 */
#define flexidag_openseg_prim_split_0___pvcn_790__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_790__W 	1088
#define flexidag_openseg_prim_split_0___pvcn_790__H 	1
#define flexidag_openseg_prim_split_0___pvcn_790__D 	1
#define flexidag_openseg_prim_split_0___pvcn_790__P 	1
#define flexidag_openseg_prim_split_0___pvcn_790__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_790__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_790__dpitch_num_bytes 	1088
#define flexidag_openseg_prim_split_0___pvcn_790__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_790__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_790__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_790__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_790__vmem_buffer_num_bytes 	1088
#define flexidag_openseg_prim_split_0___pvcn_790__dram_size_num_bytes 	1088

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_798_ */
#define flexidag_openseg_prim_split_0___pvcn_798__cnngen_demangled_name 	"__pvcn_798_"
#define flexidag_openseg_prim_split_0___pvcn_798__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_798__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_798__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_798__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_798__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_798__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_798__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_798__byte_offset 	1512	/* 0x000005e8 */
#define flexidag_openseg_prim_split_0___pvcn_798__vbase_byte_offset 	1516	/* 0x000005ec */
#define flexidag_openseg_prim_split_0___pvcn_798__dbase_byte_offset 	1540	/* 0x00000604 */
#define flexidag_openseg_prim_split_0___pvcn_798__dpitchm1_byte_offset 	1544	/* 0x00000608 */
#define flexidag_openseg_prim_split_0___pvcn_798__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_798__W 	48
#define flexidag_openseg_prim_split_0___pvcn_798__H 	1
#define flexidag_openseg_prim_split_0___pvcn_798__D 	1
#define flexidag_openseg_prim_split_0___pvcn_798__P 	1
#define flexidag_openseg_prim_split_0___pvcn_798__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_798__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_798__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_798__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_798__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_798__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_798__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_798__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_798__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_799_ */
#define flexidag_openseg_prim_split_0___pvcn_799__cnngen_demangled_name 	"__pvcn_799_"
#define flexidag_openseg_prim_split_0___pvcn_799__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_799__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_799__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_799__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_799__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_799__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_799__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_799__byte_offset 	1552	/* 0x00000610 */
#define flexidag_openseg_prim_split_0___pvcn_799__vbase_byte_offset 	1556	/* 0x00000614 */
#define flexidag_openseg_prim_split_0___pvcn_799__dbase_byte_offset 	1580	/* 0x0000062c */
#define flexidag_openseg_prim_split_0___pvcn_799__dpitchm1_byte_offset 	1584	/* 0x00000630 */
#define flexidag_openseg_prim_split_0___pvcn_799__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_799__W 	48
#define flexidag_openseg_prim_split_0___pvcn_799__H 	1
#define flexidag_openseg_prim_split_0___pvcn_799__D 	1
#define flexidag_openseg_prim_split_0___pvcn_799__P 	1
#define flexidag_openseg_prim_split_0___pvcn_799__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_799__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_799__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_799__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_799__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_799__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_799__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_799__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_799__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_805_ */
#define flexidag_openseg_prim_split_0___pvcn_805__cnngen_demangled_name 	"__pvcn_805_"
#define flexidag_openseg_prim_split_0___pvcn_805__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_805__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_805__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_805__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_805__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_805__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_805__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_805__byte_offset 	1592	/* 0x00000638 */
#define flexidag_openseg_prim_split_0___pvcn_805__vbase_byte_offset 	1596	/* 0x0000063c */
#define flexidag_openseg_prim_split_0___pvcn_805__dbase_byte_offset 	1620	/* 0x00000654 */
#define flexidag_openseg_prim_split_0___pvcn_805__dpitchm1_byte_offset 	1624	/* 0x00000658 */
#define flexidag_openseg_prim_split_0___pvcn_805__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_805__W 	48
#define flexidag_openseg_prim_split_0___pvcn_805__H 	1
#define flexidag_openseg_prim_split_0___pvcn_805__D 	1
#define flexidag_openseg_prim_split_0___pvcn_805__P 	1
#define flexidag_openseg_prim_split_0___pvcn_805__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_805__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_805__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_805__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_805__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_805__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_805__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_805__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_805__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_806_ */
#define flexidag_openseg_prim_split_0___pvcn_806__cnngen_demangled_name 	"__pvcn_806_"
#define flexidag_openseg_prim_split_0___pvcn_806__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_806__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_806__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_806__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_806__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_806__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_806__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_806__byte_offset 	1632	/* 0x00000660 */
#define flexidag_openseg_prim_split_0___pvcn_806__vbase_byte_offset 	1636	/* 0x00000664 */
#define flexidag_openseg_prim_split_0___pvcn_806__dbase_byte_offset 	1660	/* 0x0000067c */
#define flexidag_openseg_prim_split_0___pvcn_806__dpitchm1_byte_offset 	1664	/* 0x00000680 */
#define flexidag_openseg_prim_split_0___pvcn_806__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_806__W 	48
#define flexidag_openseg_prim_split_0___pvcn_806__H 	1
#define flexidag_openseg_prim_split_0___pvcn_806__D 	1
#define flexidag_openseg_prim_split_0___pvcn_806__P 	1
#define flexidag_openseg_prim_split_0___pvcn_806__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_806__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_806__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_806__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_806__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_806__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_806__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_806__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_806__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_812_ */
#define flexidag_openseg_prim_split_0___pvcn_812__cnngen_demangled_name 	"__pvcn_812_"
#define flexidag_openseg_prim_split_0___pvcn_812__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_812__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_812__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_812__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_812__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_812__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_812__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_812__byte_offset 	1672	/* 0x00000688 */
#define flexidag_openseg_prim_split_0___pvcn_812__vbase_byte_offset 	1676	/* 0x0000068c */
#define flexidag_openseg_prim_split_0___pvcn_812__dbase_byte_offset 	1700	/* 0x000006a4 */
#define flexidag_openseg_prim_split_0___pvcn_812__dpitchm1_byte_offset 	1704	/* 0x000006a8 */
#define flexidag_openseg_prim_split_0___pvcn_812__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_812__W 	48
#define flexidag_openseg_prim_split_0___pvcn_812__H 	1
#define flexidag_openseg_prim_split_0___pvcn_812__D 	1
#define flexidag_openseg_prim_split_0___pvcn_812__P 	1
#define flexidag_openseg_prim_split_0___pvcn_812__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_812__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_812__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_812__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_812__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_812__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_812__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_812__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_812__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_813_ */
#define flexidag_openseg_prim_split_0___pvcn_813__cnngen_demangled_name 	"__pvcn_813_"
#define flexidag_openseg_prim_split_0___pvcn_813__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_813__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_813__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_813__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_813__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_813__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_813__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_813__byte_offset 	1712	/* 0x000006b0 */
#define flexidag_openseg_prim_split_0___pvcn_813__vbase_byte_offset 	1716	/* 0x000006b4 */
#define flexidag_openseg_prim_split_0___pvcn_813__dbase_byte_offset 	1740	/* 0x000006cc */
#define flexidag_openseg_prim_split_0___pvcn_813__dpitchm1_byte_offset 	1744	/* 0x000006d0 */
#define flexidag_openseg_prim_split_0___pvcn_813__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_813__W 	48
#define flexidag_openseg_prim_split_0___pvcn_813__H 	1
#define flexidag_openseg_prim_split_0___pvcn_813__D 	1
#define flexidag_openseg_prim_split_0___pvcn_813__P 	1
#define flexidag_openseg_prim_split_0___pvcn_813__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_813__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_813__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_813__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_813__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_813__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_813__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_813__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_813__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_819_ */
#define flexidag_openseg_prim_split_0___pvcn_819__cnngen_demangled_name 	"__pvcn_819_"
#define flexidag_openseg_prim_split_0___pvcn_819__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_819__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_819__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_819__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_819__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_819__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_819__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_819__byte_offset 	1752	/* 0x000006d8 */
#define flexidag_openseg_prim_split_0___pvcn_819__vbase_byte_offset 	1756	/* 0x000006dc */
#define flexidag_openseg_prim_split_0___pvcn_819__dbase_byte_offset 	1780	/* 0x000006f4 */
#define flexidag_openseg_prim_split_0___pvcn_819__dpitchm1_byte_offset 	1784	/* 0x000006f8 */
#define flexidag_openseg_prim_split_0___pvcn_819__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_819__W 	48
#define flexidag_openseg_prim_split_0___pvcn_819__H 	1
#define flexidag_openseg_prim_split_0___pvcn_819__D 	1
#define flexidag_openseg_prim_split_0___pvcn_819__P 	1
#define flexidag_openseg_prim_split_0___pvcn_819__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_819__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_819__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_819__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_819__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_819__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_819__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_819__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_819__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_820_ */
#define flexidag_openseg_prim_split_0___pvcn_820__cnngen_demangled_name 	"__pvcn_820_"
#define flexidag_openseg_prim_split_0___pvcn_820__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_820__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_820__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_820__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_820__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_820__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_820__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_820__byte_offset 	1792	/* 0x00000700 */
#define flexidag_openseg_prim_split_0___pvcn_820__vbase_byte_offset 	1796	/* 0x00000704 */
#define flexidag_openseg_prim_split_0___pvcn_820__dbase_byte_offset 	1820	/* 0x0000071c */
#define flexidag_openseg_prim_split_0___pvcn_820__dpitchm1_byte_offset 	1824	/* 0x00000720 */
#define flexidag_openseg_prim_split_0___pvcn_820__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_820__W 	48
#define flexidag_openseg_prim_split_0___pvcn_820__H 	1
#define flexidag_openseg_prim_split_0___pvcn_820__D 	1
#define flexidag_openseg_prim_split_0___pvcn_820__P 	1
#define flexidag_openseg_prim_split_0___pvcn_820__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_820__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_820__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_820__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_820__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_820__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_820__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_820__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_820__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_826_ */
#define flexidag_openseg_prim_split_0___pvcn_826__cnngen_demangled_name 	"__pvcn_826_"
#define flexidag_openseg_prim_split_0___pvcn_826__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_826__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_826__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_826__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_826__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_826__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_826__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_826__byte_offset 	1832	/* 0x00000728 */
#define flexidag_openseg_prim_split_0___pvcn_826__vbase_byte_offset 	1836	/* 0x0000072c */
#define flexidag_openseg_prim_split_0___pvcn_826__dbase_byte_offset 	1860	/* 0x00000744 */
#define flexidag_openseg_prim_split_0___pvcn_826__dpitchm1_byte_offset 	1864	/* 0x00000748 */
#define flexidag_openseg_prim_split_0___pvcn_826__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_826__W 	48
#define flexidag_openseg_prim_split_0___pvcn_826__H 	1
#define flexidag_openseg_prim_split_0___pvcn_826__D 	1
#define flexidag_openseg_prim_split_0___pvcn_826__P 	1
#define flexidag_openseg_prim_split_0___pvcn_826__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_826__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_826__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_826__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_826__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_826__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_826__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_826__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_826__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_827_ */
#define flexidag_openseg_prim_split_0___pvcn_827__cnngen_demangled_name 	"__pvcn_827_"
#define flexidag_openseg_prim_split_0___pvcn_827__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_827__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_827__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_827__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_827__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_827__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_827__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_827__byte_offset 	1872	/* 0x00000750 */
#define flexidag_openseg_prim_split_0___pvcn_827__vbase_byte_offset 	1876	/* 0x00000754 */
#define flexidag_openseg_prim_split_0___pvcn_827__dbase_byte_offset 	1900	/* 0x0000076c */
#define flexidag_openseg_prim_split_0___pvcn_827__dpitchm1_byte_offset 	1904	/* 0x00000770 */
#define flexidag_openseg_prim_split_0___pvcn_827__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_827__W 	48
#define flexidag_openseg_prim_split_0___pvcn_827__H 	1
#define flexidag_openseg_prim_split_0___pvcn_827__D 	1
#define flexidag_openseg_prim_split_0___pvcn_827__P 	1
#define flexidag_openseg_prim_split_0___pvcn_827__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_827__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_827__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_827__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_827__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_827__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_827__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_827__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_827__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_833_ */
#define flexidag_openseg_prim_split_0___pvcn_833__cnngen_demangled_name 	"__pvcn_833_"
#define flexidag_openseg_prim_split_0___pvcn_833__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_833__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_833__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_833__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_833__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_833__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_833__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_833__byte_offset 	1912	/* 0x00000778 */
#define flexidag_openseg_prim_split_0___pvcn_833__vbase_byte_offset 	1916	/* 0x0000077c */
#define flexidag_openseg_prim_split_0___pvcn_833__dbase_byte_offset 	1940	/* 0x00000794 */
#define flexidag_openseg_prim_split_0___pvcn_833__dpitchm1_byte_offset 	1944	/* 0x00000798 */
#define flexidag_openseg_prim_split_0___pvcn_833__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_833__W 	48
#define flexidag_openseg_prim_split_0___pvcn_833__H 	1
#define flexidag_openseg_prim_split_0___pvcn_833__D 	1
#define flexidag_openseg_prim_split_0___pvcn_833__P 	1
#define flexidag_openseg_prim_split_0___pvcn_833__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_833__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_833__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_833__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_833__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_833__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_833__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_833__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_833__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_834_ */
#define flexidag_openseg_prim_split_0___pvcn_834__cnngen_demangled_name 	"__pvcn_834_"
#define flexidag_openseg_prim_split_0___pvcn_834__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_834__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_834__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_834__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_834__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_834__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_834__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_834__byte_offset 	1952	/* 0x000007a0 */
#define flexidag_openseg_prim_split_0___pvcn_834__vbase_byte_offset 	1956	/* 0x000007a4 */
#define flexidag_openseg_prim_split_0___pvcn_834__dbase_byte_offset 	1980	/* 0x000007bc */
#define flexidag_openseg_prim_split_0___pvcn_834__dpitchm1_byte_offset 	1984	/* 0x000007c0 */
#define flexidag_openseg_prim_split_0___pvcn_834__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_834__W 	48
#define flexidag_openseg_prim_split_0___pvcn_834__H 	1
#define flexidag_openseg_prim_split_0___pvcn_834__D 	1
#define flexidag_openseg_prim_split_0___pvcn_834__P 	1
#define flexidag_openseg_prim_split_0___pvcn_834__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_834__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_834__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_834__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_834__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_834__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_834__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_834__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_834__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_840_ */
#define flexidag_openseg_prim_split_0___pvcn_840__cnngen_demangled_name 	"__pvcn_840_"
#define flexidag_openseg_prim_split_0___pvcn_840__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_840__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_840__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_840__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_840__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_840__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_840__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_840__byte_offset 	1992	/* 0x000007c8 */
#define flexidag_openseg_prim_split_0___pvcn_840__vbase_byte_offset 	1996	/* 0x000007cc */
#define flexidag_openseg_prim_split_0___pvcn_840__dbase_byte_offset 	2020	/* 0x000007e4 */
#define flexidag_openseg_prim_split_0___pvcn_840__dpitchm1_byte_offset 	2024	/* 0x000007e8 */
#define flexidag_openseg_prim_split_0___pvcn_840__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_840__W 	48
#define flexidag_openseg_prim_split_0___pvcn_840__H 	1
#define flexidag_openseg_prim_split_0___pvcn_840__D 	1
#define flexidag_openseg_prim_split_0___pvcn_840__P 	1
#define flexidag_openseg_prim_split_0___pvcn_840__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_840__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_840__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_840__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_840__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_840__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_840__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_840__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_840__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_841_ */
#define flexidag_openseg_prim_split_0___pvcn_841__cnngen_demangled_name 	"__pvcn_841_"
#define flexidag_openseg_prim_split_0___pvcn_841__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_841__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_841__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_841__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_841__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_841__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_841__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_841__byte_offset 	2032	/* 0x000007f0 */
#define flexidag_openseg_prim_split_0___pvcn_841__vbase_byte_offset 	2036	/* 0x000007f4 */
#define flexidag_openseg_prim_split_0___pvcn_841__dbase_byte_offset 	2060	/* 0x0000080c */
#define flexidag_openseg_prim_split_0___pvcn_841__dpitchm1_byte_offset 	2064	/* 0x00000810 */
#define flexidag_openseg_prim_split_0___pvcn_841__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_841__W 	48
#define flexidag_openseg_prim_split_0___pvcn_841__H 	1
#define flexidag_openseg_prim_split_0___pvcn_841__D 	1
#define flexidag_openseg_prim_split_0___pvcn_841__P 	1
#define flexidag_openseg_prim_split_0___pvcn_841__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_841__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_841__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_841__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_841__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_841__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_841__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_841__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_841__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_847_ */
#define flexidag_openseg_prim_split_0___pvcn_847__cnngen_demangled_name 	"__pvcn_847_"
#define flexidag_openseg_prim_split_0___pvcn_847__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_847__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_847__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_847__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_847__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_847__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_847__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_847__byte_offset 	2072	/* 0x00000818 */
#define flexidag_openseg_prim_split_0___pvcn_847__vbase_byte_offset 	2076	/* 0x0000081c */
#define flexidag_openseg_prim_split_0___pvcn_847__dbase_byte_offset 	2100	/* 0x00000834 */
#define flexidag_openseg_prim_split_0___pvcn_847__dpitchm1_byte_offset 	2104	/* 0x00000838 */
#define flexidag_openseg_prim_split_0___pvcn_847__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_847__W 	48
#define flexidag_openseg_prim_split_0___pvcn_847__H 	1
#define flexidag_openseg_prim_split_0___pvcn_847__D 	1
#define flexidag_openseg_prim_split_0___pvcn_847__P 	1
#define flexidag_openseg_prim_split_0___pvcn_847__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_847__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_847__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_847__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_847__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_847__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_847__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_847__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_847__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_848_ */
#define flexidag_openseg_prim_split_0___pvcn_848__cnngen_demangled_name 	"__pvcn_848_"
#define flexidag_openseg_prim_split_0___pvcn_848__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_848__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_848__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_848__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_848__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_848__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_848__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_848__byte_offset 	2112	/* 0x00000840 */
#define flexidag_openseg_prim_split_0___pvcn_848__vbase_byte_offset 	2116	/* 0x00000844 */
#define flexidag_openseg_prim_split_0___pvcn_848__dbase_byte_offset 	2140	/* 0x0000085c */
#define flexidag_openseg_prim_split_0___pvcn_848__dpitchm1_byte_offset 	2144	/* 0x00000860 */
#define flexidag_openseg_prim_split_0___pvcn_848__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_848__W 	48
#define flexidag_openseg_prim_split_0___pvcn_848__H 	1
#define flexidag_openseg_prim_split_0___pvcn_848__D 	1
#define flexidag_openseg_prim_split_0___pvcn_848__P 	1
#define flexidag_openseg_prim_split_0___pvcn_848__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_848__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_848__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_848__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_848__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_848__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_848__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_848__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_848__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_854_ */
#define flexidag_openseg_prim_split_0___pvcn_854__cnngen_demangled_name 	"__pvcn_854_"
#define flexidag_openseg_prim_split_0___pvcn_854__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_854__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_854__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_854__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_854__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_854__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_854__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_854__byte_offset 	2152	/* 0x00000868 */
#define flexidag_openseg_prim_split_0___pvcn_854__vbase_byte_offset 	2156	/* 0x0000086c */
#define flexidag_openseg_prim_split_0___pvcn_854__dbase_byte_offset 	2180	/* 0x00000884 */
#define flexidag_openseg_prim_split_0___pvcn_854__dpitchm1_byte_offset 	2184	/* 0x00000888 */
#define flexidag_openseg_prim_split_0___pvcn_854__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_854__W 	48
#define flexidag_openseg_prim_split_0___pvcn_854__H 	1
#define flexidag_openseg_prim_split_0___pvcn_854__D 	1
#define flexidag_openseg_prim_split_0___pvcn_854__P 	1
#define flexidag_openseg_prim_split_0___pvcn_854__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_854__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_854__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_854__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_854__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_854__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_854__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_854__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_854__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_855_ */
#define flexidag_openseg_prim_split_0___pvcn_855__cnngen_demangled_name 	"__pvcn_855_"
#define flexidag_openseg_prim_split_0___pvcn_855__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_855__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_855__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_855__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_855__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_855__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_855__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_855__byte_offset 	2192	/* 0x00000890 */
#define flexidag_openseg_prim_split_0___pvcn_855__vbase_byte_offset 	2196	/* 0x00000894 */
#define flexidag_openseg_prim_split_0___pvcn_855__dbase_byte_offset 	2220	/* 0x000008ac */
#define flexidag_openseg_prim_split_0___pvcn_855__dpitchm1_byte_offset 	2224	/* 0x000008b0 */
#define flexidag_openseg_prim_split_0___pvcn_855__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_855__W 	48
#define flexidag_openseg_prim_split_0___pvcn_855__H 	1
#define flexidag_openseg_prim_split_0___pvcn_855__D 	1
#define flexidag_openseg_prim_split_0___pvcn_855__P 	1
#define flexidag_openseg_prim_split_0___pvcn_855__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_855__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_855__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_855__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_855__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_855__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_855__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_855__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_855__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_861_ */
#define flexidag_openseg_prim_split_0___pvcn_861__cnngen_demangled_name 	"__pvcn_861_"
#define flexidag_openseg_prim_split_0___pvcn_861__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_861__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_861__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_861__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_861__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_861__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_861__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_861__byte_offset 	2232	/* 0x000008b8 */
#define flexidag_openseg_prim_split_0___pvcn_861__vbase_byte_offset 	2236	/* 0x000008bc */
#define flexidag_openseg_prim_split_0___pvcn_861__dbase_byte_offset 	2260	/* 0x000008d4 */
#define flexidag_openseg_prim_split_0___pvcn_861__dpitchm1_byte_offset 	2264	/* 0x000008d8 */
#define flexidag_openseg_prim_split_0___pvcn_861__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_861__W 	48
#define flexidag_openseg_prim_split_0___pvcn_861__H 	1
#define flexidag_openseg_prim_split_0___pvcn_861__D 	1
#define flexidag_openseg_prim_split_0___pvcn_861__P 	1
#define flexidag_openseg_prim_split_0___pvcn_861__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_861__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_861__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_861__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_861__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_861__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_861__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_861__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_861__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_862_ */
#define flexidag_openseg_prim_split_0___pvcn_862__cnngen_demangled_name 	"__pvcn_862_"
#define flexidag_openseg_prim_split_0___pvcn_862__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_862__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_862__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_862__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_862__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_862__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_862__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_862__byte_offset 	2272	/* 0x000008e0 */
#define flexidag_openseg_prim_split_0___pvcn_862__vbase_byte_offset 	2276	/* 0x000008e4 */
#define flexidag_openseg_prim_split_0___pvcn_862__dbase_byte_offset 	2300	/* 0x000008fc */
#define flexidag_openseg_prim_split_0___pvcn_862__dpitchm1_byte_offset 	2304	/* 0x00000900 */
#define flexidag_openseg_prim_split_0___pvcn_862__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_862__W 	48
#define flexidag_openseg_prim_split_0___pvcn_862__H 	1
#define flexidag_openseg_prim_split_0___pvcn_862__D 	1
#define flexidag_openseg_prim_split_0___pvcn_862__P 	1
#define flexidag_openseg_prim_split_0___pvcn_862__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_862__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_862__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_862__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_862__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_862__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_862__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_862__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_862__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_868_ */
#define flexidag_openseg_prim_split_0___pvcn_868__cnngen_demangled_name 	"__pvcn_868_"
#define flexidag_openseg_prim_split_0___pvcn_868__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_868__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_868__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_868__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_868__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_868__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_868__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_868__byte_offset 	2312	/* 0x00000908 */
#define flexidag_openseg_prim_split_0___pvcn_868__vbase_byte_offset 	2316	/* 0x0000090c */
#define flexidag_openseg_prim_split_0___pvcn_868__dbase_byte_offset 	2340	/* 0x00000924 */
#define flexidag_openseg_prim_split_0___pvcn_868__dpitchm1_byte_offset 	2344	/* 0x00000928 */
#define flexidag_openseg_prim_split_0___pvcn_868__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_868__W 	48
#define flexidag_openseg_prim_split_0___pvcn_868__H 	1
#define flexidag_openseg_prim_split_0___pvcn_868__D 	1
#define flexidag_openseg_prim_split_0___pvcn_868__P 	1
#define flexidag_openseg_prim_split_0___pvcn_868__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_868__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_868__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_868__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_868__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_868__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_868__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_868__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_868__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_869_ */
#define flexidag_openseg_prim_split_0___pvcn_869__cnngen_demangled_name 	"__pvcn_869_"
#define flexidag_openseg_prim_split_0___pvcn_869__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_869__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_869__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_869__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_869__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_869__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_869__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_869__byte_offset 	2352	/* 0x00000930 */
#define flexidag_openseg_prim_split_0___pvcn_869__vbase_byte_offset 	2356	/* 0x00000934 */
#define flexidag_openseg_prim_split_0___pvcn_869__dbase_byte_offset 	2380	/* 0x0000094c */
#define flexidag_openseg_prim_split_0___pvcn_869__dpitchm1_byte_offset 	2384	/* 0x00000950 */
#define flexidag_openseg_prim_split_0___pvcn_869__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_869__W 	48
#define flexidag_openseg_prim_split_0___pvcn_869__H 	1
#define flexidag_openseg_prim_split_0___pvcn_869__D 	1
#define flexidag_openseg_prim_split_0___pvcn_869__P 	1
#define flexidag_openseg_prim_split_0___pvcn_869__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_869__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_869__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_869__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_869__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_869__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_869__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_869__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_869__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_875_ */
#define flexidag_openseg_prim_split_0___pvcn_875__cnngen_demangled_name 	"__pvcn_875_"
#define flexidag_openseg_prim_split_0___pvcn_875__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_875__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_875__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_875__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_875__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_875__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_875__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_875__byte_offset 	2392	/* 0x00000958 */
#define flexidag_openseg_prim_split_0___pvcn_875__vbase_byte_offset 	2396	/* 0x0000095c */
#define flexidag_openseg_prim_split_0___pvcn_875__dbase_byte_offset 	2420	/* 0x00000974 */
#define flexidag_openseg_prim_split_0___pvcn_875__dpitchm1_byte_offset 	2424	/* 0x00000978 */
#define flexidag_openseg_prim_split_0___pvcn_875__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_875__W 	48
#define flexidag_openseg_prim_split_0___pvcn_875__H 	1
#define flexidag_openseg_prim_split_0___pvcn_875__D 	1
#define flexidag_openseg_prim_split_0___pvcn_875__P 	1
#define flexidag_openseg_prim_split_0___pvcn_875__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_875__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_875__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_875__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_875__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_875__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_875__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_875__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_875__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_876_ */
#define flexidag_openseg_prim_split_0___pvcn_876__cnngen_demangled_name 	"__pvcn_876_"
#define flexidag_openseg_prim_split_0___pvcn_876__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_876__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_876__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_876__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_876__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_876__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_876__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_876__byte_offset 	2432	/* 0x00000980 */
#define flexidag_openseg_prim_split_0___pvcn_876__vbase_byte_offset 	2436	/* 0x00000984 */
#define flexidag_openseg_prim_split_0___pvcn_876__dbase_byte_offset 	2460	/* 0x0000099c */
#define flexidag_openseg_prim_split_0___pvcn_876__dpitchm1_byte_offset 	2464	/* 0x000009a0 */
#define flexidag_openseg_prim_split_0___pvcn_876__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_876__W 	48
#define flexidag_openseg_prim_split_0___pvcn_876__H 	1
#define flexidag_openseg_prim_split_0___pvcn_876__D 	1
#define flexidag_openseg_prim_split_0___pvcn_876__P 	1
#define flexidag_openseg_prim_split_0___pvcn_876__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_876__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_876__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_876__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_876__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_876__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_876__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_876__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_876__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_882_ */
#define flexidag_openseg_prim_split_0___pvcn_882__cnngen_demangled_name 	"__pvcn_882_"
#define flexidag_openseg_prim_split_0___pvcn_882__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_882__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_882__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_882__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_882__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_882__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_882__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_882__byte_offset 	2472	/* 0x000009a8 */
#define flexidag_openseg_prim_split_0___pvcn_882__vbase_byte_offset 	2476	/* 0x000009ac */
#define flexidag_openseg_prim_split_0___pvcn_882__dbase_byte_offset 	2500	/* 0x000009c4 */
#define flexidag_openseg_prim_split_0___pvcn_882__dpitchm1_byte_offset 	2504	/* 0x000009c8 */
#define flexidag_openseg_prim_split_0___pvcn_882__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_882__W 	48
#define flexidag_openseg_prim_split_0___pvcn_882__H 	1
#define flexidag_openseg_prim_split_0___pvcn_882__D 	1
#define flexidag_openseg_prim_split_0___pvcn_882__P 	1
#define flexidag_openseg_prim_split_0___pvcn_882__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_882__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_882__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_882__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_882__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_882__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_882__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_882__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_882__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_883_ */
#define flexidag_openseg_prim_split_0___pvcn_883__cnngen_demangled_name 	"__pvcn_883_"
#define flexidag_openseg_prim_split_0___pvcn_883__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_883__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_883__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_883__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_883__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_883__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_883__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_883__byte_offset 	2512	/* 0x000009d0 */
#define flexidag_openseg_prim_split_0___pvcn_883__vbase_byte_offset 	2516	/* 0x000009d4 */
#define flexidag_openseg_prim_split_0___pvcn_883__dbase_byte_offset 	2540	/* 0x000009ec */
#define flexidag_openseg_prim_split_0___pvcn_883__dpitchm1_byte_offset 	2544	/* 0x000009f0 */
#define flexidag_openseg_prim_split_0___pvcn_883__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_883__W 	48
#define flexidag_openseg_prim_split_0___pvcn_883__H 	1
#define flexidag_openseg_prim_split_0___pvcn_883__D 	1
#define flexidag_openseg_prim_split_0___pvcn_883__P 	1
#define flexidag_openseg_prim_split_0___pvcn_883__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_883__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_883__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_883__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_883__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_883__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_883__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_883__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_883__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_889_ */
#define flexidag_openseg_prim_split_0___pvcn_889__cnngen_demangled_name 	"__pvcn_889_"
#define flexidag_openseg_prim_split_0___pvcn_889__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_889__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_889__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_889__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_889__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_889__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_889__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_889__byte_offset 	2552	/* 0x000009f8 */
#define flexidag_openseg_prim_split_0___pvcn_889__vbase_byte_offset 	2556	/* 0x000009fc */
#define flexidag_openseg_prim_split_0___pvcn_889__dbase_byte_offset 	2580	/* 0x00000a14 */
#define flexidag_openseg_prim_split_0___pvcn_889__dpitchm1_byte_offset 	2584	/* 0x00000a18 */
#define flexidag_openseg_prim_split_0___pvcn_889__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_889__W 	48
#define flexidag_openseg_prim_split_0___pvcn_889__H 	1
#define flexidag_openseg_prim_split_0___pvcn_889__D 	1
#define flexidag_openseg_prim_split_0___pvcn_889__P 	1
#define flexidag_openseg_prim_split_0___pvcn_889__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_889__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_889__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_889__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_889__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_889__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_889__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_889__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_889__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_890_ */
#define flexidag_openseg_prim_split_0___pvcn_890__cnngen_demangled_name 	"__pvcn_890_"
#define flexidag_openseg_prim_split_0___pvcn_890__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_890__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_890__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_890__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_890__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_890__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_890__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_890__byte_offset 	2592	/* 0x00000a20 */
#define flexidag_openseg_prim_split_0___pvcn_890__vbase_byte_offset 	2596	/* 0x00000a24 */
#define flexidag_openseg_prim_split_0___pvcn_890__dbase_byte_offset 	2620	/* 0x00000a3c */
#define flexidag_openseg_prim_split_0___pvcn_890__dpitchm1_byte_offset 	2624	/* 0x00000a40 */
#define flexidag_openseg_prim_split_0___pvcn_890__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_890__W 	48
#define flexidag_openseg_prim_split_0___pvcn_890__H 	1
#define flexidag_openseg_prim_split_0___pvcn_890__D 	1
#define flexidag_openseg_prim_split_0___pvcn_890__P 	1
#define flexidag_openseg_prim_split_0___pvcn_890__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_890__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_890__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_890__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_890__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_890__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_890__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_890__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_890__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_896_ */
#define flexidag_openseg_prim_split_0___pvcn_896__cnngen_demangled_name 	"__pvcn_896_"
#define flexidag_openseg_prim_split_0___pvcn_896__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_896__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_896__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_896__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_896__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_896__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_896__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_896__byte_offset 	2632	/* 0x00000a48 */
#define flexidag_openseg_prim_split_0___pvcn_896__vbase_byte_offset 	2636	/* 0x00000a4c */
#define flexidag_openseg_prim_split_0___pvcn_896__dbase_byte_offset 	2660	/* 0x00000a64 */
#define flexidag_openseg_prim_split_0___pvcn_896__dpitchm1_byte_offset 	2664	/* 0x00000a68 */
#define flexidag_openseg_prim_split_0___pvcn_896__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_896__W 	48
#define flexidag_openseg_prim_split_0___pvcn_896__H 	1
#define flexidag_openseg_prim_split_0___pvcn_896__D 	1
#define flexidag_openseg_prim_split_0___pvcn_896__P 	1
#define flexidag_openseg_prim_split_0___pvcn_896__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_896__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_896__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_896__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_896__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_896__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_896__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_896__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_896__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_897_ */
#define flexidag_openseg_prim_split_0___pvcn_897__cnngen_demangled_name 	"__pvcn_897_"
#define flexidag_openseg_prim_split_0___pvcn_897__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_897__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_897__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_897__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_897__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_897__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_897__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_897__byte_offset 	2672	/* 0x00000a70 */
#define flexidag_openseg_prim_split_0___pvcn_897__vbase_byte_offset 	2676	/* 0x00000a74 */
#define flexidag_openseg_prim_split_0___pvcn_897__dbase_byte_offset 	2700	/* 0x00000a8c */
#define flexidag_openseg_prim_split_0___pvcn_897__dpitchm1_byte_offset 	2704	/* 0x00000a90 */
#define flexidag_openseg_prim_split_0___pvcn_897__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_897__W 	48
#define flexidag_openseg_prim_split_0___pvcn_897__H 	1
#define flexidag_openseg_prim_split_0___pvcn_897__D 	1
#define flexidag_openseg_prim_split_0___pvcn_897__P 	1
#define flexidag_openseg_prim_split_0___pvcn_897__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_897__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_897__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_897__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_897__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_897__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_897__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_897__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_897__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_903_ */
#define flexidag_openseg_prim_split_0___pvcn_903__cnngen_demangled_name 	"__pvcn_903_"
#define flexidag_openseg_prim_split_0___pvcn_903__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_903__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_903__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_903__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_903__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_903__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_903__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_903__byte_offset 	2712	/* 0x00000a98 */
#define flexidag_openseg_prim_split_0___pvcn_903__vbase_byte_offset 	2716	/* 0x00000a9c */
#define flexidag_openseg_prim_split_0___pvcn_903__dbase_byte_offset 	2740	/* 0x00000ab4 */
#define flexidag_openseg_prim_split_0___pvcn_903__dpitchm1_byte_offset 	2744	/* 0x00000ab8 */
#define flexidag_openseg_prim_split_0___pvcn_903__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_903__W 	48
#define flexidag_openseg_prim_split_0___pvcn_903__H 	1
#define flexidag_openseg_prim_split_0___pvcn_903__D 	1
#define flexidag_openseg_prim_split_0___pvcn_903__P 	1
#define flexidag_openseg_prim_split_0___pvcn_903__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_903__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_903__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_903__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_903__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_903__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_903__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_903__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_903__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input __pvcn_904_ */
#define flexidag_openseg_prim_split_0___pvcn_904__cnngen_demangled_name 	"__pvcn_904_"
#define flexidag_openseg_prim_split_0___pvcn_904__is_constant 	1
#define flexidag_openseg_prim_split_0___pvcn_904__has_init_data 	1
#define flexidag_openseg_prim_split_0___pvcn_904__is_variable_scalar 	0
#define flexidag_openseg_prim_split_0___pvcn_904__is_bitvector 	0
#define flexidag_openseg_prim_split_0___pvcn_904__is_rlz 	0
#define flexidag_openseg_prim_split_0___pvcn_904__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_904__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___pvcn_904__byte_offset 	2752	/* 0x00000ac0 */
#define flexidag_openseg_prim_split_0___pvcn_904__vbase_byte_offset 	2756	/* 0x00000ac4 */
#define flexidag_openseg_prim_split_0___pvcn_904__dbase_byte_offset 	2780	/* 0x00000adc */
#define flexidag_openseg_prim_split_0___pvcn_904__dpitchm1_byte_offset 	2784	/* 0x00000ae0 */
#define flexidag_openseg_prim_split_0___pvcn_904__dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0___pvcn_904__W 	48
#define flexidag_openseg_prim_split_0___pvcn_904__H 	1
#define flexidag_openseg_prim_split_0___pvcn_904__D 	1
#define flexidag_openseg_prim_split_0___pvcn_904__P 	1
#define flexidag_openseg_prim_split_0___pvcn_904__data_num_bytes 	1
#define flexidag_openseg_prim_split_0___pvcn_904__denable 	1
#define flexidag_openseg_prim_split_0___pvcn_904__dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_0___pvcn_904__dram_format 	0
#define flexidag_openseg_prim_split_0___pvcn_904__vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0___pvcn_904__tile_width 	1
#define flexidag_openseg_prim_split_0___pvcn_904__tile_height 	1
#define flexidag_openseg_prim_split_0___pvcn_904__vmem_buffer_num_bytes 	48
#define flexidag_openseg_prim_split_0___pvcn_904__dram_size_num_bytes 	64

/* flexidag_openseg_prim_split_0 SMB_input Placeholder_uv_yuv444_rgb___constant___2 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_cnngen_demangled_name 	"Placeholder_uv_yuv444_rgb___constant___2"
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_is_constant 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_has_init_data 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_is_variable_scalar 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_byte_offset 	2792	/* 0x00000ae8 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_vbase_byte_offset 	2796	/* 0x00000aec */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_dbase_byte_offset 	2816	/* 0x00000b00 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_dpitchm1_byte_offset 	2820	/* 0x00000b04 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_W 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_H 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_D 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_P 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_denable 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_dram_format 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_tile_width 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_tile_height 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_vmem_buffer_num_bytes 	4
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___constant___2_dram_size_num_bytes 	32

/* flexidag_openseg_prim_split_0 HMB_input Placeholder */
#define flexidag_openseg_prim_split_0_Placeholder_cnngen_demangled_name 	"Placeholder"
#define flexidag_openseg_prim_split_0_Placeholder_is_main_input_output 	1
#define flexidag_openseg_prim_split_0_Placeholder_is_constant 	0
#define flexidag_openseg_prim_split_0_Placeholder_has_init_data 	0
#define flexidag_openseg_prim_split_0_Placeholder_is_variable_scalar 	0
#define flexidag_openseg_prim_split_0_Placeholder_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_0_Placeholder_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_0_Placeholder_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_byte_offset 	2828	/* 0x00000b0c */
#define flexidag_openseg_prim_split_0_Placeholder_vbase_byte_offset 	2832	/* 0x00000b10 */
#define flexidag_openseg_prim_split_0_Placeholder_dbase_byte_offset 	2852	/* 0x00000b24 */
#define flexidag_openseg_prim_split_0_Placeholder_dpitchm1_byte_offset 	2856	/* 0x00000b28 */
#define flexidag_openseg_prim_split_0_Placeholder_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_vwidth_minus_one_byte_offset 	2844	/* 0x00000b1c */
#define flexidag_openseg_prim_split_0_Placeholder_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_vheight_minus_one_byte_offset 	2846	/* 0x00000b1e */
#define flexidag_openseg_prim_split_0_Placeholder_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_drotate_bit_offset 	22790	/* 0x00005906 */
#define flexidag_openseg_prim_split_0_Placeholder_hflip_bit_offset 	22791	/* 0x00005907 */
#define flexidag_openseg_prim_split_0_Placeholder_vflip_bit_offset 	22792	/* 0x00005908 */
#define flexidag_openseg_prim_split_0_Placeholder_dflip_bit_offset 	22793	/* 0x00005909 */
#define flexidag_openseg_prim_split_0_Placeholder_pflip_bit_offset 	22794	/* 0x0000590a */
#define flexidag_openseg_prim_split_0_Placeholder_W 	1280
#define flexidag_openseg_prim_split_0_Placeholder_H 	512
#define flexidag_openseg_prim_split_0_Placeholder_D 	1
#define flexidag_openseg_prim_split_0_Placeholder_P 	1
#define flexidag_openseg_prim_split_0_Placeholder_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_Placeholder_denable 	1
#define flexidag_openseg_prim_split_0_Placeholder_dpitch_num_bytes 	1280
#define flexidag_openseg_prim_split_0_Placeholder_dram_format 	0
#define flexidag_openseg_prim_split_0_Placeholder_vp_interleave_mode 	0
#define flexidag_openseg_prim_split_0_Placeholder_tile_width 	4
#define flexidag_openseg_prim_split_0_Placeholder_tile_height 	1
#define flexidag_openseg_prim_split_0_Placeholder_vmem_buffer_num_bytes 	5120
#define flexidag_openseg_prim_split_0_Placeholder_dram_size_num_bytes 	655360
#define flexidag_openseg_prim_split_0_Placeholder_sign 	0
#define flexidag_openseg_prim_split_0_Placeholder_datasize 	0
#define flexidag_openseg_prim_split_0_Placeholder_expoffset 	0
#define flexidag_openseg_prim_split_0_Placeholder_expbits 	0
#define flexidag_openseg_prim_split_0_Placeholder_drotate 	0
#define flexidag_openseg_prim_split_0_Placeholder_hflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_vflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_dflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_pflip 	0

/* flexidag_openseg_prim_split_0 HMB_input Placeholder_uv */
#define flexidag_openseg_prim_split_0_Placeholder_uv_cnngen_demangled_name 	"Placeholder_uv"
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_main_input_output 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_constant 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_has_init_data 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_variable_scalar 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_byte_offset 	2864	/* 0x00000b30 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vbase_byte_offset 	2868	/* 0x00000b34 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_dbase_byte_offset 	2892	/* 0x00000b4c */
#define flexidag_openseg_prim_split_0_Placeholder_uv_dpitchm1_byte_offset 	2896	/* 0x00000b50 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vwidth_minus_one_byte_offset 	2880	/* 0x00000b40 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vheight_minus_one_byte_offset 	2882	/* 0x00000b42 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_drotate_bit_offset 	23110	/* 0x00005a46 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_hflip_bit_offset 	23111	/* 0x00005a47 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_vflip_bit_offset 	23112	/* 0x00005a48 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_dflip_bit_offset 	23113	/* 0x00005a49 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_pflip_bit_offset 	23114	/* 0x00005a4a */
#define flexidag_openseg_prim_split_0_Placeholder_uv_W 	640
#define flexidag_openseg_prim_split_0_Placeholder_uv_H 	256
#define flexidag_openseg_prim_split_0_Placeholder_uv_D 	2
#define flexidag_openseg_prim_split_0_Placeholder_uv_P 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_denable 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_dpitch_num_bytes 	1280
#define flexidag_openseg_prim_split_0_Placeholder_uv_dram_format 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_0_Placeholder_uv_tile_width 	4
#define flexidag_openseg_prim_split_0_Placeholder_uv_tile_height 	1
#define flexidag_openseg_prim_split_0_Placeholder_uv_vmem_buffer_num_bytes 	3916
#define flexidag_openseg_prim_split_0_Placeholder_uv_dram_size_num_bytes 	327680
#define flexidag_openseg_prim_split_0_Placeholder_uv_sign 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_datasize 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_expoffset 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_expbits 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_drotate 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_hflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_vflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_dflip 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_pflip 	0

/* flexidag_openseg_prim_split_0 VCB Placeholder_uv_resize */
#define flexidag_openseg_prim_split_0_Placeholder_uv_resize_cnngen_demangled_name 	"Placeholder_uv_resize"
#define flexidag_openseg_prim_split_0_Placeholder_uv_resize_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_resize_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_resize_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_resize_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_resize_byte_offset 	2912	/* 0x00000b60 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_resize_vbase_byte_offset 	2920	/* 0x00000b68 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_resize_vmem_buffer_num_bytes 	15392

/* flexidag_openseg_prim_split_0 VCB Placeholder_uv_yuv444_rgb___merged___3 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___merged___3_cnngen_demangled_name 	"Placeholder_uv_yuv444_rgb___merged___3"
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___merged___3_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___merged___3_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___merged___3_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___merged___3_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___merged___3_byte_offset 	3028	/* 0x00000bd4 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___merged___3_vbase_byte_offset 	3036	/* 0x00000bdc */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___merged___3_vmem_buffer_num_bytes 	10304

/* flexidag_openseg_prim_split_0 VCB Placeholder_uv_yuv444_rgb___conv2i___4 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___conv2i___4_cnngen_demangled_name 	"Placeholder_uv_yuv444_rgb___conv2i___4"
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___conv2i___4_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___conv2i___4_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___conv2i___4_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___conv2i___4_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___conv2i___4_byte_offset 	3064	/* 0x00000bf8 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___conv2i___4_vbase_byte_offset 	3072	/* 0x00000c00 */
#define flexidag_openseg_prim_split_0_Placeholder_uv_yuv444_rgb___conv2i___4_vmem_buffer_num_bytes 	15408

/* flexidag_openseg_prim_split_0 VCB Placeholder_div */
#define flexidag_openseg_prim_split_0_Placeholder_div_cnngen_demangled_name 	"Placeholder_div"
#define flexidag_openseg_prim_split_0_Placeholder_div_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Placeholder_div_is_rlz 	0
#define flexidag_openseg_prim_split_0_Placeholder_div_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_div_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_Placeholder_div_byte_offset 	3204	/* 0x00000c84 */
#define flexidag_openseg_prim_split_0_Placeholder_div_vbase_byte_offset 	3212	/* 0x00000c8c */
#define flexidag_openseg_prim_split_0_Placeholder_div_vmem_buffer_num_bytes 	15768

/* flexidag_openseg_prim_split_0 HMB_output Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_is_main_input_output 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	3260	/* 0x00000cbc */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	3264	/* 0x00000cc0 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dbase_byte_offset 	3288	/* 0x00000cd8 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dpitchm1_byte_offset 	3292	/* 0x00000cdc */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vwidth_minus_one_byte_offset 	3276	/* 0x00000ccc */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vheight_minus_one_byte_offset 	3278	/* 0x00000cce */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_drotate_bit_offset 	26278	/* 0x000066a6 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_hflip_bit_offset 	26279	/* 0x000066a7 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vflip_bit_offset 	26280	/* 0x000066a8 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dflip_bit_offset 	26281	/* 0x000066a9 */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_pflip_bit_offset 	26282	/* 0x000066aa */
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_W 	640
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_H 	256
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_D 	96
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_P 	1
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_denable 	1
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dram_format 	3
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_tile_width 	4
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_tile_height 	1
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	247296
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dram_size_num_bytes 	15728640
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_sign 	1
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_datasize 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_expoffset 	5
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_expbits 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_drotate 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_hflip 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_vflip 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_dflip 	0
#define flexidag_openseg_prim_split_0_Conv__Conv2D___BiasAdd___BatchNorm__FusedBatchNorm___muli___7___BatchNorm__FusedBatchNorm___PeleeNet__stem_block__stem_block_conv0__Conv2D___BatchNorm__FusedBatchNorm_pflip 	0

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426_byte_offset 	3352	/* 0x00000d18 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426_vbase_byte_offset 	3360	/* 0x00000d20 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___passthrough___426_vmem_buffer_num_bytes 	40960

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	3400	/* 0x00000d48 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	3408	/* 0x00000d50 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	83456

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	3456	/* 0x00000d80 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	3464	/* 0x00000d88 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv1_l1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	41984

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_conv0__Relu___muli___454 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___454_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_conv0__Relu___muli___454"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___454_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___454_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___454_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___454_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___454_byte_offset 	3504	/* 0x00000db0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___454_vbase_byte_offset 	3512	/* 0x00000db8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_conv0__Relu___muli___454_vmem_buffer_num_bytes 	190080

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_byte_offset 	3560	/* 0x00000de8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vbase_byte_offset 	3568	/* 0x00000df0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_maxpool1_r0__MaxPool_vmem_buffer_num_bytes 	62976

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__concat */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_cnngen_demangled_name 	"PeleeNet__stem_block__concat"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_byte_offset 	3604	/* 0x00000e14 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_vbase_byte_offset 	3612	/* 0x00000e1c */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__concat_vmem_buffer_num_bytes 	41984

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	3652	/* 0x00000e44 */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	3660	/* 0x00000e4c */
#define flexidag_openseg_prim_split_0_PeleeNet__stem_block__stem_block_output__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	82432

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__concat */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__concat"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_byte_offset 	3688	/* 0x00000e68 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_vbase_byte_offset 	3696	/* 0x00000e70 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__concat_vmem_buffer_num_bytes 	83968

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	3760	/* 0x00000eb0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	3768	/* 0x00000eb8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	61952

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_right_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__conv_right_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_byte_offset 	3812	/* 0x00000ee4 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_vbase_byte_offset 	3820	/* 0x00000eec */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_0__Relu_vmem_buffer_num_bytes 	20480

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	3860	/* 0x00000f14 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	3868	/* 0x00000f1c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	31488

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_0__conv_left_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_0__conv_left_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_byte_offset 	3932	/* 0x00000f5c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_vbase_byte_offset 	3940	/* 0x00000f64 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_0__conv_left_0__Relu_vmem_buffer_num_bytes 	20480

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__concat */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__concat"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_byte_offset 	3988	/* 0x00000f94 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_vbase_byte_offset 	3996	/* 0x00000f9c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__concat_vmem_buffer_num_bytes 	125952

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	4060	/* 0x00000fdc */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	4068	/* 0x00000fe4 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	61952

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_right_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_right_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_byte_offset 	4112	/* 0x00001010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_vbase_byte_offset 	4120	/* 0x00001018 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_0__Relu_vmem_buffer_num_bytes 	21248

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	4160	/* 0x00001040 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	4168	/* 0x00001048 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	30720

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_1__conv_left_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_1__conv_left_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_byte_offset 	4232	/* 0x00001088 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_vbase_byte_offset 	4240	/* 0x00001090 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_1__conv_left_0__Relu_vmem_buffer_num_bytes 	20480

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__concat */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__concat"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_byte_offset 	4288	/* 0x000010c0 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_vbase_byte_offset 	4296	/* 0x000010c8 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__concat_vmem_buffer_num_bytes 	86016

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_byte_offset 	4360	/* 0x00001108 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vbase_byte_offset 	4368	/* 0x00001110 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Conv2D___BatchNorm__FusedBatchNorm___right_0__Conv2D___BatchNorm__FusedBatchNorm_vmem_buffer_num_bytes 	61952

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_right_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_right_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_byte_offset 	4412	/* 0x0000113c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_vbase_byte_offset 	4420	/* 0x00001144 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_0__Relu_vmem_buffer_num_bytes 	21248

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	4460	/* 0x0000116c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	4468	/* 0x00001174 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_right_1__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	30720

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_dense_block_2__conv_left_0__Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_cnngen_demangled_name 	"PeleeNet__stage_1_dense_block_2__conv_left_0__Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_byte_offset 	4532	/* 0x000011b4 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_vbase_byte_offset 	4540	/* 0x000011bc */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_dense_block_2__conv_left_0__Relu_vmem_buffer_num_bytes 	22656

/* flexidag_openseg_prim_split_0 VCB PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_cnngen_demangled_name 	"PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_byte_offset 	4604	/* 0x000011fc */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vbase_byte_offset 	4612	/* 0x00001204 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_conv0__Conv2D___BatchNorm__FusedBatchNorm___Relu_vmem_buffer_num_bytes 	248832

/* flexidag_openseg_prim_split_0 HMB_output PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_cnngen_demangled_name 	"PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool"
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_is_main_input_output 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_is_bitvector 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_is_rlz 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_byte_offset 	4656	/* 0x00001230 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vbase_byte_offset 	4660	/* 0x00001234 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_dbase_byte_offset 	4684	/* 0x0000124c */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_dpitchm1_byte_offset 	4688	/* 0x00001250 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vwidth_minus_one_byte_offset 	4672	/* 0x00001240 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vheight_minus_one_byte_offset 	4674	/* 0x00001242 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_drotate_bit_offset 	37446	/* 0x00009246 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_hflip_bit_offset 	37447	/* 0x00009247 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vflip_bit_offset 	37448	/* 0x00009248 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_dflip_bit_offset 	37449	/* 0x00009249 */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_pflip_bit_offset 	37450	/* 0x0000924a */
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_W 	160
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_H 	64
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_D 	128
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_P 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_denable 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_dpitch_num_bytes 	32
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_dram_format 	3
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_tile_width 	4
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_tile_height 	1
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vmem_buffer_num_bytes 	45056
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_dram_size_num_bytes 	1310720
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_sign 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_datasize 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_expoffset 	5
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_expbits 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_drotate 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_hflip 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_vflip 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_dflip 	0
#define flexidag_openseg_prim_split_0_PeleeNet__stage_1_transition_layer__transition_layer_avgpool__AvgPool_pflip 	0

/* flexidag_openseg_prim_split_0 VCB __vcn_1517_ */
#define flexidag_openseg_prim_split_0___vcn_1517__cnngen_demangled_name 	"__vcn_1517_"
#define flexidag_openseg_prim_split_0___vcn_1517__is_bitvector 	0
#define flexidag_openseg_prim_split_0___vcn_1517__is_rlz 	0
#define flexidag_openseg_prim_split_0___vcn_1517__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___vcn_1517__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___vcn_1517__byte_offset 	4692	/* 0x00001254 */
#define flexidag_openseg_prim_split_0___vcn_1517__vbase_byte_offset 	4700	/* 0x0000125c */
#define flexidag_openseg_prim_split_0___vcn_1517__vmem_buffer_num_bytes 	33792

/* flexidag_openseg_prim_split_0 VCB __vcn_1483_ */
#define flexidag_openseg_prim_split_0___vcn_1483__cnngen_demangled_name 	"__vcn_1483_"
#define flexidag_openseg_prim_split_0___vcn_1483__is_bitvector 	0
#define flexidag_openseg_prim_split_0___vcn_1483__is_rlz 	0
#define flexidag_openseg_prim_split_0___vcn_1483__is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0___vcn_1483__is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0___vcn_1483__byte_offset 	5264	/* 0x00001490 */
#define flexidag_openseg_prim_split_0___vcn_1483__vbase_byte_offset 	5272	/* 0x00001498 */
#define flexidag_openseg_prim_split_0___vcn_1483__vmem_buffer_num_bytes 	134656

/* flexidag_openseg_prim_split_0 SMB_output split_0__vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_cnngen_demangled_name 	"split_0__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_is_twelve_bit_packed 	0
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_byte_offset 	5376	/* 0x00001500 */
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_vbase_byte_offset 	5380	/* 0x00001504 */
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_0_split_0__vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_0_H */
