Protel Design System Design Rule Check
PCB File : C:\Users\ngoqu\Documents\GitHub\PAPI\PAPI\Hardware\PAPI_M2_Control\PAPI_M2_Control.PcbDoc
Date     : 7/5/2018
Time     : 11:17:16 AM

Processing Rule : Clearance Constraint (Gap=12mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(NoConnect Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.311mil < 10mil) Between Arc (1855mil,3514.921mil) on Top Overlay And Pad D41-1(1830mil,3488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.311mil < 10mil) Between Arc (1915.512mil,4605mil) on Top Overlay And Pad D42-1(1942.433mil,4580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.489mil < 10mil) Between Arc (2150mil,3750mil) on Top Overlay And Pad VISO-1(2150mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.489mil < 10mil) Between Arc (2275mil,3750mil) on Top Overlay And Pad GND_ISO-1(2275mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.489mil < 10mil) Between Arc (2625mil,3750mil) on Top Overlay And Pad VCC-1(2625mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.489mil < 10mil) Between Arc (2750mil,3750mil) on Top Overlay And Pad GND-1(2750mil,3750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.554mil < 10mil) Between Arc (3501mil,1361.236mil) on Top Overlay And Pad RL7-6(3500mil,1299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.308mil < 10mil) Between Arc (3795mil,1361.236mil) on Top Overlay And Pad RL7-3(3800mil,1299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.308mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.554mil < 10mil) Between Arc (3951mil,1361.236mil) on Top Overlay And Pad RL6-6(3950mil,1299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.554mil < 10mil) Between Arc (4401mil,1361.236mil) on Top Overlay And Pad RL5-6(4400mil,1299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.554mil < 10mil) Between Arc (4851mil,1361.236mil) on Top Overlay And Pad RL4-6(4850mil,1299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.554mil < 10mil) Between Arc (5301mil,1361.236mil) on Top Overlay And Pad RL3-6(5300mil,1299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.554mil < 10mil) Between Arc (5751mil,1361.236mil) on Top Overlay And Pad RL2-6(5750mil,1299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.62mil < 10mil) Between Arc (5755mil,2863.764mil) on Top Overlay And Pad RL8-3(5750mil,2926mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.763mil < 10mil) Between Arc (6049mil,2863.764mil) on Top Overlay And Pad RL8-6(6050mil,2926mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.554mil < 10mil) Between Arc (6201mil,1361.236mil) on Top Overlay And Pad RL1-6(6200mil,1299mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.554mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.497mil < 10mil) Between Area Fill (2229.997mil,1915mil) (2284.997mil,2090mil) on Top Overlay And Pad L01-1(2150mil,2150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.857mil < 10mil) Between Area Fill (2336.614mil,1577.953mil) (2399.606mil,1625.197mil) on Top Overlay And Pad D3-K(2383.858mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.857mil < 10mil) Between Area Fill (2336.614mil,1774.803mil) (2399.606mil,1822.047mil) on Top Overlay And Pad D3-K(2383.858mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.989mil < 10mil) Between Pad A11-3(6422mil,4564mil) on Multi-Layer And Track (6474mil,3310mil)(6474mil,4650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.989mil < 10mil) Between Pad A11-4(6422mil,4364mil) on Multi-Layer And Track (6474mil,3310mil)(6474mil,4650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.571mil < 10mil) Between Pad A11-5(6222mil,4364mil) on Multi-Layer And Track (6119mil,4352mil)(6169mil,4352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.571mil < 10mil) Between Pad A11-5(6222mil,4364mil) on Multi-Layer And Track (6169mil,4292mil)(6169mil,4352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C02-1(2925mil,2519mil) on Top Layer And Track (2895mil,2499mil)(2895mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C02-1(2925mil,2519mil) on Top Layer And Track (2895mil,2549mil)(2955mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C02-1(2925mil,2519mil) on Top Layer And Track (2955mil,2499mil)(2955mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C02-2(2925mil,2429mil) on Top Layer And Track (2895mil,2399mil)(2895mil,2449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C02-2(2925mil,2429mil) on Top Layer And Track (2895mil,2399mil)(2955mil,2399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C02-2(2925mil,2429mil) on Top Layer And Track (2955mil,2399mil)(2955mil,2449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C04-1(2694mil,3021.496mil) on Top Layer And Track (2674mil,2991.496mil)(2724mil,2991.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C04-1(2694mil,3021.496mil) on Top Layer And Track (2674mil,3051.496mil)(2724mil,3051.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C04-1(2694mil,3021.496mil) on Top Layer And Track (2724mil,2991.496mil)(2724mil,3051.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C04-2(2604mil,3021.496mil) on Top Layer And Track (2574mil,2991.496mil)(2574mil,3051.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C04-2(2604mil,3021.496mil) on Top Layer And Track (2574mil,2991.496mil)(2624mil,2991.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C04-2(2604mil,3021.496mil) on Top Layer And Track (2574mil,3051.496mil)(2624mil,3051.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C31-2(3979mil,3950mil) on Top Layer And Track (3949mil,3920mil)(3949mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C31-2(3979mil,3950mil) on Top Layer And Track (3949mil,3920mil)(3999mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C31-2(3979mil,3950mil) on Top Layer And Track (3949mil,3980mil)(3999mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Pad C32-1(4131mil,3950mil) on Top Layer And Track (4049mil,3920mil)(4099mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Pad C32-1(4131mil,3950mil) on Top Layer And Track (4049mil,3980mil)(4099mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C32-1(4131mil,3950mil) on Top Layer And Track (4099mil,3920mil)(4099mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C32-1(4131mil,3950mil) on Top Layer And Track (4101mil,3920mil)(4101mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C32-1(4131mil,3950mil) on Top Layer And Track (4101mil,3920mil)(4151mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C32-1(4131mil,3950mil) on Top Layer And Track (4101mil,3980mil)(4151mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C32-2(4221mil,3950mil) on Top Layer And Track (4201mil,3920mil)(4251mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C32-2(4221mil,3950mil) on Top Layer And Track (4201mil,3980mil)(4251mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C32-2(4221mil,3950mil) on Top Layer And Track (4251mil,3920mil)(4251mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C33-1(3707.953mil,3793.882mil) on Top Layer And Track (3677.953mil,3773.882mil)(3677.953mil,3823.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C33-1(3707.953mil,3793.882mil) on Top Layer And Track (3677.953mil,3823.882mil)(3737.953mil,3823.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C33-1(3707.953mil,3793.882mil) on Top Layer And Track (3737.953mil,3773.882mil)(3737.953mil,3823.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C33-2(3707.953mil,3703.882mil) on Top Layer And Track (3677.953mil,3673.882mil)(3677.953mil,3723.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C33-2(3707.953mil,3703.882mil) on Top Layer And Track (3677.953mil,3673.882mil)(3737.953mil,3673.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C33-2(3707.953mil,3703.882mil) on Top Layer And Track (3737.953mil,3673.882mil)(3737.953mil,3723.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C34-1(3629.291mil,3794mil) on Top Layer And Track (3599.291mil,3774mil)(3599.291mil,3824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C34-1(3629.291mil,3794mil) on Top Layer And Track (3599.291mil,3824mil)(3659.291mil,3824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C34-1(3629.291mil,3794mil) on Top Layer And Track (3659.291mil,3774mil)(3659.291mil,3824mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C34-2(3629.291mil,3704mil) on Top Layer And Track (3599.291mil,3674mil)(3599.291mil,3724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C34-2(3629.291mil,3704mil) on Top Layer And Track (3599.291mil,3674mil)(3659.291mil,3674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C34-2(3629.291mil,3704mil) on Top Layer And Track (3659.291mil,3674mil)(3659.291mil,3724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C35-2(3553mil,2986mil) on Top Layer And Track (3523mil,2956mil)(3523mil,3006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C35-2(3553mil,2986mil) on Top Layer And Track (3523mil,2956mil)(3583mil,2956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C35-2(3553mil,2986mil) on Top Layer And Track (3583mil,2956mil)(3583mil,3006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C36-1(4219mil,2950mil) on Top Layer And Track (4199mil,2920mil)(4249mil,2920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C36-1(4219mil,2950mil) on Top Layer And Track (4199mil,2980mil)(4249mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C36-1(4219mil,2950mil) on Top Layer And Track (4249mil,2920mil)(4249mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C36-2(4129mil,2950mil) on Top Layer And Track (4099mil,2920mil)(4099mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C36-2(4129mil,2950mil) on Top Layer And Track (4099mil,2920mil)(4149mil,2920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C36-2(4129mil,2950mil) on Top Layer And Track (4099mil,2980mil)(4149mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C37-1(4190.748mil,3456mil) on Top Layer And Track (4160.748mil,3426mil)(4160.748mil,3476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C37-1(4190.748mil,3456mil) on Top Layer And Track (4160.748mil,3426mil)(4220.748mil,3426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C37-1(4190.748mil,3456mil) on Top Layer And Track (4220.748mil,3426mil)(4220.748mil,3476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C37-2(4190.748mil,3546mil) on Top Layer And Track (4160.748mil,3526mil)(4160.748mil,3576mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C37-2(4190.748mil,3546mil) on Top Layer And Track (4160.748mil,3576mil)(4220.748mil,3576mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C37-2(4190.748mil,3546mil) on Top Layer And Track (4220.748mil,3526mil)(4220.748mil,3576mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C41-1(2844mil,3200mil) on Top Layer And Track (2824mil,3170mil)(2874mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C41-1(2844mil,3200mil) on Top Layer And Track (2824mil,3230mil)(2874mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C41-1(2844mil,3200mil) on Top Layer And Track (2874mil,3170mil)(2874mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C41-2(2754mil,3200mil) on Top Layer And Track (2724mil,3170mil)(2724mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C41-2(2754mil,3200mil) on Top Layer And Track (2724mil,3170mil)(2774mil,3170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C41-2(2754mil,3200mil) on Top Layer And Track (2724mil,3230mil)(2774mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C42-1(2844mil,3275mil) on Top Layer And Track (2824mil,3245mil)(2874mil,3245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C42-1(2844mil,3275mil) on Top Layer And Track (2824mil,3305mil)(2874mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C42-1(2844mil,3275mil) on Top Layer And Track (2874mil,3245mil)(2874mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C42-2(2754mil,3275mil) on Top Layer And Track (2724mil,3245mil)(2724mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C42-2(2754mil,3275mil) on Top Layer And Track (2724mil,3245mil)(2774mil,3245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C42-2(2754mil,3275mil) on Top Layer And Track (2724mil,3305mil)(2774mil,3305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C43-1(2844mil,3575mil) on Top Layer And Track (2824mil,3545mil)(2874mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C43-1(2844mil,3575mil) on Top Layer And Track (2824mil,3605mil)(2874mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C43-1(2844mil,3575mil) on Top Layer And Track (2874mil,3545mil)(2874mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C43-2(2754mil,3575mil) on Top Layer And Track (2724mil,3545mil)(2724mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C43-2(2754mil,3575mil) on Top Layer And Track (2724mil,3545mil)(2774mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C43-2(2754mil,3575mil) on Top Layer And Track (2724mil,3605mil)(2774mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C44-1(2844mil,3650mil) on Top Layer And Track (2824mil,3620mil)(2874mil,3620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C44-1(2844mil,3650mil) on Top Layer And Track (2824mil,3680mil)(2874mil,3680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C44-1(2844mil,3650mil) on Top Layer And Track (2874mil,3620mil)(2874mil,3680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C44-2(2754mil,3650mil) on Top Layer And Track (2724mil,3620mil)(2724mil,3680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C44-2(2754mil,3650mil) on Top Layer And Track (2724mil,3620mil)(2774mil,3620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C44-2(2754mil,3650mil) on Top Layer And Track (2724mil,3680mil)(2774mil,3680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C45-1(2056mil,3250mil) on Top Layer And Track (2026mil,3220mil)(2026mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C45-1(2056mil,3250mil) on Top Layer And Track (2026mil,3220mil)(2076mil,3220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C45-1(2056mil,3250mil) on Top Layer And Track (2026mil,3280mil)(2076mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C45-2(2146mil,3250mil) on Top Layer And Track (2126mil,3220mil)(2176mil,3220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C45-2(2146mil,3250mil) on Top Layer And Track (2126mil,3280mil)(2176mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C45-2(2146mil,3250mil) on Top Layer And Track (2176mil,3220mil)(2176mil,3280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C46-1(2056mil,3174mil) on Top Layer And Track (2026mil,3144mil)(2026mil,3204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C46-1(2056mil,3174mil) on Top Layer And Track (2026mil,3144mil)(2076mil,3144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C46-1(2056mil,3174mil) on Top Layer And Track (2026mil,3204mil)(2076mil,3204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C46-2(2146mil,3174mil) on Top Layer And Track (2126mil,3144mil)(2176mil,3144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C46-2(2146mil,3174mil) on Top Layer And Track (2126mil,3204mil)(2176mil,3204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C46-2(2146mil,3174mil) on Top Layer And Track (2176mil,3144mil)(2176mil,3204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C47-1(2056mil,3650mil) on Top Layer And Track (2026mil,3620mil)(2026mil,3680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C47-1(2056mil,3650mil) on Top Layer And Track (2026mil,3620mil)(2076mil,3620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C47-1(2056mil,3650mil) on Top Layer And Track (2026mil,3680mil)(2076mil,3680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C47-2(2146mil,3650mil) on Top Layer And Track (2126mil,3620mil)(2176mil,3620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C47-2(2146mil,3650mil) on Top Layer And Track (2126mil,3680mil)(2176mil,3680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C47-2(2146mil,3650mil) on Top Layer And Track (2176mil,3620mil)(2176mil,3680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C48-1(2056mil,3575mil) on Top Layer And Track (2026mil,3545mil)(2026mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C48-1(2056mil,3575mil) on Top Layer And Track (2026mil,3545mil)(2076mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C48-1(2056mil,3575mil) on Top Layer And Track (2026mil,3605mil)(2076mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C48-2(2146mil,3575mil) on Top Layer And Track (2126mil,3545mil)(2176mil,3545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C48-2(2146mil,3575mil) on Top Layer And Track (2126mil,3605mil)(2176mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C48-2(2146mil,3575mil) on Top Layer And Track (2176mil,3545mil)(2176mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C49-1(2319mil,4075mil) on Top Layer And Track (2299mil,4045mil)(2349mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C49-1(2319mil,4075mil) on Top Layer And Track (2299mil,4105mil)(2349mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C49-1(2319mil,4075mil) on Top Layer And Track (2349mil,4045mil)(2349mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C49-2(2229mil,4075mil) on Top Layer And Track (2199mil,4045mil)(2199mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C49-2(2229mil,4075mil) on Top Layer And Track (2199mil,4045mil)(2249mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C49-2(2229mil,4075mil) on Top Layer And Track (2199mil,4105mil)(2249mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C51-1(2806mil,4575mil) on Top Layer And Track (2776mil,4545mil)(2776mil,4605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C51-1(2806mil,4575mil) on Top Layer And Track (2776mil,4545mil)(2826mil,4545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C51-1(2806mil,4575mil) on Top Layer And Track (2776mil,4605mil)(2826mil,4605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C51-2(2896mil,4575mil) on Top Layer And Track (2876mil,4545mil)(2926mil,4545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C51-2(2896mil,4575mil) on Top Layer And Track (2876mil,4605mil)(2926mil,4605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C51-2(2896mil,4575mil) on Top Layer And Track (2926mil,4545mil)(2926mil,4605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C52-1(2806mil,4725mil) on Top Layer And Track (2776mil,4695mil)(2776mil,4755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C52-1(2806mil,4725mil) on Top Layer And Track (2776mil,4695mil)(2826mil,4695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C52-2(2896mil,4725mil) on Top Layer And Track (2876mil,4695mil)(2926mil,4695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C52-2(2896mil,4725mil) on Top Layer And Track (2876mil,4755mil)(2926mil,4755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C52-2(2896mil,4725mil) on Top Layer And Track (2926mil,4695mil)(2926mil,4755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C53-1(2806mil,4499.409mil) on Top Layer And Track (2776mil,4469.409mil)(2776mil,4529.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C53-1(2806mil,4499.409mil) on Top Layer And Track (2776mil,4469.409mil)(2826mil,4469.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C53-1(2806mil,4499.409mil) on Top Layer And Track (2776mil,4529.409mil)(2826mil,4529.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C53-2(2896mil,4499.409mil) on Top Layer And Track (2876mil,4469.409mil)(2926mil,4469.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C53-2(2896mil,4499.409mil) on Top Layer And Track (2876mil,4529.409mil)(2926mil,4529.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C53-2(2896mil,4499.409mil) on Top Layer And Track (2926mil,4469.409mil)(2926mil,4529.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C54-1(2806mil,4424.409mil) on Top Layer And Track (2776mil,4394.409mil)(2776mil,4454.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C54-1(2806mil,4424.409mil) on Top Layer And Track (2776mil,4394.409mil)(2826mil,4394.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C54-1(2806mil,4424.409mil) on Top Layer And Track (2776mil,4454.409mil)(2826mil,4454.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C54-2(2896mil,4424.409mil) on Top Layer And Track (2876mil,4394.409mil)(2926mil,4394.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C54-2(2896mil,4424.409mil) on Top Layer And Track (2876mil,4454.409mil)(2926mil,4454.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C54-2(2896mil,4424.409mil) on Top Layer And Track (2926mil,4394.409mil)(2926mil,4454.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C55-1(2805mil,4349.409mil) on Top Layer And Track (2775mil,4319.409mil)(2775mil,4379.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C55-1(2805mil,4349.409mil) on Top Layer And Track (2775mil,4319.409mil)(2825mil,4319.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C55-1(2805mil,4349.409mil) on Top Layer And Track (2775mil,4379.409mil)(2825mil,4379.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C55-2(2895mil,4349.409mil) on Top Layer And Track (2875mil,4319.409mil)(2925mil,4319.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C55-2(2895mil,4349.409mil) on Top Layer And Track (2875mil,4379.409mil)(2925mil,4379.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C55-2(2895mil,4349.409mil) on Top Layer And Track (2925mil,4319.409mil)(2925mil,4379.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C71-1(6139mil,4322mil) on Top Layer And Track (6119mil,4292mil)(6169mil,4292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C71-1(6139mil,4322mil) on Top Layer And Track (6119mil,4352mil)(6169mil,4352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C71-1(6139mil,4322mil) on Top Layer And Track (6169mil,4292mil)(6169mil,4352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C71-2(6049mil,4322mil) on Top Layer And Track (6019mil,4292mil)(6019mil,4352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad C71-2(6049mil,4322mil) on Top Layer And Track (6019mil,4292mil)(6069mil,4292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad C71-2(6049mil,4322mil) on Top Layer And Track (6019mil,4352mil)(6069mil,4352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.155mil < 10mil) Between Pad D01-A(2806.299mil,1650mil) on Multi-Layer And Track (2848.37mil,1649.901mil)(2884.37mil,1649.901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.155mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.382mil < 10mil) Between Pad D01-K(3200mil,1650mil) on Multi-Layer And Track (3119.748mil,1650mil)(3154.748mil,1650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad D3-A(2116.142mil,1700mil) on Top Layer And Track (2108.268mil,1577.953mil)(2108.268mil,1625.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad D3-A(2116.142mil,1700mil) on Top Layer And Track (2108.268mil,1774.803mil)(2108.268mil,1822.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.82mil < 10mil) Between Pad D3-K(2383.858mil,1700mil) on Top Layer And Track (2336.614mil,1577.953mil)(2336.614mil,1625.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.224mil < 10mil) Between Pad D3-K(2383.858mil,1700mil) on Top Layer And Track (2336.614mil,1625.197mil)(2399.606mil,1625.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.82mil < 10mil) Between Pad D3-K(2383.858mil,1700mil) on Top Layer And Track (2336.614mil,1774.803mil)(2336.614mil,1822.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.608mil < 10mil) Between Pad D3-K(2383.858mil,1700mil) on Top Layer And Track (2336.614mil,1774.803mil)(2399.606mil,1774.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad D3-K(2383.858mil,1700mil) on Top Layer And Track (2399.606mil,1577.953mil)(2399.606mil,1625.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad D3-K(2383.858mil,1700mil) on Top Layer And Track (2399.606mil,1774.803mil)(2399.606mil,1822.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.231mil < 10mil) Between Pad D41-1(1830mil,3488mil) on Top Layer And Track (1801.568mil,3274.996mil)(1801.568mil,3664.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.231mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad D41-1(1830mil,3488mil) on Top Layer And Track (1860.236mil,3501.181mil)(1924.213mil,3501.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.303mil < 10mil) Between Pad D41-3(1830mil,3412mil) on Top Layer And Text "R46" (1839mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.231mil < 10mil) Between Pad D41-3(1830mil,3412mil) on Top Layer And Track (1801.568mil,3274.996mil)(1801.568mil,3664.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.231mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad D41-3(1830mil,3412mil) on Top Layer And Track (1860.236mil,3398.819mil)(1924.213mil,3398.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad D42-1(1942.433mil,4580mil) on Top Layer And Track (1929.252mil,4610.236mil)(1929.252mil,4674.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad D42-3(2018.433mil,4580mil) on Top Layer And Track (2031.614mil,4610.236mil)(2031.614mil,4674.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.153mil < 10mil) Between Pad DS31-1(4350mil,4200mil) on Multi-Layer And Track (3600mil,4150mil)(5600mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.153mil < 10mil) Between Pad DS31-1(4350mil,4200mil) on Multi-Layer And Track (3600mil,4150mil)(5600mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad DS31-10(4550mil,4800mil) on Multi-Layer And Track (3600mil,4850mil)(5600mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad DS31-10(4550mil,4800mil) on Multi-Layer And Track (3600mil,4850mil)(5600mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad DS31-11(4450mil,4800mil) on Multi-Layer And Track (3600mil,4850mil)(5600mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad DS31-11(4450mil,4800mil) on Multi-Layer And Track (3600mil,4850mil)(5600mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad DS31-12(4350mil,4800mil) on Multi-Layer And Track (3600mil,4850mil)(5600mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad DS31-12(4350mil,4800mil) on Multi-Layer And Track (3600mil,4850mil)(5600mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.153mil < 10mil) Between Pad DS31-4(4650mil,4200mil) on Multi-Layer And Track (3600mil,4150mil)(5600mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.153mil < 10mil) Between Pad DS31-4(4650mil,4200mil) on Multi-Layer And Track (3600mil,4150mil)(5600mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.153mil < 10mil) Between Pad DS31-5(4750mil,4200mil) on Multi-Layer And Track (3600mil,4150mil)(5600mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.153mil < 10mil) Between Pad DS31-5(4750mil,4200mil) on Multi-Layer And Track (3600mil,4150mil)(5600mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.153mil < 10mil) Between Pad DS31-6(4850mil,4200mil) on Multi-Layer And Track (3600mil,4150mil)(5600mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.153mil < 10mil) Between Pad DS31-6(4850mil,4200mil) on Multi-Layer And Track (3600mil,4150mil)(5600mil,4150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad DS31-7(4850mil,4800mil) on Multi-Layer And Track (3600mil,4850mil)(5600mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Pad DS31-7(4850mil,4800mil) on Multi-Layer And Track (3600mil,4850mil)(5600mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.89mil < 10mil) Between Pad Free-1(1574.803mil,1279.528mil) on Multi-Layer And Text "24V_IN" (1622mil,1337mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.257mil < 10mil) Between Pad L01-1(2150mil,2150mil) on Top Layer And Track (1880mil,2085mil)(2269mil,2085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.257mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.688mil < 10mil) Between Pad LED-A(2159.996mil,2932.315mil) on Top Layer And Track (2124.996mil,2897.315mil)(2124.996mil,2967.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.69mil < 10mil) Between Pad LED-A(2159.996mil,2932.315mil) on Top Layer And Track (2124.996mil,2897.315mil)(2164.996mil,2897.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.994mil < 10mil) Between Pad LED-A(2159.996mil,2932.315mil) on Top Layer And Track (2124.996mil,2967.315mil)(2164.996mil,2967.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.495mil < 10mil) Between Pad LED-K(2234.996mil,2932.315mil) on Top Layer And Track (2234.996mil,2897.315mil)(2259.496mil,2897.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.572mil < 10mil) Between Pad LED-K(2234.996mil,2932.315mil) on Top Layer And Track (2234.996mil,2967.315mil)(2259.496mil,2967.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.572mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.633mil < 10mil) Between Pad LED-K(2234.996mil,2932.315mil) on Top Layer And Track (2259.496mil,2897.315mil)(2274.496mil,2912.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.996mil < 10mil) Between Pad LED-K(2234.996mil,2932.315mil) on Top Layer And Track (2259.496mil,2967.315mil)(2274.496mil,2952.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad LED-K(2234.996mil,2932.315mil) on Top Layer And Track (2270.496mil,2908.315mil)(2270.496mil,2956.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R01-1(2070.433mil,2932.315mil) on Top Layer And Track (2050.433mil,2902.315mil)(2100.433mil,2902.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R01-1(2070.433mil,2932.315mil) on Top Layer And Track (2050.433mil,2962.315mil)(2100.433mil,2962.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R01-1(2070.433mil,2932.315mil) on Top Layer And Track (2100.433mil,2902.315mil)(2100.433mil,2962.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R01-2(1980.433mil,2932.315mil) on Top Layer And Track (1950.433mil,2902.315mil)(1950.433mil,2962.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R01-2(1980.433mil,2932.315mil) on Top Layer And Track (1950.433mil,2902.315mil)(2000.433mil,2902.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R01-2(1980.433mil,2932.315mil) on Top Layer And Track (1950.433mil,2962.315mil)(2000.433mil,2962.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R31-1(3824.173mil,3705.945mil) on Top Layer And Track (3794.173mil,3675.945mil)(3794.173mil,3725.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R31-1(3824.173mil,3705.945mil) on Top Layer And Track (3794.173mil,3675.945mil)(3854.173mil,3675.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R31-1(3824.173mil,3705.945mil) on Top Layer And Track (3854.173mil,3675.945mil)(3854.173mil,3725.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R31-2(3824.173mil,3795.945mil) on Top Layer And Track (3794.173mil,3775.945mil)(3794.173mil,3825.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R31-2(3824.173mil,3795.945mil) on Top Layer And Track (3794.173mil,3825.945mil)(3854.173mil,3825.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R31-2(3824.173mil,3795.945mil) on Top Layer And Track (3854.173mil,3775.945mil)(3854.173mil,3825.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R32-1(6609.181mil,4675mil) on Top Layer And Track (6579.181mil,4645mil)(6579.181mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R32-1(6609.181mil,4675mil) on Top Layer And Track (6579.181mil,4645mil)(6629.181mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R32-1(6609.181mil,4675mil) on Top Layer And Track (6579.181mil,4705mil)(6629.181mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R32-2(6699.181mil,4675mil) on Top Layer And Track (6679.181mil,4645mil)(6729.181mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R32-2(6699.181mil,4675mil) on Top Layer And Track (6679.181mil,4705mil)(6729.181mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R32-2(6699.181mil,4675mil) on Top Layer And Track (6729.181mil,4645mil)(6729.181mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R33-1(6607.063mil,4175mil) on Top Layer And Track (6577.063mil,4145mil)(6577.063mil,4205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R33-1(6607.063mil,4175mil) on Top Layer And Track (6577.063mil,4145mil)(6627.063mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R33-1(6607.063mil,4175mil) on Top Layer And Track (6577.063mil,4205mil)(6627.063mil,4205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R33-2(6697.063mil,4175mil) on Top Layer And Track (6677.063mil,4145mil)(6727.063mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R33-2(6697.063mil,4175mil) on Top Layer And Track (6677.063mil,4205mil)(6727.063mil,4205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R33-2(6697.063mil,4175mil) on Top Layer And Track (6727.063mil,4145mil)(6727.063mil,4205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R410-1(2843.937mil,3500mil) on Top Layer And Track (2823.937mil,3470mil)(2873.937mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R410-1(2843.937mil,3500mil) on Top Layer And Track (2823.937mil,3530mil)(2873.937mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R410-1(2843.937mil,3500mil) on Top Layer And Track (2873.937mil,3470mil)(2873.937mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R410-2(2753.937mil,3500mil) on Top Layer And Track (2723.937mil,3470mil)(2723.937mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R410-2(2753.937mil,3500mil) on Top Layer And Track (2723.937mil,3470mil)(2773.937mil,3470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R410-2(2753.937mil,3500mil) on Top Layer And Track (2723.937mil,3530mil)(2773.937mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R41-1(2231.181mil,4150mil) on Top Layer And Track (2201.181mil,4120mil)(2201.181mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R41-1(2231.181mil,4150mil) on Top Layer And Track (2201.181mil,4120mil)(2251.181mil,4120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R41-1(2231.181mil,4150mil) on Top Layer And Track (2201.181mil,4180mil)(2251.181mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R41-2(2321.181mil,4150mil) on Top Layer And Track (2301.181mil,4120mil)(2351.181mil,4120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R41-2(2321.181mil,4150mil) on Top Layer And Track (2301.181mil,4180mil)(2351.181mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R41-2(2321.181mil,4150mil) on Top Layer And Track (2351.181mil,4120mil)(2351.181mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R42-1(2318.937mil,4375mil) on Top Layer And Track (2298.937mil,4345mil)(2348.937mil,4345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R42-1(2318.937mil,4375mil) on Top Layer And Track (2298.937mil,4405mil)(2348.937mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R42-1(2318.937mil,4375mil) on Top Layer And Track (2348.937mil,4345mil)(2348.937mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R42-2(2228.937mil,4375mil) on Top Layer And Track (2198.937mil,4345mil)(2198.937mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R42-2(2228.937mil,4375mil) on Top Layer And Track (2198.937mil,4345mil)(2248.937mil,4345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R42-2(2228.937mil,4375mil) on Top Layer And Track (2198.937mil,4405mil)(2248.937mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R43-1(2318.937mil,4453.937mil) on Top Layer And Track (2298.937mil,4423.937mil)(2348.937mil,4423.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R43-1(2318.937mil,4453.937mil) on Top Layer And Track (2298.937mil,4483.937mil)(2348.937mil,4483.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R43-1(2318.937mil,4453.937mil) on Top Layer And Track (2348.937mil,4423.937mil)(2348.937mil,4483.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R43-2(2228.937mil,4453.937mil) on Top Layer And Track (2198.937mil,4423.937mil)(2198.937mil,4483.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R43-2(2228.937mil,4453.937mil) on Top Layer And Track (2198.937mil,4423.937mil)(2248.937mil,4423.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R43-2(2228.937mil,4453.937mil) on Top Layer And Track (2198.937mil,4483.937mil)(2248.937mil,4483.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R44-1(2318.937mil,4225mil) on Top Layer And Track (2298.937mil,4195mil)(2348.937mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R44-1(2318.937mil,4225mil) on Top Layer And Track (2298.937mil,4255mil)(2348.937mil,4255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R44-1(2318.937mil,4225mil) on Top Layer And Track (2348.937mil,4195mil)(2348.937mil,4255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R44-2(2228.937mil,4225mil) on Top Layer And Track (2198.937mil,4195mil)(2198.937mil,4255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R44-2(2228.937mil,4225mil) on Top Layer And Track (2198.937mil,4195mil)(2248.937mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R44-2(2228.937mil,4225mil) on Top Layer And Track (2198.937mil,4255mil)(2248.937mil,4255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R45-1(2318.937mil,4300mil) on Top Layer And Track (2298.937mil,4270mil)(2348.937mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R45-1(2318.937mil,4300mil) on Top Layer And Track (2298.937mil,4330mil)(2348.937mil,4330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R45-1(2318.937mil,4300mil) on Top Layer And Track (2348.937mil,4270mil)(2348.937mil,4330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R45-2(2228.937mil,4300mil) on Top Layer And Track (2198.937mil,4270mil)(2198.937mil,4330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R45-2(2228.937mil,4300mil) on Top Layer And Track (2198.937mil,4270mil)(2248.937mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R45-2(2228.937mil,4300mil) on Top Layer And Track (2198.937mil,4330mil)(2248.937mil,4330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R46-1(2143.937mil,3400mil) on Top Layer And Track (2123.937mil,3370mil)(2173.937mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R46-1(2143.937mil,3400mil) on Top Layer And Track (2123.937mil,3430mil)(2173.937mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R46-1(2143.937mil,3400mil) on Top Layer And Track (2173.937mil,3370mil)(2173.937mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R46-2(2053.937mil,3400mil) on Top Layer And Track (2023.937mil,3370mil)(2023.937mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R46-2(2053.937mil,3400mil) on Top Layer And Track (2023.937mil,3370mil)(2073.937mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R46-2(2053.937mil,3400mil) on Top Layer And Track (2023.937mil,3430mil)(2073.937mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R47-1(2143.937mil,3325mil) on Top Layer And Track (2123.937mil,3295mil)(2173.937mil,3295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R47-1(2143.937mil,3325mil) on Top Layer And Track (2123.937mil,3355mil)(2173.937mil,3355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R47-1(2143.937mil,3325mil) on Top Layer And Track (2173.937mil,3295mil)(2173.937mil,3355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R47-2(2053.937mil,3325mil) on Top Layer And Track (2023.937mil,3295mil)(2023.937mil,3355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R47-2(2053.937mil,3325mil) on Top Layer And Track (2023.937mil,3295mil)(2073.937mil,3295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R47-2(2053.937mil,3325mil) on Top Layer And Track (2023.937mil,3355mil)(2073.937mil,3355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R48-1(2843.819mil,3350mil) on Top Layer And Track (2823.819mil,3320mil)(2873.819mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R48-1(2843.819mil,3350mil) on Top Layer And Track (2823.819mil,3380mil)(2873.819mil,3380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R48-1(2843.819mil,3350mil) on Top Layer And Track (2873.819mil,3320mil)(2873.819mil,3380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R48-2(2753.819mil,3350mil) on Top Layer And Track (2723.819mil,3320mil)(2723.819mil,3380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R48-2(2753.819mil,3350mil) on Top Layer And Track (2723.819mil,3320mil)(2773.819mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R48-2(2753.819mil,3350mil) on Top Layer And Track (2723.819mil,3380mil)(2773.819mil,3380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R49-1(2843.937mil,3425mil) on Top Layer And Track (2823.937mil,3395mil)(2873.937mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R49-1(2843.937mil,3425mil) on Top Layer And Track (2823.937mil,3455mil)(2873.937mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R49-1(2843.937mil,3425mil) on Top Layer And Track (2873.937mil,3395mil)(2873.937mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R49-2(2753.937mil,3425mil) on Top Layer And Track (2723.937mil,3395mil)(2723.937mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R49-2(2753.937mil,3425mil) on Top Layer And Track (2723.937mil,3395mil)(2773.937mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R49-2(2753.937mil,3425mil) on Top Layer And Track (2723.937mil,3455mil)(2773.937mil,3455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R51-1(2893.937mil,4650mil) on Top Layer And Track (2873.937mil,4620mil)(2923.937mil,4620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R51-1(2893.937mil,4650mil) on Top Layer And Track (2873.937mil,4680mil)(2923.937mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R51-1(2893.937mil,4650mil) on Top Layer And Track (2923.937mil,4620mil)(2923.937mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R51-2(2803.937mil,4650mil) on Top Layer And Track (2773.937mil,4620mil)(2773.937mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R51-2(2803.937mil,4650mil) on Top Layer And Track (2773.937mil,4620mil)(2823.937mil,4620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R51-2(2803.937mil,4650mil) on Top Layer And Track (2773.937mil,4680mil)(2823.937mil,4680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R52-1(2893.937mil,4800mil) on Top Layer And Track (2873.937mil,4770mil)(2923.937mil,4770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R52-1(2893.937mil,4800mil) on Top Layer And Track (2873.937mil,4830mil)(2923.937mil,4830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R52-1(2893.937mil,4800mil) on Top Layer And Track (2923.937mil,4770mil)(2923.937mil,4830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R52-2(2803.937mil,4800mil) on Top Layer And Track (2773.937mil,4770mil)(2773.937mil,4830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad R52-2(2803.937mil,4800mil) on Top Layer And Track (2773.937mil,4770mil)(2823.937mil,4770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R52-2(2803.937mil,4800mil) on Top Layer And Track (2773.937mil,4830mil)(2823.937mil,4830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.64mil < 10mil) Between Pad RL1-1(6500mil,1500mil) on Multi-Layer And Track (6494mil,1448mil)(6494mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL1-1(6500mil,1500mil) on Multi-Layer And Track (6551mil,1250mil)(6551mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL1-6(6200mil,1299mil) on Multi-Layer And Track (6151mil,1253mil)(6151mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.757mil < 10mil) Between Pad RL1-6(6200mil,1299mil) on Multi-Layer And Track (6156mil,1248mil)(6549mil,1248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.881mil < 10mil) Between Pad RL1-6(6200mil,1299mil) on Multi-Layer And Track (6202mil,1342mil)(6202mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL1-7(6200mil,2000mil) on Multi-Layer And Track (6151mil,1253mil)(6151mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL1-7(6200mil,2000mil) on Multi-Layer And Track (6151mil,2050mil)(6551mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad RL1-7(6200mil,2000mil) on Multi-Layer And Track (6261mil,2000mil)(6288mil,2000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL1-8(6500mil,2000mil) on Multi-Layer And Track (6151mil,2050mil)(6551mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Pad RL1-8(6500mil,2000mil) on Multi-Layer And Track (6406mil,1999mil)(6439mil,1999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL1-8(6500mil,2000mil) on Multi-Layer And Track (6551mil,1250mil)(6551mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.64mil < 10mil) Between Pad RL2-1(6050mil,1500mil) on Multi-Layer And Track (6044mil,1448mil)(6044mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL2-1(6050mil,1500mil) on Multi-Layer And Track (6101mil,1250mil)(6101mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL2-6(5750mil,1299mil) on Multi-Layer And Track (5701mil,1253mil)(5701mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.757mil < 10mil) Between Pad RL2-6(5750mil,1299mil) on Multi-Layer And Track (5706mil,1248mil)(6099mil,1248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.881mil < 10mil) Between Pad RL2-6(5750mil,1299mil) on Multi-Layer And Track (5752mil,1342mil)(5752mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL2-7(5750mil,2000mil) on Multi-Layer And Track (5701mil,1253mil)(5701mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL2-7(5750mil,2000mil) on Multi-Layer And Track (5701mil,2050mil)(6101mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad RL2-7(5750mil,2000mil) on Multi-Layer And Track (5811mil,2000mil)(5838mil,2000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL2-8(6050mil,2000mil) on Multi-Layer And Track (5701mil,2050mil)(6101mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Pad RL2-8(6050mil,2000mil) on Multi-Layer And Track (5956mil,1999mil)(5989mil,1999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL2-8(6050mil,2000mil) on Multi-Layer And Track (6101mil,1250mil)(6101mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.64mil < 10mil) Between Pad RL3-1(5600mil,1500mil) on Multi-Layer And Track (5594mil,1448mil)(5594mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL3-1(5600mil,1500mil) on Multi-Layer And Track (5651mil,1250mil)(5651mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL3-6(5300mil,1299mil) on Multi-Layer And Track (5251mil,1253mil)(5251mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.757mil < 10mil) Between Pad RL3-6(5300mil,1299mil) on Multi-Layer And Track (5256mil,1248mil)(5649mil,1248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.881mil < 10mil) Between Pad RL3-6(5300mil,1299mil) on Multi-Layer And Track (5302mil,1342mil)(5302mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL3-7(5300mil,2000mil) on Multi-Layer And Track (5251mil,1253mil)(5251mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL3-7(5300mil,2000mil) on Multi-Layer And Track (5251mil,2050mil)(5651mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad RL3-7(5300mil,2000mil) on Multi-Layer And Track (5361mil,2000mil)(5388mil,2000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL3-8(5600mil,2000mil) on Multi-Layer And Track (5251mil,2050mil)(5651mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Pad RL3-8(5600mil,2000mil) on Multi-Layer And Track (5506mil,1999mil)(5539mil,1999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL3-8(5600mil,2000mil) on Multi-Layer And Track (5651mil,1250mil)(5651mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.64mil < 10mil) Between Pad RL4-1(5150mil,1500mil) on Multi-Layer And Track (5144mil,1448mil)(5144mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL4-1(5150mil,1500mil) on Multi-Layer And Track (5201mil,1250mil)(5201mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.585mil < 10mil) Between Pad RL4-2(5150mil,1700mil) on Multi-Layer And Track (5080mil,1698mil)(5108mil,1698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.585mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL4-2(5150mil,1700mil) on Multi-Layer And Track (5201mil,1250mil)(5201mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL4-6(4850mil,1299mil) on Multi-Layer And Track (4801mil,1253mil)(4801mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.757mil < 10mil) Between Pad RL4-6(4850mil,1299mil) on Multi-Layer And Track (4806mil,1248mil)(5199mil,1248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.881mil < 10mil) Between Pad RL4-6(4850mil,1299mil) on Multi-Layer And Track (4852mil,1342mil)(4852mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL4-7(4850mil,2000mil) on Multi-Layer And Track (4801mil,1253mil)(4801mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL4-7(4850mil,2000mil) on Multi-Layer And Track (4801mil,2050mil)(5201mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad RL4-7(4850mil,2000mil) on Multi-Layer And Track (4911mil,2000mil)(4938mil,2000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL4-8(5150mil,2000mil) on Multi-Layer And Track (4801mil,2050mil)(5201mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Pad RL4-8(5150mil,2000mil) on Multi-Layer And Track (5056mil,1999mil)(5089mil,1999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL4-8(5150mil,2000mil) on Multi-Layer And Track (5201mil,1250mil)(5201mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.64mil < 10mil) Between Pad RL5-1(4700mil,1500mil) on Multi-Layer And Track (4694mil,1448mil)(4694mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL5-1(4700mil,1500mil) on Multi-Layer And Track (4751mil,1250mil)(4751mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.585mil < 10mil) Between Pad RL5-2(4700mil,1700mil) on Multi-Layer And Track (4630mil,1698mil)(4658mil,1698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.585mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL5-2(4700mil,1700mil) on Multi-Layer And Track (4751mil,1250mil)(4751mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL5-6(4400mil,1299mil) on Multi-Layer And Track (4351mil,1253mil)(4351mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.757mil < 10mil) Between Pad RL5-6(4400mil,1299mil) on Multi-Layer And Track (4356mil,1248mil)(4749mil,1248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.881mil < 10mil) Between Pad RL5-6(4400mil,1299mil) on Multi-Layer And Track (4402mil,1342mil)(4402mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL5-7(4400mil,2000mil) on Multi-Layer And Track (4351mil,1253mil)(4351mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL5-7(4400mil,2000mil) on Multi-Layer And Track (4351mil,2050mil)(4751mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad RL5-7(4400mil,2000mil) on Multi-Layer And Track (4461mil,2000mil)(4488mil,2000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL5-8(4700mil,2000mil) on Multi-Layer And Track (4351mil,2050mil)(4751mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Pad RL5-8(4700mil,2000mil) on Multi-Layer And Track (4606mil,1999mil)(4639mil,1999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL5-8(4700mil,2000mil) on Multi-Layer And Track (4751mil,1250mil)(4751mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.64mil < 10mil) Between Pad RL6-1(4250mil,1500mil) on Multi-Layer And Track (4244mil,1448mil)(4244mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL6-1(4250mil,1500mil) on Multi-Layer And Track (4301mil,1250mil)(4301mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.585mil < 10mil) Between Pad RL6-2(4250mil,1700mil) on Multi-Layer And Track (4180mil,1698mil)(4208mil,1698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.585mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL6-2(4250mil,1700mil) on Multi-Layer And Track (4301mil,1250mil)(4301mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.241mil < 10mil) Between Pad RL6-3(4250mil,1299mil) on Multi-Layer And Track (4244mil,1342mil)(4244mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.241mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL6-6(3950mil,1299mil) on Multi-Layer And Track (3901mil,1253mil)(3901mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.757mil < 10mil) Between Pad RL6-6(3950mil,1299mil) on Multi-Layer And Track (3906mil,1248mil)(4299mil,1248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.881mil < 10mil) Between Pad RL6-6(3950mil,1299mil) on Multi-Layer And Track (3952mil,1342mil)(3952mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL6-7(3950mil,2000mil) on Multi-Layer And Track (3901mil,1253mil)(3901mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL6-7(3950mil,2000mil) on Multi-Layer And Track (3901mil,2050mil)(4301mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad RL6-7(3950mil,2000mil) on Multi-Layer And Track (4011mil,2000mil)(4038mil,2000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL6-8(4250mil,2000mil) on Multi-Layer And Track (3901mil,2050mil)(4301mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Pad RL6-8(4250mil,2000mil) on Multi-Layer And Track (4156mil,1999mil)(4189mil,1999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL6-8(4250mil,2000mil) on Multi-Layer And Track (4301mil,1250mil)(4301mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.64mil < 10mil) Between Pad RL7-1(3800mil,1500mil) on Multi-Layer And Track (3794mil,1448mil)(3794mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL7-1(3800mil,1500mil) on Multi-Layer And Track (3851mil,1250mil)(3851mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.585mil < 10mil) Between Pad RL7-2(3800mil,1700mil) on Multi-Layer And Track (3730mil,1698mil)(3758mil,1698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.585mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL7-2(3800mil,1700mil) on Multi-Layer And Track (3851mil,1250mil)(3851mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.757mil < 10mil) Between Pad RL7-3(3800mil,1299mil) on Multi-Layer And Track (3456mil,1248mil)(3849mil,1248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.241mil < 10mil) Between Pad RL7-3(3800mil,1299mil) on Multi-Layer And Track (3794mil,1342mil)(3794mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.241mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL7-3(3800mil,1299mil) on Multi-Layer And Track (3851mil,1250mil)(3851mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL7-6(3500mil,1299mil) on Multi-Layer And Track (3451mil,1253mil)(3451mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.757mil < 10mil) Between Pad RL7-6(3500mil,1299mil) on Multi-Layer And Track (3456mil,1248mil)(3849mil,1248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.881mil < 10mil) Between Pad RL7-6(3500mil,1299mil) on Multi-Layer And Track (3502mil,1342mil)(3502mil,1347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL7-7(3500mil,2000mil) on Multi-Layer And Track (3451mil,1253mil)(3451mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL7-7(3500mil,2000mil) on Multi-Layer And Track (3451mil,2050mil)(3851mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad RL7-7(3500mil,2000mil) on Multi-Layer And Track (3561mil,2000mil)(3588mil,2000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.256mil < 10mil) Between Pad RL7-8(3800mil,2000mil) on Multi-Layer And Track (3451mil,2050mil)(3851mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Pad RL7-8(3800mil,2000mil) on Multi-Layer And Track (3706mil,1999mil)(3739mil,1999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL7-8(3800mil,2000mil) on Multi-Layer And Track (3851mil,1250mil)(3851mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL8-1(5750mil,2725mil) on Multi-Layer And Track (5699mil,2175mil)(5699mil,2975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.112mil < 10mil) Between Pad RL8-1(5750mil,2725mil) on Multi-Layer And Track (5756mil,2769mil)(5756mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL8-2(5750mil,2525mil) on Multi-Layer And Track (5699mil,2175mil)(5699mil,2975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.239mil < 10mil) Between Pad RL8-2(5750mil,2525mil) on Multi-Layer And Track (5792mil,2527mil)(5820mil,2527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL8-3(5750mil,2926mil) on Multi-Layer And Track (5699mil,2175mil)(5699mil,2975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad RL8-3(5750mil,2926mil) on Multi-Layer And Track (5701mil,2977mil)(6094mil,2977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.774mil < 10mil) Between Pad RL8-3(5750mil,2926mil) on Multi-Layer And Track (5756mil,2878mil)(5756mil,2883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad RL8-6(6050mil,2926mil) on Multi-Layer And Track (5701mil,2977mil)(6094mil,2977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.134mil < 10mil) Between Pad RL8-6(6050mil,2926mil) on Multi-Layer And Track (6048mil,2878mil)(6048mil,2883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL8-6(6050mil,2926mil) on Multi-Layer And Track (6099mil,2175mil)(6099mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.757mil < 10mil) Between Pad RL8-7(6050mil,2225mil) on Multi-Layer And Track (5699mil,2175mil)(6099mil,2175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.408mil < 10mil) Between Pad RL8-7(6050mil,2225mil) on Multi-Layer And Track (5962mil,2225mil)(5989mil,2225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.408mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.806mil < 10mil) Between Pad RL8-7(6050mil,2225mil) on Multi-Layer And Track (6099mil,2175mil)(6099mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad RL8-8(5750mil,2225mil) on Multi-Layer And Track (5699mil,2175mil)(5699mil,2975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.757mil < 10mil) Between Pad RL8-8(5750mil,2225mil) on Multi-Layer And Track (5699mil,2175mil)(6099mil,2175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad RL8-8(5750mil,2225mil) on Multi-Layer And Track (5811mil,2226mil)(5844mil,2226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.097mil < 10mil) Between Pad SW1-2(6810mil,4575mil) on Multi-Layer And Track (6665mil,4555mil)(6760mil,4555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.889mil < 10mil) Between Pad SW1-2(6810mil,4575mil) on Multi-Layer And Track (6810mil,4361mil)(6810mil,4515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.512mil < 10mil) Between Pad SW1-2(6810mil,4575mil) on Multi-Layer And Track (6824mil,4555mil)(6825mil,4554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.889mil < 10mil) Between Pad SW2-1(6607mil,4073mil) on Multi-Layer And Track (6607mil,3858mil)(6607mil,4013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.015mil < 10mil) Between Pad SW2-1(6607mil,4073mil) on Multi-Layer And Track (6662mil,4053mil)(6757mil,4053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.097mil < 10mil) Between Pad SW2-2(6807mil,4073mil) on Multi-Layer And Track (6662mil,4053mil)(6757mil,4053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.889mil < 10mil) Between Pad SW2-2(6807mil,4073mil) on Multi-Layer And Track (6807mil,3859mil)(6807mil,4013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.512mil < 10mil) Between Pad SW2-2(6807mil,4073mil) on Multi-Layer And Track (6821mil,4053mil)(6822mil,4052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U12-1(2753.386mil,4065.551mil) on Top Layer And Track (2804.559mil,3845mil)(2804.559mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U12-2(2753.386mil,3975mil) on Top Layer And Track (2804.559mil,3845mil)(2804.559mil,4105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.142mil < 10mil) Between Pad U1-6(2668.858mil,2026.158mil) on Top Layer And Track (2464.134mil,2232.087mil)(2464.134mil,2320.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.142mil < 10mil) Between Pad U1-6(2668.858mil,2026.158mil) on Top Layer And Track (2873.583mil,2232.087mil)(2873.583mil,2320.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-3(2650mil,4275mil) on Top Layer And Track (2620mil,4145mil)(2620mil,4343.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-4(2650mil,4325mil) on Top Layer And Text "C55" (2600mil,4317.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.678mil < 10mil) Between Pad U4-4(2650mil,4325mil) on Top Layer And Track (2460mil,4343.426mil)(2620mil,4343.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-4(2650mil,4325mil) on Top Layer And Track (2620mil,4145mil)(2620mil,4343.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-5(2430mil,4325mil) on Top Layer And Track (2460mil,4145mil)(2460mil,4343.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.678mil < 10mil) Between Pad U4-5(2430mil,4325mil) on Top Layer And Track (2460mil,4343.426mil)(2620mil,4343.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-6(2430mil,4275mil) on Top Layer And Track (2460mil,4145mil)(2460mil,4343.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-7(2430mil,4225mil) on Top Layer And Track (2460mil,4145mil)(2460mil,4343.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-8(2430mil,4175mil) on Top Layer And Track (2460mil,4145mil)(2460mil,4343.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-1(5746.779mil,3633mil) on Top Layer And Track (5707.409mil,3672.37mil)(6337.331mil,3672.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-10(5825.52mil,4223.551mil) on Top Layer And Track (5707.409mil,4184.181mil)(6337.331mil,4184.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-11(5904.26mil,4223.551mil) on Top Layer And Track (5707.409mil,4184.181mil)(6337.331mil,4184.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-12(5983mil,4223.551mil) on Top Layer And Track (5707.409mil,4184.181mil)(6337.331mil,4184.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-13(6061.74mil,4223.551mil) on Top Layer And Track (5707.409mil,4184.181mil)(6337.331mil,4184.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-14(6140.48mil,4223.551mil) on Top Layer And Track (5707.409mil,4184.181mil)(6337.331mil,4184.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-2(5825.52mil,3633mil) on Top Layer And Track (5707.409mil,3672.37mil)(6337.331mil,3672.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-3(5904.26mil,3633mil) on Top Layer And Track (5707.409mil,3672.37mil)(6337.331mil,3672.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-4(5983mil,3633mil) on Top Layer And Track (5707.409mil,3672.37mil)(6337.331mil,3672.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-5(6061.74mil,3633mil) on Top Layer And Track (5707.409mil,3672.37mil)(6337.331mil,3672.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-6(6140.48mil,3633mil) on Top Layer And Track (5707.409mil,3672.37mil)(6337.331mil,3672.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U71-9(5746.779mil,4223.551mil) on Top Layer And Track (5707.409mil,4184.181mil)(6337.331mil,4184.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :440

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.032mil < 10mil) Between Arc (2150mil,3750mil) on Top Overlay And Text "VISO" (1891.535mil,3724.996mil) on Top Overlay Silk Text to Silk Clearance [7.032mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Arc (2625mil,3750mil) on Top Overlay And Text "VCC" (2550mil,3800mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (1.693mil < 10mil) Between Arc (2629.134mil,3166.535mil) on Top Overlay And Text "U41" (2650mil,3150mil) on Top Overlay Silk Text to Silk Clearance [1.693mil]
   Violation between Silk To Silk Clearance Constraint: (8.594mil < 10mil) Between Pad U4-1(2650mil,4125mil) on Top Overlay And Text "U4" (2540.551mil,4050mil) on Top Overlay Silk Text to Silk Clearance [8.594mil]
   Violation between Silk To Silk Clearance Constraint: (8.734mil < 10mil) Between Text "1" (6685mil,2605mil) on Top Overlay And Track (6675mil,1575mil)(6675mil,2575mil) on Top Overlay Silk Text to Silk Clearance [8.734mil]
   Violation between Silk To Silk Clearance Constraint: (5.402mil < 10mil) Between Text "1" (6685mil,2605mil) on Top Overlay And Track (6675mil,2575mil)(6875mil,2575mil) on Top Overlay Silk Text to Silk Clearance [5.402mil]
   Violation between Silk To Silk Clearance Constraint: (5.402mil < 10mil) Between Text "1" (6805mil,2605mil) on Top Overlay And Track (6675mil,2575mil)(6875mil,2575mil) on Top Overlay Silk Text to Silk Clearance [5.402mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "10" (6705mil,1565mil) on Top Overlay And Track (6675mil,1575mil)(6875mil,1575mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "20" (6805mil,1565mil) on Top Overlay And Track (6675mil,1575mil)(6875mil,1575mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (6.567mil < 10mil) Between Text "C02" (2889.087mil,2310.787mil) on Top Overlay And Track (2464.134mil,2320.669mil)(2873.583mil,2320.669mil) on Top Overlay Silk Text to Silk Clearance [6.567mil]
   Violation between Silk To Silk Clearance Constraint: (6.567mil < 10mil) Between Text "C02" (2889.087mil,2310.787mil) on Top Overlay And Track (2873.583mil,2232.087mil)(2873.583mil,2320.669mil) on Top Overlay Silk Text to Silk Clearance [6.567mil]
   Violation between Silk To Silk Clearance Constraint: (5.965mil < 10mil) Between Text "C02" (2889.087mil,2310.787mil) on Top Overlay And Track (3065mil,2220mil)(3065mil,2730mil) on Top Overlay Silk Text to Silk Clearance [5.965mil]
   Violation between Silk To Silk Clearance Constraint: (7.256mil < 10mil) Between Text "C03" (2887.795mil,2627mil) on Top Overlay And Track (3065mil,2220mil)(3065mil,2730mil) on Top Overlay Silk Text to Silk Clearance [7.256mil]
   Violation between Silk To Silk Clearance Constraint: (4.172mil < 10mil) Between Text "C31" (3950mil,4000mil) on Top Overlay And Text "C32" (4100mil,4000mil) on Top Overlay Silk Text to Silk Clearance [4.172mil]
   Violation between Silk To Silk Clearance Constraint: (9.925mil < 10mil) Between Text "C33" (3677.701mil,4000mil) on Top Overlay And Text "C34" (3597.795mil,4000mil) on Top Overlay Silk Text to Silk Clearance [9.925mil]
   Violation between Silk To Silk Clearance Constraint: (8.67mil < 10mil) Between Text "C33" (3677.701mil,4000mil) on Top Overlay And Track (3677.953mil,3823.882mil)(3737.953mil,3823.882mil) on Top Overlay Silk Text to Silk Clearance [8.67mil]
   Violation between Silk To Silk Clearance Constraint: (8.552mil < 10mil) Between Text "C34" (3597.795mil,4000mil) on Top Overlay And Track (3599.291mil,3824mil)(3659.291mil,3824mil) on Top Overlay Silk Text to Silk Clearance [8.552mil]
   Violation between Silk To Silk Clearance Constraint: (6.519mil < 10mil) Between Text "C35" (3528mil,2882mil) on Top Overlay And Track (3523mil,2956mil)(3583mil,2956mil) on Top Overlay Silk Text to Silk Clearance [6.519mil]
   Violation between Silk To Silk Clearance Constraint: (1.019mil < 10mil) Between Text "C41" (2900mil,3174mil) on Top Overlay And Text "C42" (2895mil,3245mil) on Top Overlay Silk Text to Silk Clearance [1.019mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "C42" (2895mil,3245mil) on Top Overlay And Text "R48" (2900mil,3320mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (0.019mil < 10mil) Between Text "C43" (2895mil,3545mil) on Top Overlay And Text "R410" (2900mil,3475mil) on Top Overlay Silk Text to Silk Clearance [0.019mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "C45" (1839mil,3175mil) on Top Overlay And Text "C46" (1839mil,3100mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "C45" (1839mil,3175mil) on Top Overlay And Text "R47" (1839mil,3250mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (9.052mil < 10mil) Between Text "C47" (1849.5mil,3625mil) on Top Overlay And Track (2026mil,3620mil)(2026mil,3680mil) on Top Overlay Silk Text to Silk Clearance [9.052mil]
   Violation between Silk To Silk Clearance Constraint: (9.052mil < 10mil) Between Text "C47" (1849.5mil,3625mil) on Top Overlay And Track (2026mil,3680mil)(2076mil,3680mil) on Top Overlay Silk Text to Silk Clearance [9.052mil]
   Violation between Silk To Silk Clearance Constraint: (4.5mil < 10mil) Between Text "C48" (1850mil,3545mil) on Top Overlay And Track (1813mil,3555mil)(1838mil,3580mil) on Top Overlay Silk Text to Silk Clearance [4.5mil]
   Violation between Silk To Silk Clearance Constraint: (4.5mil < 10mil) Between Text "C48" (1850mil,3545mil) on Top Overlay And Track (1838mil,3530mil)(1838mil,3580mil) on Top Overlay Silk Text to Silk Clearance [4.5mil]
   Violation between Silk To Silk Clearance Constraint: (8.552mil < 10mil) Between Text "C48" (1850mil,3545mil) on Top Overlay And Track (2026mil,3545mil)(2026mil,3605mil) on Top Overlay Silk Text to Silk Clearance [8.552mil]
   Violation between Silk To Silk Clearance Constraint: (8.223mil < 10mil) Between Text "C49" (2050mil,4050mil) on Top Overlay And Track (2199mil,4045mil)(2199mil,4105mil) on Top Overlay Silk Text to Silk Clearance [8.223mil]
   Violation between Silk To Silk Clearance Constraint: (6.61mil < 10mil) Between Text "C51" (2602mil,4553mil) on Top Overlay And Text "C53" (2602mil,4476.409mil) on Top Overlay Silk Text to Silk Clearance [6.61mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C51" (2602mil,4553mil) on Top Overlay And Text "R51" (2608.85mil,4620.472mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.547mil < 10mil) Between Text "C52" (2601mil,4699mil) on Top Overlay And Text "R51" (2608.85mil,4620.472mil) on Top Overlay Silk Text to Silk Clearance [8.547mil]
   Violation between Silk To Silk Clearance Constraint: (1.492mil < 10mil) Between Text "C52" (2601mil,4699mil) on Top Overlay And Text "R52" (2583.85mil,4770.472mil) on Top Overlay Silk Text to Silk Clearance [1.492mil]
   Violation between Silk To Silk Clearance Constraint: (7.552mil < 10mil) Between Text "C52" (2601mil,4699mil) on Top Overlay And Track (2776mil,4695mil)(2776mil,4755mil) on Top Overlay Silk Text to Silk Clearance [7.552mil]
   Violation between Silk To Silk Clearance Constraint: (8.074mil < 10mil) Between Text "C52" (2601mil,4699mil) on Top Overlay And Track (2776mil,4695mil)(2826mil,4695mil) on Top Overlay Silk Text to Silk Clearance [8.074mil]
   Violation between Silk To Silk Clearance Constraint: (8.71mil < 10mil) Between Text "C52" (2601mil,4699mil) on Top Overlay And Track (2776mil,4755mil)(2826mil,4755mil) on Top Overlay Silk Text to Silk Clearance [8.71mil]
   Violation between Silk To Silk Clearance Constraint: (6.552mil < 10mil) Between Text "C53" (2602mil,4476.409mil) on Top Overlay And Track (2776mil,4469.409mil)(2776mil,4529.409mil) on Top Overlay Silk Text to Silk Clearance [6.552mil]
   Violation between Silk To Silk Clearance Constraint: (6.872mil < 10mil) Between Text "C53" (2602mil,4476.409mil) on Top Overlay And Track (2776mil,4529.409mil)(2826mil,4529.409mil) on Top Overlay Silk Text to Silk Clearance [6.872mil]
   Violation between Silk To Silk Clearance Constraint: (0.019mil < 10mil) Between Text "C54" (2602mil,4387.409mil) on Top Overlay And Text "C55" (2600mil,4317.409mil) on Top Overlay Silk Text to Silk Clearance [0.019mil]
   Violation between Silk To Silk Clearance Constraint: (6.552mil < 10mil) Between Text "C54" (2602mil,4387.409mil) on Top Overlay And Track (2776mil,4394.409mil)(2776mil,4454.409mil) on Top Overlay Silk Text to Silk Clearance [6.552mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C55" (2600mil,4317.409mil) on Top Overlay And Track (2460mil,4343.426mil)(2620mil,4343.426mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C55" (2600mil,4317.409mil) on Top Overlay And Track (2620mil,4145mil)(2620mil,4343.426mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.552mil < 10mil) Between Text "C55" (2600mil,4317.409mil) on Top Overlay And Track (2775mil,4319.409mil)(2775mil,4379.409mil) on Top Overlay Silk Text to Silk Clearance [7.552mil]
   Violation between Silk To Silk Clearance Constraint: (9.544mil < 10mil) Between Text "C55" (2600mil,4317.409mil) on Top Overlay And Track (2775mil,4319.409mil)(2825mil,4319.409mil) on Top Overlay Silk Text to Silk Clearance [9.544mil]
   Violation between Silk To Silk Clearance Constraint: (7.687mil < 10mil) Between Text "C55" (2600mil,4317.409mil) on Top Overlay And Track (2775mil,4379.409mil)(2825mil,4379.409mil) on Top Overlay Silk Text to Silk Clearance [7.687mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C71" (5990mil,4357mil) on Top Overlay And Text "U71" (5712.331mil,4297mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Contact 1" (6448.432mil,3140.949mil) on Top Overlay And Text "Contact 2" (6448.432mil,3590.949mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.458mil < 10mil) Between Text "Contact 2" (6448.432mil,3590.949mil) on Top Overlay And Track (5649mil,3310mil)(6474mil,3310mil) on Top Overlay Silk Text to Silk Clearance [1.458mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Contact 2" (6448.432mil,3590.949mil) on Top Overlay And Track (6474mil,3310mil)(6474mil,4650mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Contact 2" (6448.432mil,3590.949mil) on Top Overlay And Track (6499mil,3170mil)(6499mil,4870mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (2073mil,1855mil) on Top Overlay And Track (1880mil,1920mil)(2274mil,1920mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.011mil < 10mil) Between Text "E32_1W" (6123mil,4917mil) on Top Overlay And Track (5629mil,4870mil)(6499mil,4870mil) on Top Overlay Silk Text to Silk Clearance [7.011mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "R410" (2900mil,3475mil) on Top Overlay And Text "R49" (2900mil,3400mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (9.147mil < 10mil) Between Text "R42" (2050mil,4345mil) on Top Overlay And Track (2198.937mil,4345mil)(2198.937mil,4405mil) on Top Overlay Silk Text to Silk Clearance [9.147mil]
   Violation between Silk To Silk Clearance Constraint: (9.147mil < 10mil) Between Text "R42" (2050mil,4345mil) on Top Overlay And Track (2198.937mil,4345mil)(2248.937mil,4345mil) on Top Overlay Silk Text to Silk Clearance [9.147mil]
   Violation between Silk To Silk Clearance Constraint: (9.147mil < 10mil) Between Text "R43" (2050mil,4425mil) on Top Overlay And Track (2198.937mil,4423.937mil)(2198.937mil,4483.937mil) on Top Overlay Silk Text to Silk Clearance [9.147mil]
   Violation between Silk To Silk Clearance Constraint: (9.147mil < 10mil) Between Text "R44" (2050mil,4195mil) on Top Overlay And Track (2198.937mil,4195mil)(2198.937mil,4255mil) on Top Overlay Silk Text to Silk Clearance [9.147mil]
   Violation between Silk To Silk Clearance Constraint: (9.147mil < 10mil) Between Text "R45" (2050mil,4270mil) on Top Overlay And Track (2198.937mil,4270mil)(2198.937mil,4330mil) on Top Overlay Silk Text to Silk Clearance [9.147mil]
   Violation between Silk To Silk Clearance Constraint: (0.019mil < 10mil) Between Text "R46" (1839mil,3320mil) on Top Overlay And Text "R47" (1839mil,3250mil) on Top Overlay Silk Text to Silk Clearance [0.019mil]
   Violation between Silk To Silk Clearance Constraint: (9.901mil < 10mil) Between Text "R46" (1839mil,3320mil) on Top Overlay And Track (1860.236mil,3398.819mil)(1924.213mil,3398.819mil) on Top Overlay Silk Text to Silk Clearance [9.901mil]
Rule Violations :60

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02