

================================================================
== Vivado HLS Report for 'i_relu4'
================================================================
* Date:           Sun Oct 30 00:20:26 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1393|  1393|  1393|  1393|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1392|  1392|        87|          -|          -|    16|    no    |
        | + Loop 1.1      |    85|    85|        17|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |    15|    15|         3|          -|          -|     5|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    159|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|      57|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     123|    478|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U34  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln116_1_fu_143_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln116_2_fu_160_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln116_3_fu_182_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln116_fu_121_p2     |     +    |      0|  0|  15|           8|           8|
    |i_fu_99_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_133_p2             |     +    |      0|  0|  12|           3|           1|
    |k_fu_172_p2             |     +    |      0|  0|  12|           3|           1|
    |and_ln116_fu_226_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln113_fu_93_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln114_fu_127_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln115_fu_166_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln116_1_fu_216_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln116_fu_210_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln116_fu_222_p2      |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 159|          91|          56|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_0_reg_54        |   9|          2|    5|         10|
    |input_r_address0  |  15|          3|    9|         27|
    |j_0_reg_65        |   9|          2|    3|          6|
    |k_0_reg_76        |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             |  80|         16|   21|         56|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln116_2_reg_253   |  10|   0|   10|          0|
    |add_ln116_reg_240     |   8|   0|    8|          0|
    |ap_CS_fsm             |   6|   0|    6|          0|
    |i_0_reg_54            |   5|   0|    5|          0|
    |i_reg_235             |   5|   0|    5|          0|
    |icmp_ln116_1_reg_281  |   1|   0|    1|          0|
    |icmp_ln116_reg_276    |   1|   0|    1|          0|
    |input_addr_reg_266    |   9|   0|    9|          0|
    |j_0_reg_65            |   3|   0|    3|          0|
    |j_reg_248             |   3|   0|    3|          0|
    |k_0_reg_76            |   3|   0|    3|          0|
    |k_reg_261             |   3|   0|    3|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  57|   0|   57|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    i_relu4   | return value |
|input_r_address0  | out |    9|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_we0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0        | out |   32|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

