Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 22 13:27:50 2020
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_serial_acl_tester_control_sets_placed.rpt
| Design       : fpga_serial_acl_tester
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    53 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   192 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    53 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             352 |          141 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             649 |          198 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                                                   Enable Signal                                                                  |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_clk_wiz_0/inst/clk_out2 | u_uart_tx_only/u_baud_1x_ce_divider/s_ce_baud_1x                                                                                                 | u_proc_sys_reset_1/U0/peripheral_reset[0]                                                                                                  |                1 |              1 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                  | eo_led0_b_i_1_n_0                                                                                                                          |                1 |              1 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                  | s_active_init_display                                                                                                                      |                1 |              1 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                  | s_mode_is_measur_aux                                                                                                                       |                1 |              1 |
|  u_clk_wiz_0/inst/clk_out1 | u_2_5mhz_ce_divider/s_ce_2_5mhz                                                                                                                  |                                                                                                                                            |                3 |              3 |
|  u_clk_wiz_0/inst/clk_out2 |                                                                                                                                                  | u_proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                      |                3 |              4 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                  | u_proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                      |                3 |              4 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_len_aux_1                                                                           | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                1 |              4 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/E[0]                                                                                        | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                1 |              4 |
|  u_clk_wiz_0/inst/clk_out2 | u_uart_tx_only/u_baud_1x_ce_divider/E[0]                                                                                                         | u_proc_sys_reset_1/U0/peripheral_reset[0]                                                                                                  |                1 |              4 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_len_aux_0                                                                           | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                2 |              5 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_extint_deb_int1/sel                                                                                                  | u_pmod_acl2_custom_driver/u_extint_deb_int1/s_t[4]_i_1_n_0                                                                                 |                2 |              5 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_extint_deb_int2/sel                                                                                                  | u_pmod_acl2_custom_driver/u_extint_deb_int2/s_t[4]_i_1__0_n_0                                                                              |                1 |              5 |
|  u_clk_wiz_0/inst/clk_out1 | u_proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                             | u_proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  u_clk_wiz_0/inst/clk_out1 | s_uart_k_val                                                                                                                                     | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                3 |              6 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_tx_len_val                                                                                   | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                3 |              6 |
|  u_clk_wiz_0/inst/clk_out2 | u_proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                             | u_proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/p_0_in                                                                                         | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_1_n_0                                                             |                2 |              8 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_byte_index_aux[7]_i_1_n_0                                                                 | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                4 |              8 |
|  u_clk_wiz_0/inst/clk_out2 | u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg_0[0]                                                                                        | u_proc_sys_reset_1/U0/peripheral_reset[0]                                                                                                  |                1 |              8 |
|  u_clk_wiz_0/inst/clk_out2 | u_uart_tx_only/u_fifo_uart_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | u_uart_tx_only/u_fifo_uart_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                1 |              8 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]  | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                2 |             10 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]  | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                3 |             10 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]        | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                2 |             10 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]        | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                3 |             10 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0] | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                3 |             10 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]       | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                3 |             10 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0] | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                4 |             10 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]       | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |                2 |             10 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                  | u_uart_tx_only/u_fifo_uart_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                4 |             11 |
|  u_clk_wiz_0/inst/clk_out2 |                                                                                                                                                  | u_uart_tx_only/u_fifo_uart_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                3 |             11 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t                                                                                             | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1__8_n_0                                                                         |                4 |             13 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t                                                                                            | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1__1_n_0                                                                        |                4 |             13 |
|  u_clk_wiz_0/inst/clk_out2 | u_uart_tx_only/u_fifo_uart_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg_0[0]          | u_uart_tx_only/u_fifo_uart_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                3 |             14 |
|  u_clk_wiz_0/inst/clk_out1 | u_switch_deb_sw1/sel                                                                                                                             | u_switch_deb_sw1/s_t[0]_i_1__0_n_0                                                                                                         |                5 |             17 |
|  u_clk_wiz_0/inst/clk_out1 | u_switch_deb_sw0/sel                                                                                                                             | u_switch_deb_sw0/s_t[0]_i_1_n_0                                                                                                            |                5 |             17 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t                                                                                           | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/clear                                                                                   |                6 |             21 |
|  u_clk_wiz_0/inst/clk_out1 | u_uart_tx_only/u_fifo_uart_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     | u_uart_tx_only/u_fifo_uart_tx_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                5 |             21 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t                                                                                         | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t[0]_i_1__2_n_0                                                                     |                6 |             21 |
|  u_clk_wiz_0/inst/clk_out1 | u_2_5mhz_ce_divider/s_i                                                                                                                          | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/FSM_sequential_s_cls_upd_pr_state_reg[0]                                                |                6 |             24 |
|  u_clk_wiz_0/inst/clk_out1 | u_pulse_stretcher_activity/sel                                                                                                                   | u_pulse_stretcher_activity/s_t[0]_i_1__5_n_0                                                                                               |                7 |             25 |
|  u_clk_wiz_0/inst/clk_out1 | u_pulse_stretcher_inactivity/sel                                                                                                                 | u_pulse_stretcher_inactivity/s_t[0]_i_1__6_n_0                                                                                             |                7 |             25 |
|  u_clk_wiz_0/inst/clk_out1 | u_2_5mhz_ce_divider/s_ce_2_5mhz                                                                                                                  | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |               11 |             27 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                  | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/v_phase_counter[0]_i_1_n_0                                                               |                8 |             32 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                  | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/v_phase_counter[0]_i_1__0_n_0                                                             |                8 |             32 |
|  u_clk_wiz_0/inst/clk_out2 |                                                                                                                                                  | u_proc_sys_reset_1/U0/peripheral_reset[0]                                                                                                  |               13 |             34 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_tx_aux_2                                                                            | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |               26 |             55 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/E[0]                                                                                                                   | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |               25 |             64 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_stream_pr_state_reg[1][0]                                                                 | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |               12 |             64 |
|  u_clk_wiz_0/inst/clk_out1 | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_drv_pr_state_reg[1]_0[0]                                                                  | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |               19 |             64 |
|  u_clk_wiz_0/inst/clk_out2 |                                                                                                                                                  |                                                                                                                                            |               18 |             71 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                  |                                                                                                                                            |               35 |             98 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                                                  | u_proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                  |               96 |            221 |
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


