{"title": "ABC: An Academic Industrial-Strength Verification Tool.", "fields": ["intelligent verification", "runtime verification", "formal equivalence checking", "high level verification", "verification"], "abstract": "ABC is a public-domain system for logic synthesis and formal verification of binary logic circuits appearing in synchronous hardware designs ABC combines scalable logic transformations based on And-Inverter Graphs (AIGs), with a variety of innovative algorithms A focus on the synergy of sequential synthesis and sequential verification leads to improvements in both domains This paper introduces ABC, motivates its development, and illustrates its use in formal verification.", "citation": "Citations (393)", "year": "2010", "departments": ["University of California, Berkeley", "University of California, Berkeley"], "conf": "cav", "authors": ["Robert K. Brayton.....http://dblp.org/pers/hd/b/Brayton:Robert_K=", "Alan Mishchenko.....http://dblp.org/pers/hd/m/Mishchenko:Alan"], "pages": 17}