{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720834370127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720834370127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 20:32:50 2024 " "Processing started: Fri Jul 12 20:32:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720834370127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834370127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834370127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720834370865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720834370865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2 " "Found entity 1: PS2" {  } { { "PS2/synthesis/PS2.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/PS2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "PS2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "PS2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "PS2/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "PS2/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "PS2/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379331 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 PS2_ps2_0.v(144) " "Verilog HDL Expression warning at PS2_ps2_0.v(144): truncated literal to match 7 bits" {  } { { "PS2/synthesis/submodules/PS2_ps2_0.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720834379341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/ps2_ps2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/ps2_ps2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_ps2_0 " "Found entity 1: PS2_ps2_0" {  } { { "PS2/synthesis/submodules/PS2_ps2_0.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_test " "Found entity 1: PS2_test" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/hex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379357 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Downloads/PS2_Demo/Altera_UP_PS2_Command_Out.v " "Can't analyze file -- file ../../../../Downloads/PS2_Demo/Altera_UP_PS2_Command_Out.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720834379363 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Downloads/PS2_Demo/Altera_UP_PS2_Data_In.v " "Can't analyze file -- file ../../../../Downloads/PS2_Demo/Altera_UP_PS2_Data_In.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720834379367 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Downloads/PS2_Demo/PS2_Controller.v " "Can't analyze file -- file ../../../../Downloads/PS2_Demo/PS2_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720834379372 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memData PS2_test.v(40) " "Verilog HDL Implicit Net warning at PS2_test.v(40): created implicit net for \"memData\"" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834379372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PS2_test " "Elaborating entity \"PS2_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720834379547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PS2_test.v(32) " "Verilog HDL assignment warning at PS2_test.v(32): truncated value with size 32 to match size of target (16)" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720834379548 "|PS2_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 PS2_test.v(4) " "Output port \"HEX0\" at PS2_test.v(4) has no driver" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720834379548 "|PS2_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 PS2_test.v(5) " "Output port \"HEX1\" at PS2_test.v(5) has no driver" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720834379548 "|PS2_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 PS2_test.v(6) " "Output port \"HEX2\" at PS2_test.v(6) has no driver" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720834379548 "|PS2_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 PS2_test.v(7) " "Output port \"HEX3\" at PS2_test.v(7) has no driver" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720834379548 "|PS2_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 PS2_test.v(8) " "Output port \"HEX4\" at PS2_test.v(8) has no driver" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720834379548 "|PS2_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 PS2_test.v(9) " "Output port \"HEX5\" at PS2_test.v(9) has no driver" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720834379548 "|PS2_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR0 PS2_test.v(10) " "Output port \"LEDR0\" at PS2_test.v(10) has no driver" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720834379548 "|PS2_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "PS2_test.v" "altsyncram_component" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834379723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"altsyncram:altsyncram_component\"" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834379736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component " "Instantiated megafunction \"altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=DATA_MEM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=DATA_MEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834379736 ""}  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720834379736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ock1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ock1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ock1 " "Found entity 1: altsyncram_ock1" {  } { { "db/altsyncram_ock1.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_ock1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ock1 altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated " "Elaborating entity \"altsyncram_ock1\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834379782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uff2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uff2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uff2 " "Found entity 1: altsyncram_uff2" {  } { { "db/altsyncram_uff2.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_uff2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uff2 altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|altsyncram_uff2:altsyncram1 " "Elaborating entity \"altsyncram_uff2\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|altsyncram_uff2:altsyncram1\"" {  } { { "db/altsyncram_ock1.tdf" "altsyncram1" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_ock1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834379843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|altsyncram_uff2:altsyncram1\|decode_dla:decode4 " "Elaborating entity \"decode_dla\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|altsyncram_uff2:altsyncram1\|decode_dla:decode4\"" {  } { { "db/altsyncram_uff2.tdf" "decode4" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_uff2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834379917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834379967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834379967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|altsyncram_uff2:altsyncram1\|decode_61a:rden_decode_b " "Elaborating entity \"decode_61a\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|altsyncram_uff2:altsyncram1\|decode_61a:rden_decode_b\"" {  } { { "db/altsyncram_uff2.tdf" "rden_decode_b" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_uff2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834379968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720834380019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834380019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|altsyncram_uff2:altsyncram1\|mux_tfb:mux6 " "Elaborating entity \"mux_tfb\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|altsyncram_uff2:altsyncram1\|mux_tfb:mux6\"" {  } { { "db/altsyncram_uff2.tdf" "mux6" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_uff2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834380020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ock1.tdf" "mgl_prim2" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_ock1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834380531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ock1.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_ock1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834380548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834380548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834380548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834380548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834380548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834380548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834380548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834380548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720834380548 ""}  } { { "db/altsyncram_ock1.tdf" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/db/altsyncram_ock1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720834380548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834380672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834380807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_ock1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720834380940 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst PS2_Controller " "Node instance \"inst\" instantiates undefined entity \"PS2_Controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "PS2_test.v" "inst" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1720834380977 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720834381427 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 12 20:33:01 2024 " "Processing ended: Fri Jul 12 20:33:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720834381427 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720834381427 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720834381427 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834381427 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720834382042 ""}
