
== J2Vhdl_ModuleType: BlinkingLedCfg
  ifcOperation()    | access    {@link J2Vhdl_ModuleType#idxIfcOperation}
--------------------+----------------
  onDuration_Blinkin| BlinkingLedCfg_onDuration_BlinkingLed
  time_BlinkingLed()| BlinkingLedCfg_time_BlinkingLed
--------------------+----------------

== J2Vhdl_ModuleType: BlinkingLedCt
  ifcOperation()    | access    {@link J2Vhdl_ModuleType#idxIfcOperation}
--------------------+----------------
  ct()              | this.q..??refct @; 
  ledBlinking()     | this.q..??refled @; 
--------------------+----------------

== J2Vhdl_ModuleType: BlinkingLed_Fpga
  ifcOperation()    | access    {@link J2Vhdl_ModuleType#idxIfcOperation}
--------------------+----------------
  onDuration_Blinkin| BlinkingLed_Fpga_onDuration_BlinkingLed
  time_BlinkingLed()| BlinkingLed_Fpga_time_BlinkingLed
--------------------+----------------

== J2Vhdl_ModuleType: ClockDivider
  ifcOperation()    | access    {@link J2Vhdl_ModuleType#idxIfcOperation}
--------------------+----------------
--------------------+----------------
##tag::Type-Reset[]
== J2Vhdl_ModuleType: Reset
  ifcOperation()    | access    {@link J2Vhdl_ModuleType#idxIfcOperation}
--------------------+----------------
  reset()           | this.q..??refres @; 
--------------------+----------------
##end::Type-Reset[]

== Module: BlinkingLedCfg
  localName         | accessed module     {@link J2Vhdl_ModuleInstance#idxAggregatedModules}
--------------------+----------------
--------------------+----------------

== Module: BlinkingLed_Fpga
  localName         | accessed module     {@link J2Vhdl_ModuleInstance#idxAggregatedModules}
--------------------+----------------
  blinkingLedCfg    | blinkingLedCfg : BlinkingLedCfg
  ce                | ce : ClockDivider
  ct                | ct : BlinkingLedCt
  res               | res : Reset
--------------------+----------------

== Module: BlinkingLed_Fpga.input
  localName         | accessed module     {@link J2Vhdl_ModuleInstance#idxAggregatedModules}
--------------------+----------------
--------------------+----------------

== Module: BlinkingLed_Fpga.output
  localName         | accessed module     {@link J2Vhdl_ModuleInstance#idxAggregatedModules}
--------------------+----------------
--------------------+----------------

== Module: blinkingLedCfg
  localName         | accessed module     {@link J2Vhdl_ModuleInstance#idxAggregatedModules}
--------------------+----------------
--------------------+----------------

== Module: ce
  localName         | accessed module     {@link J2Vhdl_ModuleInstance#idxAggregatedModules}
--------------------+----------------
--------------------+----------------
##tag::ct-Ref[]
== Module: ct
  localName         | accessed module     {@link J2Vhdl_ModuleInstance#idxAggregatedModules}
--------------------+----------------
  cfg               | BlinkingLed_Fpga : BlinkingLed_Fpga
  clkDiv            | ce : ClockDivider
  reset             | res : Reset
--------------------+----------------
##end::ct-Ref[]
== Module: res
  localName         | accessed module     {@link J2Vhdl_ModuleInstance#idxAggregatedModules}
--------------------+----------------
  resetInp          | BlinkingLed_Fpga.input : Input
--------------------+----------------

== Variables: 
  search-name                           | VHDL access : type 
----------------------------------------+----------------
  BlinkingLed_Fpga.input.reset_Pin      | reset_Pin : BIT
  BlinkingLed_Fpga.output.led1          | led1 : BIT
  BlinkingLed_Fpga.output.led2          | led2 : BIT
  ce.q.ce                               | ce_Q.ce : BIT
  ce.q.ct                               | ce_Q.ct : STD_LOGIC_VECTOR(3 DOWNTO 0)
  ct.q.ct                               | ct_Q.ct : STD_LOGIC_VECTOR(7 DOWNTO 0)
  ct.q.ctLow                            | ct_Q.ctLow : STD_LOGIC_VECTOR(15 DOWNTO 0)
  ct.q.led                              | ct_Q.led : BIT
  res.q.res                             | res_Q.res : BIT
  res.q.resetCount                      | res_Q.resetCount : STD_LOGIC_VECTOR(3 DOWNTO 0)
----------------------------------------+----------------

== Type Variables: 
  search-name                           | VHDL access : type 
----------------------------------------+----------------
  BlinkingLedCt_Q.ct                    | ct_Q.ct : STD_LOGIC_VECTOR(7 DOWNTO 0)
  BlinkingLedCt_Q.ctLow                 | ct_Q.ctLow : STD_LOGIC_VECTOR(15 DOWNTO 0)
  BlinkingLedCt_Q.led                   | ct_Q.led : BIT
  BlinkingLed_Fpga.input.reset_Pin      | reset_Pin : BIT
  BlinkingLed_Fpga.output.led1          | led1 : BIT
  BlinkingLed_Fpga.output.led2          | led2 : BIT
  ClockDivider_Q.ce                     | ce_Q.ce : BIT
  ClockDivider_Q.ct                     | ce_Q.ct : STD_LOGIC_VECTOR(3 DOWNTO 0)
  Reset_Q.res                           | res_Q.res : BIT
  Reset_Q.resetCount                    | res_Q.resetCount : STD_LOGIC_VECTOR(3 DOWNTO 0)
----------------------------------------+----------------


== Constants:        {@link J2Vhdl_ModuleType#idxConstDef}
  search-name                           | VHDL access : value 
-----------------------------------+----------------------------------------+----------------
  BlinkingLedCfg_onDuration_BlinkingLed | BlinkingLedCfg_onDuration_BlinkingLed  | INTEGER := 10
  BlinkingLedCfg_time_BlinkingLed  | BlinkingLedCfg_time_BlinkingLed        | BIT_VECTOR(7 DOWNTO 0) := x"64"
  BlinkingLed_Fpga_onDuration_BlinkingLed | BlinkingLed_Fpga_onDuration_BlinkingLed  | INTEGER := 100
  BlinkingLed_Fpga_time_BlinkingLed | BlinkingLed_Fpga_time_BlinkingLed     | BIT_VECTOR(7 DOWNTO 0) := x"c8"
-----------------------------------+----------------------------------------+----------------

