Info Session started: Sat Nov 11 20:09:40 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VSBC-VVM-SEW32_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vi
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VSBC-VVM-SEW32_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VSBC-VVM-SEW32_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VSBC-VVM-SEW32_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:09:40 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VSBC-VVM-SEW32_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000fec 0x00000fec R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VSBC-VVM-SEW32_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Adding CSR fcsr
Adding CSR fflags
Adding CSR frm
Adding CSR mstatus
Adding CSR sstatus
Adding CSR vcsr
Adding CSR vl
Adding CSR vlenb
Adding CSR vstart
Adding CSR vtype
Adding CSR vxrm
Adding CSR vxsat
Adding CSR field fcsr/vxrm
Adding CSR field fcsr/vxrm
Adding CSR field fcsr/frm
Adding CSR field fcsr/fflags
Adding CSR field fcsr/vxsat
Adding CSR field fcsr/vxsat
Adding CSR field sstatus/spie
Adding CSR field sstatus/sie
Adding CSR field sstatus/ube
Adding CSR field sstatus/fs
Adding CSR field sstatus/vs
Adding CSR field sstatus/vs
Adding CSR field sstatus/mxr
Adding CSR field sstatus/sd
Adding CSR field sstatus/sum
Adding CSR field sstatus/xs
Adding CSR field sstatus/spp
Adding CSR field vxrm/vxrm
Adding CSR field frm/frm
Adding CSR field vtype/vlmul
Adding CSR field vtype/vill
Adding CSR field vtype/vsew
Adding CSR field vtype/vma
Adding CSR field vtype/vta
Adding CSR field fflags/fflags
Adding CSR field mstatus/vs
Adding CSR field mstatus/vs
Adding CSR field enum fcsr/fflags/DZ
Adding CSR field enum fcsr/fflags/NV
Adding CSR field enum fcsr/fflags/NX
Adding CSR field enum fcsr/fflags/OF
Adding CSR field enum fcsr/fflags/UF
Adding CSR field enum fcsr/frm/illegal
Adding CSR field enum fcsr/frm/rdn
Adding CSR field enum fcsr/frm/rmm
Adding CSR field enum fcsr/frm/rne
Adding CSR field enum fcsr/frm/rtz
Adding CSR field enum fcsr/frm/rup
Adding CSR field enum fcsr/vxrm/rdn
Adding CSR field enum fcsr/vxrm/rdn
Adding CSR field enum fcsr/vxrm/rne
Adding CSR field enum fcsr/vxrm/rne
Adding CSR field enum fcsr/vxrm/rnu
Adding CSR field enum fcsr/vxrm/rnu
Adding CSR field enum fcsr/vxrm/rod
Adding CSR field enum fcsr/vxrm/rod
Adding CSR field enum fcsr/vxsat/one
Adding CSR field enum fcsr/vxsat/one
Adding CSR field enum fcsr/vxsat/zero
Adding CSR field enum fcsr/vxsat/zero
Adding CSR field enum fflags/fflags/DZ
Adding CSR field enum fflags/fflags/NV
Adding CSR field enum fflags/fflags/NX
Adding CSR field enum fflags/fflags/OF
Adding CSR field enum fflags/fflags/UF
Adding CSR field enum frm/frm/illegal
Adding CSR field enum frm/frm/rdn
Adding CSR field enum frm/frm/rmm
Adding CSR field enum frm/frm/rne
Adding CSR field enum frm/frm/rtz
Adding CSR field enum frm/frm/rup
Adding CSR field enum mstatus/vs/_initial
Adding CSR field enum mstatus/vs/_initial
Adding CSR field enum mstatus/vs/clean
Adding CSR field enum mstatus/vs/clean
Adding CSR field enum mstatus/vs/dirty
Adding CSR field enum mstatus/vs/dirty
Adding CSR field enum mstatus/vs/off
Adding CSR field enum mstatus/vs/off
Adding CSR field enum sstatus/fs/_initial
Adding CSR field enum sstatus/fs/clean
Adding CSR field enum sstatus/fs/dirty
Adding CSR field enum sstatus/fs/off
Adding CSR field enum sstatus/mxr/one
Adding CSR field enum sstatus/mxr/zero
Adding CSR field enum sstatus/sd/one
Adding CSR field enum sstatus/sd/zero
Adding CSR field enum sstatus/sie/one
Adding CSR field enum sstatus/sie/zero
Adding CSR field enum sstatus/spie/one
Adding CSR field enum sstatus/spie/zero
Adding CSR field enum sstatus/spp/one
Adding CSR field enum sstatus/spp/zero
Adding CSR field enum sstatus/sum/one
Adding CSR field enum sstatus/sum/zero
Adding CSR field enum sstatus/ube/one
Adding CSR field enum sstatus/ube/zero
Adding CSR field enum sstatus/vs/_initial
Adding CSR field enum sstatus/vs/_initial
Adding CSR field enum sstatus/vs/clean
Adding CSR field enum sstatus/vs/clean
Adding CSR field enum sstatus/vs/dirty
Adding CSR field enum sstatus/vs/dirty
Adding CSR field enum sstatus/vs/off
Adding CSR field enum sstatus/vs/off
Adding CSR field enum sstatus/xs/nonedcso
Adding CSR field enum sstatus/xs/nonedsc
Adding CSR field enum sstatus/xs/off
Adding CSR field enum sstatus/xs/somed
Adding CSR field enum vtype/vill/one
Adding CSR field enum vtype/vill/zero
Adding CSR field enum vtype/vlmul/1-32
Adding CSR field enum vtype/vlmul/1/2-32
Adding CSR field enum vtype/vlmul/1/4-32
Adding CSR field enum vtype/vlmul/1/8-32
Adding CSR field enum vtype/vlmul/2-16
Adding CSR field enum vtype/vlmul/4-8
Adding CSR field enum vtype/vlmul/8-4
Adding CSR field enum vtype/vma/one
Adding CSR field enum vtype/vma/zero
Adding CSR field enum vtype/vsew/_1024
Adding CSR field enum vtype/vsew/_128
Adding CSR field enum vtype/vsew/_16
Adding CSR field enum vtype/vsew/_256
Adding CSR field enum vtype/vsew/_32
Adding CSR field enum vtype/vsew/_512
Adding CSR field enum vtype/vsew/_64
Adding CSR field enum vtype/vsew/_8
Adding CSR field enum vtype/vta/one
Adding CSR field enum vtype/vta/zero
Adding CSR field enum vxrm/vxrm/rdn
Adding CSR field enum vxrm/vxrm/rne
Adding CSR field enum vxrm/vxrm/rnu
Adding CSR field enum vxrm/vxrm/rod
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 4 0x713c9b37
Info (ICV_FN) Finishing coverage at 0x80000fd0
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VSBC-VVM-SEW32_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vi
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/137 :   0.73%
Info   Coverage points hit   : 93/12404 :   0.75%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
713c9b37
bc484115
dd82bc13
71873bab
2be69668
46d6b8a9
deb9d554
e417b2d5
71873bac
2be69667
46d6b8aa
deb9d554
e417b2d5
1e14dee3
0692dadf
2c63c847
deb9d555
e417b2d6
1e14dee3
9759d4bd
2c63c847
fbba7ae7
195b62bf
f600a3d1
9759d4bc
89ec7a04
fbba7ae7
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
3eb76c03
0637501f
f9371ae5
33edd9e6
ffc8dfd1
485031ac
02a68b87
cf7947e9
33edd9e6
ffc8dfd1
485031ac
02a68b86
cf7947e8
cfe66b2e
18fc88d5
37bf4071
02a68b87
cf7947e9
cfe66b2f
82649172
37bf4071
c83b3c30
d1bc7dd8
a968a97f
82649172
44645285
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
b98e21ed
f8119c1a
dd6c911e
2800c8fd
34a8c47f
bad20d56
4b41e82f
17f7d0a9
2800c8fd
34a8c47f
bad20d56
4b41e830
17f7d0a9
50aabbc9
0b56ed8c
484605f6
4b41e830
17f7d0a9
50aabbc9
13cdf2ff
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
13cdf2fe
f3b3f272
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
0d44b33d
3f321644
681ef774
9e7d7b31
15493425
7d81a404
d8471ee6
3ab58196
9e7d7b30
15493426
7d81a403
d8471ee7
3ab58197
6b7ae2af
0cc9d6c8
3b9b3ddc
d8471ee6
3ab58197
6b7ae2af
a18501f4
3b9b3ddc
169dbce8
05252532
a2167b52
a18501f3
79197050
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
fdb56a2c
496381cc
add5fe47
f4f74783
c214d4d3
f64c26e2
a5d8554d
684883c9
f4f74783
c214d4d3
f64c26e2
a5d8554d
684883c9
276a8ef9
c47c5d71
24e0658c
a5d8554d
684883c9
276a8ef9
91fe82d5
24e0658c
47c6f638
c3a22eae
4ed86866
91fe82d6
b894c9be
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
97de38b5
66f3f5b9
89fad21b
8ebfc5cf
7965b121
5c15356d
2d34ec41
88a7d6bc
8ebfc5cf
7965b121
5c15356d
2d34ec42
88a7d6bb
818ec00f
4c45120b
fde223d8
2d34ec42
88a7d6bb
818ec00f
c1e7709d
fde223d8
dbee5e94
982bc336
65e3c70c
c1e7709d
1712090f
dbee5e94
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
63b91dcd
04b11e73
355e64a2
5067aae9
d014d689
e9aa44cd
f3ae907e
a0f800a6
30ad462f
6048e0a2
f5a78662
f3ae907f
a0f800a6
30ad462e
6048e0a3
f5a78663
41cc6c3d
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 1,002
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.07 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.07 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:09:40 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:09:40 2023

