TimeQuest Timing Analyzer report for DE2_synthesizer
Sun Nov 30 17:40:22 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Recovery: 'CLOCK_50'
 15. Slow Model Removal: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Recovery: 'CLOCK_50'
 32. Fast Model Removal: 'CLOCK_50'
 33. Fast Model Minimum Pulse Width: 'CLOCK_50'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DE2_synthesizer                                                 ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_Synthesizer.sdc ; OK     ; Sun Nov 30 17:40:16 2014 ;
+---------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Clock Name                                                              ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                    ; Targets                                                                     ;
+-------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; altera_reserved_tck                                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                           ; { altera_reserved_tck }                                                     ;
; CLOCK_50                                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                           ; { CLOCK_50 }                                                                ;
; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
+-------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 65.72 MHz ; 65.72 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 4.783 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.641 ; -5.133        ;
+----------+--------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 17.444 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.589 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.783 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 15.249     ;
; 4.915 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 15.117     ;
; 4.995 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 15.037     ;
; 5.044 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 14.981     ;
; 5.127 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.905     ;
; 5.143 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.889     ;
; 5.176 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 14.849     ;
; 5.179 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.853     ;
; 5.204 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.829     ;
; 5.248 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.784     ;
; 5.253 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.779     ;
; 5.275 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.757     ;
; 5.290 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.743     ;
; 5.342 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.690     ;
; 5.343 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.690     ;
; 5.381 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.652     ;
; 5.385 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.647     ;
; 5.391 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.641     ;
; 5.412 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.620     ;
; 5.416 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.617     ;
; 5.421 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.611     ;
; 5.440 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 14.585     ;
; 5.446 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.586     ;
; 5.460 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.572     ;
; 5.464 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.569     ;
; 5.465 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 14.561     ;
; 5.474 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.558     ;
; 5.502 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.531     ;
; 5.509 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 14.516     ;
; 5.516 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.517     ;
; 5.531 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.501     ;
; 5.539 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.493     ;
; 5.551 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 14.475     ;
; 5.555 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.478     ;
; 5.564 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.469     ;
; 5.593 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.440     ;
; 5.604 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 14.422     ;
; 5.608 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.424     ;
; 5.624 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.408     ;
; 5.633 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.399     ;
; 5.638 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.394     ;
; 5.642 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 14.384     ;
; 5.649 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.383     ;
; 5.650 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.383     ;
; 5.658 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.374     ;
; 5.673 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 14.352     ;
; 5.674 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.359     ;
; 5.676 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.357     ;
; 5.682 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 14.343     ;
; 5.691 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.342     ;
; 5.703 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.330     ;
; 5.707 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 14.318     ;
; 5.715 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.318     ;
; 5.718 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.314     ;
; 5.725 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 14.301     ;
; 5.726 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.307     ;
; 5.728 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.305     ;
; 5.738 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.294     ;
; 5.741 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.292     ;
; 5.743 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.289     ;
; 5.760 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.273     ;
; 5.763 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.270     ;
; 5.772 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.260     ;
; 5.777 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 14.249     ;
; 5.781 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.251     ;
; 5.784 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.249     ;
; 5.792 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 14.233     ;
; 5.806 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.226     ;
; 5.807 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.225     ;
; 5.813 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.220     ;
; 5.814 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.219     ;
; 5.824 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.209     ;
; 5.849 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.184     ;
; 5.850 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.182     ;
; 5.851 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.181     ;
; 5.851 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.182     ;
; 5.876 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.157     ;
; 5.882 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.150     ;
; 5.891 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.141     ;
; 5.891 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.141     ;
; 5.899 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 14.126     ;
; 5.902 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.131     ;
; 5.903 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.130     ;
; 5.905 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.127     ;
; 5.916 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.116     ;
; 5.927 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.106     ;
; 5.934 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.099     ;
; 5.938 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.095     ;
; 5.939 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.094     ;
; 5.940 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.093     ;
; 5.952 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 14.074     ;
; 5.966 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.066     ;
; 5.971 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.061     ;
; 5.976 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.057     ;
; 5.976 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 14.050     ;
; 5.980 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.052     ;
; 5.986 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.047     ;
; 5.987 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 14.039     ;
; 5.989 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 14.043     ;
; 5.996 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 14.037     ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                        ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.641 ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                        ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 5.042      ; 2.667      ;
; -2.641 ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                        ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 5.042      ; 2.667      ;
; -2.492 ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                     ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 5.004      ; 2.778      ;
; -2.492 ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                     ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 5.004      ; 2.778      ;
; 0.391  ; playNextNote:whentoplaynextnote|len[2]                                                                                                                                                                                                         ; playNextNote:whentoplaynextnote|len[2]                                                                                                                                                                                                         ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; cs.slimbo                                                                                                                                                                                                                                      ; cs.slimbo                                                                                                                                                                                                                                      ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; cs.sendplay                                                                                                                                                                                                                                    ; cs.sendplay                                                                                                                                                                                                                                    ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; playNextNote:whentoplaynextnote|len[0]                                                                                                                                                                                                         ; playNextNote:whentoplaynextnote|len[0]                                                                                                                                                                                                         ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; playNextNote:whentoplaynextnote|len[1]                                                                                                                                                                                                         ; playNextNote:whentoplaynextnote|len[1]                                                                                                                                                                                                         ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; VGA_CLK_o[0]                                                                                                                                                                                                                                   ; VGA_CLK_o[0]                                                                                                                                                                                                                                   ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mydisplaytimer:showclock|timerdisplay[0]                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[0]                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mydisplaytimer:showclock|timerdisplay[2]                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[2]                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mydisplaytimer:showclock|timerdisplay[1]                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[1]                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mydisplaytimer:showclock|timerdisplay[3]                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[3]                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mydisplaytimer:showclock|timerdisplay[7]                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[7]                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mydisplaytimer:showclock|timerdisplay[6]                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[6]                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mydisplaytimer:showclock|timerdisplay[5]                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[5]                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; mydisplaytimer:showclock|timerdisplay[4]                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[4]                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                             ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                             ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb       ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|tablecount[6]                                                                                                                                                                                                           ; toneGen:soundgenerator|tablecount[6]                                                                                                                                                                                                           ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff   ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff   ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff       ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|mLCD_ST.000010                                                                                                                                                                                                                     ; LCD_TEST:u5|mLCD_ST.000010                                                                                                                                                                                                                     ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LUT_INDEX[5]                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[5]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LUT_INDEX[1]                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[1]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LUT_INDEX[3]                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[3]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LUT_INDEX[2]                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[2]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LUT_INDEX[4]                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[4]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|mLCD_ST.000001                                                                                                                                                                                                                     ; LCD_TEST:u5|mLCD_ST.000001                                                                                                                                                                                                                     ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LUT_INDEX[0]                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[0]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|mStart                                                                                                                                                                                                           ; LCD_TEST:u5|LCD_Controller:u0|mStart                                                                                                                                                                                                           ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|ST.10                                                                                                                                                                                                            ; LCD_TEST:u5|LCD_Controller:u0|ST.10                                                                                                                                                                                                            ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|mLCD_ST.000000                                                                                                                                                                                                                     ; LCD_TEST:u5|mLCD_ST.000000                                                                                                                                                                                                                     ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                                                                                                                                                           ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                                                                                                                                                           ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                     ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                           ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                              ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                              ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; toneGen:soundgenerator|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                ; toneGen:soundgenerator|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.515  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.515  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.516  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.517  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                    ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.518  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                       ;
+--------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.444 ; screenrefresh ; LCD_TEST:u5|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.583      ;
; 17.444 ; screenrefresh ; LCD_TEST:u5|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.583      ;
; 17.444 ; screenrefresh ; LCD_TEST:u5|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.583      ;
; 17.444 ; screenrefresh ; LCD_TEST:u5|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.583      ;
; 17.444 ; screenrefresh ; LCD_TEST:u5|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.583      ;
; 17.444 ; screenrefresh ; LCD_TEST:u5|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.583      ;
; 17.444 ; screenrefresh ; LCD_TEST:u5|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.583      ;
; 17.444 ; screenrefresh ; LCD_TEST:u5|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.583      ;
; 17.444 ; screenrefresh ; LCD_TEST:u5|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 2.583      ;
; 17.703 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.328      ;
; 17.703 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.328      ;
; 17.703 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.328      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.752 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 2.278      ;
; 17.761 ; screenrefresh ; LCD_TEST:u5|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.271      ;
; 17.761 ; screenrefresh ; LCD_TEST:u5|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.271      ;
; 17.761 ; screenrefresh ; LCD_TEST:u5|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.271      ;
; 17.761 ; screenrefresh ; LCD_TEST:u5|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.271      ;
; 17.761 ; screenrefresh ; LCD_TEST:u5|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.271      ;
; 17.761 ; screenrefresh ; LCD_TEST:u5|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.271      ;
; 17.761 ; screenrefresh ; LCD_TEST:u5|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.271      ;
; 17.761 ; screenrefresh ; LCD_TEST:u5|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.271      ;
; 17.761 ; screenrefresh ; LCD_TEST:u5|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 2.271      ;
; 17.990 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.047      ;
; 17.990 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.047      ;
; 17.990 ; screenrefresh ; LCD_TEST:u5|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.047      ;
; 17.990 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.047      ;
; 17.990 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.047      ;
; 17.990 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.047      ;
; 17.990 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.047      ;
; 17.990 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.047      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
; 18.181 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.855      ;
+--------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                       ;
+-------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.589 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.589 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.780 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.047      ;
; 1.780 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.047      ;
; 1.780 ; screenrefresh ; LCD_TEST:u5|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.047      ;
; 1.780 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.047      ;
; 1.780 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.047      ;
; 1.780 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.047      ;
; 1.780 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.047      ;
; 1.780 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 2.047      ;
; 2.009 ; screenrefresh ; LCD_TEST:u5|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.271      ;
; 2.009 ; screenrefresh ; LCD_TEST:u5|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.271      ;
; 2.009 ; screenrefresh ; LCD_TEST:u5|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.271      ;
; 2.009 ; screenrefresh ; LCD_TEST:u5|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.271      ;
; 2.009 ; screenrefresh ; LCD_TEST:u5|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.271      ;
; 2.009 ; screenrefresh ; LCD_TEST:u5|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.271      ;
; 2.009 ; screenrefresh ; LCD_TEST:u5|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.271      ;
; 2.009 ; screenrefresh ; LCD_TEST:u5|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.271      ;
; 2.009 ; screenrefresh ; LCD_TEST:u5|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.271      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.018 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 2.278      ;
; 2.067 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.328      ;
; 2.067 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.328      ;
; 2.067 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 2.328      ;
; 2.326 ; screenrefresh ; LCD_TEST:u5|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.583      ;
; 2.326 ; screenrefresh ; LCD_TEST:u5|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.583      ;
; 2.326 ; screenrefresh ; LCD_TEST:u5|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.583      ;
; 2.326 ; screenrefresh ; LCD_TEST:u5|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.583      ;
; 2.326 ; screenrefresh ; LCD_TEST:u5|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.583      ;
; 2.326 ; screenrefresh ; LCD_TEST:u5|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.583      ;
; 2.326 ; screenrefresh ; LCD_TEST:u5|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.583      ;
; 2.326 ; screenrefresh ; LCD_TEST:u5|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.583      ;
; 2.326 ; screenrefresh ; LCD_TEST:u5|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.583      ;
+-------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 4.916  ; 4.916  ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 4.996  ; 4.996  ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 4.727  ; 4.727  ; Rise       ; CLOCK_50        ;
; CLOCK_27    ; CLOCK_50   ; -0.010 ; -0.010 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 6.893  ; 6.893  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 6.893  ; 6.893  ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 16.067 ; 16.067 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 7.211  ; 7.211  ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 3.607  ; 3.607  ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 3.197  ; 3.197  ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 0.061  ; 0.061  ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 3.376  ; 3.376  ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 2.819  ; 2.819  ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 3.202  ; 3.202  ; Rise       ; CLOCK_50        ;
;  SW[10]     ; CLOCK_50   ; 1.277  ; 1.277  ; Rise       ; CLOCK_50        ;
;  SW[12]     ; CLOCK_50   ; 11.606 ; 11.606 ; Rise       ; CLOCK_50        ;
;  SW[13]     ; CLOCK_50   ; 16.067 ; 16.067 ; Rise       ; CLOCK_50        ;
;  SW[14]     ; CLOCK_50   ; 7.809  ; 7.809  ; Rise       ; CLOCK_50        ;
;  SW[15]     ; CLOCK_50   ; 7.509  ; 7.509  ; Rise       ; CLOCK_50        ;
;  SW[16]     ; CLOCK_50   ; 10.647 ; 10.647 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -4.513 ; -4.513 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -3.910 ; -3.910 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -4.307 ; -4.307 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -4.406 ; -4.406 ; Rise       ; CLOCK_50        ;
; CLOCK_27    ; CLOCK_50   ; 0.355  ; 0.355  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -4.744 ; -4.744 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -4.744 ; -4.744 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.439  ; 0.439  ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; -0.174 ; -0.174 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 0.097  ; 0.097  ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; -0.241 ; -0.241 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 0.209  ; 0.209  ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 0.439  ; 0.439  ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; -2.730 ; -2.730 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; -2.199 ; -2.199 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; -2.594 ; -2.594 ; Rise       ; CLOCK_50        ;
;  SW[10]     ; CLOCK_50   ; -0.122 ; -0.122 ; Rise       ; CLOCK_50        ;
;  SW[12]     ; CLOCK_50   ; -1.226 ; -1.226 ; Rise       ; CLOCK_50        ;
;  SW[13]     ; CLOCK_50   ; -5.996 ; -5.996 ; Rise       ; CLOCK_50        ;
;  SW[14]     ; CLOCK_50   ; -6.764 ; -6.764 ; Rise       ; CLOCK_50        ;
;  SW[15]     ; CLOCK_50   ; -6.504 ; -6.504 ; Rise       ; CLOCK_50        ;
;  SW[16]     ; CLOCK_50   ; -4.892 ; -4.892 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 8.311  ; 8.311  ; Rise       ; CLOCK_50                                                                ;
; HEX0[*]      ; CLOCK_50   ; 9.228  ; 9.228  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[0]     ; CLOCK_50   ; 8.697  ; 8.697  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[1]     ; CLOCK_50   ; 8.197  ; 8.197  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[2]     ; CLOCK_50   ; 8.657  ; 8.657  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[3]     ; CLOCK_50   ; 9.159  ; 9.159  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[4]     ; CLOCK_50   ; 9.205  ; 9.205  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[5]     ; CLOCK_50   ; 9.228  ; 9.228  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[6]     ; CLOCK_50   ; 8.942  ; 8.942  ; Rise       ; CLOCK_50                                                                ;
; HEX1[*]      ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[0]     ; CLOCK_50   ; 8.439  ; 8.439  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[1]     ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[2]     ; CLOCK_50   ; 8.218  ; 8.218  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[3]     ; CLOCK_50   ; 8.316  ; 8.316  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[4]     ; CLOCK_50   ; 8.019  ; 8.019  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[5]     ; CLOCK_50   ; 8.073  ; 8.073  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[6]     ; CLOCK_50   ; 8.065  ; 8.065  ; Rise       ; CLOCK_50                                                                ;
; I2C_SCLK     ; CLOCK_50   ; 10.931 ; 10.931 ; Rise       ; CLOCK_50                                                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 10.147 ; 10.147 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 8.474  ; 8.474  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 9.242  ; 9.242  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.489  ; 8.489  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 8.394  ; 8.394  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 8.574  ; 8.574  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 8.679  ; 8.679  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 10.147 ; 10.147 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; CLOCK_50                                                                ;
; LCD_EN       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                                                ;
; LCD_RS       ; CLOCK_50   ; 9.356  ; 9.356  ; Rise       ; CLOCK_50                                                                ;
; LEDG[*]      ; CLOCK_50   ; 9.339  ; 9.339  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[0]     ; CLOCK_50   ; 9.207  ; 9.207  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[1]     ; CLOCK_50   ; 8.630  ; 8.630  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[2]     ; CLOCK_50   ; 8.224  ; 8.224  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[3]     ; CLOCK_50   ; 8.265  ; 8.265  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[4]     ; CLOCK_50   ; 9.339  ; 9.339  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[5]     ; CLOCK_50   ; 8.967  ; 8.967  ; Rise       ; CLOCK_50                                                                ;
; LEDR[*]      ; CLOCK_50   ; 12.620 ; 12.620 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[2]     ; CLOCK_50   ; 11.990 ; 11.990 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[3]     ; CLOCK_50   ; 12.620 ; 12.620 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[4]     ; CLOCK_50   ; 12.558 ; 12.558 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[5]     ; CLOCK_50   ; 12.548 ; 12.548 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[6]     ; CLOCK_50   ; 12.583 ; 12.583 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[7]     ; CLOCK_50   ; 12.130 ; 12.130 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[8]     ; CLOCK_50   ; 11.403 ; 11.403 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[9]     ; CLOCK_50   ; 11.137 ; 11.137 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[10]    ; CLOCK_50   ; 11.501 ; 11.501 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[11]    ; CLOCK_50   ; 11.437 ; 11.437 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[12]    ; CLOCK_50   ; 11.473 ; 11.473 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[13]    ; CLOCK_50   ; 11.454 ; 11.454 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[14]    ; CLOCK_50   ; 11.795 ; 11.795 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[15]    ; CLOCK_50   ; 11.723 ; 11.723 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[16]    ; CLOCK_50   ; 11.756 ; 11.756 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[17]    ; CLOCK_50   ; 11.749 ; 11.749 ; Rise       ; CLOCK_50                                                                ;
; AUD_XCK      ; CLOCK_50   ; 2.969  ;        ; Rise       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK      ; CLOCK_50   ;        ; 2.969  ; Fall       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 8.311  ; 8.311  ; Rise       ; CLOCK_50                                                                ;
; HEX0[*]      ; CLOCK_50   ; 7.772  ; 7.772  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[0]     ; CLOCK_50   ; 8.270  ; 8.270  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[1]     ; CLOCK_50   ; 7.772  ; 7.772  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[2]     ; CLOCK_50   ; 8.229  ; 8.229  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[3]     ; CLOCK_50   ; 8.736  ; 8.736  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[4]     ; CLOCK_50   ; 8.782  ; 8.782  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[5]     ; CLOCK_50   ; 8.802  ; 8.802  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[6]     ; CLOCK_50   ; 8.517  ; 8.517  ; Rise       ; CLOCK_50                                                                ;
; HEX1[*]      ; CLOCK_50   ; 7.751  ; 7.751  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[0]     ; CLOCK_50   ; 8.167  ; 8.167  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[1]     ; CLOCK_50   ; 8.196  ; 8.196  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[2]     ; CLOCK_50   ; 7.940  ; 7.940  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[3]     ; CLOCK_50   ; 8.036  ; 8.036  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[4]     ; CLOCK_50   ; 7.751  ; 7.751  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[5]     ; CLOCK_50   ; 7.825  ; 7.825  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[6]     ; CLOCK_50   ; 7.787  ; 7.787  ; Rise       ; CLOCK_50                                                                ;
; I2C_SCLK     ; CLOCK_50   ; 10.931 ; 10.931 ; Rise       ; CLOCK_50                                                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 8.474  ; 8.474  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 9.242  ; 9.242  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.489  ; 8.489  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 8.394  ; 8.394  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 8.574  ; 8.574  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 8.679  ; 8.679  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 10.147 ; 10.147 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; CLOCK_50                                                                ;
; LCD_EN       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                                                ;
; LCD_RS       ; CLOCK_50   ; 9.356  ; 9.356  ; Rise       ; CLOCK_50                                                                ;
; LEDG[*]      ; CLOCK_50   ; 8.224  ; 8.224  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[0]     ; CLOCK_50   ; 9.006  ; 9.006  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[1]     ; CLOCK_50   ; 8.373  ; 8.373  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[2]     ; CLOCK_50   ; 8.224  ; 8.224  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[3]     ; CLOCK_50   ; 8.265  ; 8.265  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[4]     ; CLOCK_50   ; 8.749  ; 8.749  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[5]     ; CLOCK_50   ; 8.710  ; 8.710  ; Rise       ; CLOCK_50                                                                ;
; LEDR[*]      ; CLOCK_50   ; 9.045  ; 9.045  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[2]     ; CLOCK_50   ; 9.876  ; 9.876  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[3]     ; CLOCK_50   ; 10.564 ; 10.564 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[4]     ; CLOCK_50   ; 10.483 ; 10.483 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[5]     ; CLOCK_50   ; 10.485 ; 10.485 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[6]     ; CLOCK_50   ; 10.545 ; 10.545 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[7]     ; CLOCK_50   ; 10.252 ; 10.252 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[8]     ; CLOCK_50   ; 9.387  ; 9.387  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[9]     ; CLOCK_50   ; 9.628  ; 9.628  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[10]    ; CLOCK_50   ; 9.364  ; 9.364  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[11]    ; CLOCK_50   ; 9.356  ; 9.356  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[12]    ; CLOCK_50   ; 9.367  ; 9.367  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[13]    ; CLOCK_50   ; 9.372  ; 9.372  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[14]    ; CLOCK_50   ; 9.734  ; 9.734  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[15]    ; CLOCK_50   ; 9.839  ; 9.839  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[16]    ; CLOCK_50   ; 9.707  ; 9.707  ; Rise       ; CLOCK_50                                                                ;
;  LEDR[17]    ; CLOCK_50   ; 9.045  ; 9.045  ; Rise       ; CLOCK_50                                                                ;
; AUD_XCK      ; CLOCK_50   ; 2.969  ;        ; Rise       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK      ; CLOCK_50   ;        ; 2.969  ; Fall       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[5]      ; HEX2[0]     ; 7.178  ;        ;        ; 7.178  ;
; SW[5]      ; HEX2[2]     ;        ; 7.142  ; 7.142  ;        ;
; SW[5]      ; HEX2[3]     ; 6.907  ;        ;        ; 6.907  ;
; SW[5]      ; HEX2[4]     ; 5.619  ;        ;        ; 5.619  ;
; SW[5]      ; HEX2[5]     ; 6.910  ;        ;        ; 6.910  ;
; SW[6]      ; HEX2[0]     ;        ; 7.338  ; 7.338  ;        ;
; SW[6]      ; HEX2[2]     ; 7.358  ;        ;        ; 7.358  ;
; SW[6]      ; HEX2[3]     ;        ; 7.067  ; 7.067  ;        ;
; SW[6]      ; HEX2[5]     ; 7.127  ;        ;        ; 7.127  ;
; SW[6]      ; HEX2[6]     ;        ; 5.361  ; 5.361  ;        ;
; SW[7]      ; HEX3[0]     ; 8.504  ; 8.504  ; 8.504  ; 8.504  ;
; SW[7]      ; HEX3[1]     ; 7.743  ; 7.743  ; 7.743  ; 7.743  ;
; SW[7]      ; HEX3[2]     ;        ; 8.189  ; 8.189  ;        ;
; SW[7]      ; HEX3[3]     ; 8.250  ; 8.250  ; 8.250  ; 8.250  ;
; SW[7]      ; HEX3[4]     ; 8.207  ;        ;        ; 8.207  ;
; SW[7]      ; HEX3[5]     ; 8.009  ;        ;        ; 8.009  ;
; SW[7]      ; HEX3[6]     ; 8.452  ;        ;        ; 8.452  ;
; SW[7]      ; LEDG[5]     ; 9.954  ; 10.226 ; 10.226 ; 9.954  ;
; SW[8]      ; HEX3[0]     ;        ; 7.939  ; 7.939  ;        ;
; SW[8]      ; HEX3[1]     ; 7.182  ; 7.182  ; 7.182  ; 7.182  ;
; SW[8]      ; HEX3[2]     ; 7.661  ;        ;        ; 7.661  ;
; SW[8]      ; HEX3[3]     ; 7.683  ; 7.683  ; 7.683  ; 7.683  ;
; SW[8]      ; HEX3[4]     ;        ; 7.649  ; 7.649  ;        ;
; SW[8]      ; HEX3[5]     ; 7.453  ;        ;        ; 7.453  ;
; SW[8]      ; HEX3[6]     ; 7.894  ; 7.894  ; 7.894  ; 7.894  ;
; SW[8]      ; LEDG[5]     ; 9.669  ;        ;        ; 9.669  ;
; SW[9]      ; HEX3[0]     ; 8.371  ; 8.371  ; 8.371  ; 8.371  ;
; SW[9]      ; HEX3[1]     ; 7.615  ;        ;        ; 7.615  ;
; SW[9]      ; HEX3[2]     ;        ; 8.051  ; 8.051  ;        ;
; SW[9]      ; HEX3[3]     ; 8.120  ; 8.120  ; 8.120  ; 8.120  ;
; SW[9]      ; HEX3[4]     ; 8.069  ;        ;        ; 8.069  ;
; SW[9]      ; HEX3[5]     ;        ; 7.865  ; 7.865  ;        ;
; SW[9]      ; HEX3[6]     ; 8.317  ; 8.317  ; 8.317  ; 8.317  ;
; SW[9]      ; LEDG[5]     ; 10.052 ;        ;        ; 10.052 ;
; SW[10]     ; HEX4[0]     ; 7.201  ;        ;        ; 7.201  ;
; SW[10]     ; HEX4[2]     ;        ; 7.067  ; 7.067  ;        ;
; SW[10]     ; HEX4[3]     ; 7.185  ;        ;        ; 7.185  ;
; SW[10]     ; HEX4[4]     ; 4.342  ;        ;        ; 4.342  ;
; SW[10]     ; HEX4[5]     ; 6.914  ;        ;        ; 6.914  ;
; SW[11]     ; HEX4[0]     ;        ; 6.739  ; 6.739  ;        ;
; SW[11]     ; HEX4[2]     ; 6.650  ;        ;        ; 6.650  ;
; SW[11]     ; HEX4[3]     ;        ; 6.723  ; 6.723  ;        ;
; SW[11]     ; HEX4[5]     ; 6.419  ;        ;        ; 6.419  ;
; SW[11]     ; HEX4[6]     ;        ; 4.324  ; 4.324  ;        ;
; SW[12]     ; HEX5[0]     ; 7.067  ;        ;        ; 7.067  ;
; SW[12]     ; HEX5[2]     ;        ; 6.715  ; 6.715  ;        ;
; SW[12]     ; HEX5[3]     ; 7.051  ;        ;        ; 7.051  ;
; SW[12]     ; HEX5[4]     ; 4.317  ;        ;        ; 4.317  ;
; SW[12]     ; HEX5[5]     ; 6.484  ;        ;        ; 6.484  ;
; SW[13]     ; HEX5[0]     ;        ; 11.699 ; 11.699 ;        ;
; SW[13]     ; HEX5[2]     ; 11.387 ;        ;        ; 11.387 ;
; SW[13]     ; HEX5[3]     ;        ; 11.683 ; 11.683 ;        ;
; SW[13]     ; HEX5[5]     ; 11.164 ;        ;        ; 11.164 ;
; SW[13]     ; HEX5[6]     ;        ; 8.606  ; 8.606  ;        ;
; SW[14]     ; HEX6[0]     ; 12.840 ;        ;        ; 12.840 ;
; SW[14]     ; HEX6[2]     ;        ; 12.062 ; 12.062 ;        ;
; SW[14]     ; HEX6[3]     ; 11.922 ;        ;        ; 11.922 ;
; SW[14]     ; HEX6[4]     ; 8.837  ;        ;        ; 8.837  ;
; SW[14]     ; HEX6[5]     ; 11.618 ;        ;        ; 11.618 ;
; SW[15]     ; HEX6[0]     ;        ; 12.428 ; 12.428 ;        ;
; SW[15]     ; HEX6[2]     ; 11.690 ;        ;        ; 11.690 ;
; SW[15]     ; HEX6[3]     ;        ; 11.510 ; 11.510 ;        ;
; SW[15]     ; HEX6[5]     ; 11.247 ;        ;        ; 11.247 ;
; SW[15]     ; HEX6[6]     ;        ; 9.007  ; 9.007  ;        ;
; SW[16]     ; HEX7[0]     ; 9.764  ;        ;        ; 9.764  ;
; SW[16]     ; HEX7[2]     ;        ; 9.685  ; 9.685  ;        ;
; SW[16]     ; HEX7[3]     ; 9.734  ;        ;        ; 9.734  ;
; SW[16]     ; HEX7[4]     ; 8.862  ;        ;        ; 8.862  ;
; SW[16]     ; HEX7[5]     ; 10.038 ;        ;        ; 10.038 ;
; SW[17]     ; HEX7[0]     ;        ; 9.466  ; 9.466  ;        ;
; SW[17]     ; HEX7[2]     ; 9.435  ;        ;        ; 9.435  ;
; SW[17]     ; HEX7[3]     ;        ; 9.436  ; 9.436  ;        ;
; SW[17]     ; HEX7[5]     ; 9.739  ;        ;        ; 9.739  ;
; SW[17]     ; HEX7[6]     ;        ; 9.137  ; 9.137  ;        ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[5]      ; HEX2[0]     ; 7.178  ;        ;        ; 7.178  ;
; SW[5]      ; HEX2[2]     ;        ; 7.142  ; 7.142  ;        ;
; SW[5]      ; HEX2[3]     ; 6.907  ;        ;        ; 6.907  ;
; SW[5]      ; HEX2[4]     ; 5.619  ;        ;        ; 5.619  ;
; SW[5]      ; HEX2[5]     ; 6.910  ;        ;        ; 6.910  ;
; SW[6]      ; HEX2[0]     ;        ; 7.338  ; 7.338  ;        ;
; SW[6]      ; HEX2[2]     ; 7.358  ;        ;        ; 7.358  ;
; SW[6]      ; HEX2[3]     ;        ; 7.067  ; 7.067  ;        ;
; SW[6]      ; HEX2[5]     ; 7.127  ;        ;        ; 7.127  ;
; SW[6]      ; HEX2[6]     ;        ; 5.361  ; 5.361  ;        ;
; SW[7]      ; HEX3[0]     ; 8.504  ; 8.504  ; 8.504  ; 8.504  ;
; SW[7]      ; HEX3[1]     ; 7.743  ; 7.743  ; 7.743  ; 7.743  ;
; SW[7]      ; HEX3[2]     ;        ; 8.189  ; 8.189  ;        ;
; SW[7]      ; HEX3[3]     ; 8.250  ; 8.250  ; 8.250  ; 8.250  ;
; SW[7]      ; HEX3[4]     ; 8.207  ;        ;        ; 8.207  ;
; SW[7]      ; HEX3[5]     ; 8.009  ;        ;        ; 8.009  ;
; SW[7]      ; HEX3[6]     ; 8.452  ;        ;        ; 8.452  ;
; SW[7]      ; LEDG[5]     ; 9.954  ; 10.226 ; 10.226 ; 9.954  ;
; SW[8]      ; HEX3[0]     ;        ; 7.939  ; 7.939  ;        ;
; SW[8]      ; HEX3[1]     ; 7.182  ; 7.182  ; 7.182  ; 7.182  ;
; SW[8]      ; HEX3[2]     ; 7.661  ;        ;        ; 7.661  ;
; SW[8]      ; HEX3[3]     ; 7.683  ; 7.683  ; 7.683  ; 7.683  ;
; SW[8]      ; HEX3[4]     ;        ; 7.649  ; 7.649  ;        ;
; SW[8]      ; HEX3[5]     ; 7.453  ;        ;        ; 7.453  ;
; SW[8]      ; HEX3[6]     ; 7.894  ; 7.894  ; 7.894  ; 7.894  ;
; SW[8]      ; LEDG[5]     ; 9.423  ;        ;        ; 9.423  ;
; SW[9]      ; HEX3[0]     ; 8.371  ; 8.371  ; 8.371  ; 8.371  ;
; SW[9]      ; HEX3[1]     ; 7.615  ;        ;        ; 7.615  ;
; SW[9]      ; HEX3[2]     ;        ; 8.051  ; 8.051  ;        ;
; SW[9]      ; HEX3[3]     ; 8.120  ; 8.120  ; 8.120  ; 8.120  ;
; SW[9]      ; HEX3[4]     ; 8.069  ;        ;        ; 8.069  ;
; SW[9]      ; HEX3[5]     ;        ; 7.865  ; 7.865  ;        ;
; SW[9]      ; HEX3[6]     ; 8.317  ; 8.317  ; 8.317  ; 8.317  ;
; SW[9]      ; LEDG[5]     ; 9.818  ;        ;        ; 9.818  ;
; SW[10]     ; HEX4[0]     ; 7.201  ;        ;        ; 7.201  ;
; SW[10]     ; HEX4[2]     ;        ; 7.067  ; 7.067  ;        ;
; SW[10]     ; HEX4[3]     ; 7.185  ;        ;        ; 7.185  ;
; SW[10]     ; HEX4[4]     ; 4.342  ;        ;        ; 4.342  ;
; SW[10]     ; HEX4[5]     ; 6.914  ;        ;        ; 6.914  ;
; SW[11]     ; HEX4[0]     ;        ; 6.739  ; 6.739  ;        ;
; SW[11]     ; HEX4[2]     ; 6.650  ;        ;        ; 6.650  ;
; SW[11]     ; HEX4[3]     ;        ; 6.723  ; 6.723  ;        ;
; SW[11]     ; HEX4[5]     ; 6.419  ;        ;        ; 6.419  ;
; SW[11]     ; HEX4[6]     ;        ; 4.324  ; 4.324  ;        ;
; SW[12]     ; HEX5[0]     ; 7.067  ;        ;        ; 7.067  ;
; SW[12]     ; HEX5[2]     ;        ; 6.715  ; 6.715  ;        ;
; SW[12]     ; HEX5[3]     ; 7.051  ;        ;        ; 7.051  ;
; SW[12]     ; HEX5[4]     ; 4.317  ;        ;        ; 4.317  ;
; SW[12]     ; HEX5[5]     ; 6.484  ;        ;        ; 6.484  ;
; SW[13]     ; HEX5[0]     ;        ; 11.699 ; 11.699 ;        ;
; SW[13]     ; HEX5[2]     ; 11.387 ;        ;        ; 11.387 ;
; SW[13]     ; HEX5[3]     ;        ; 11.683 ; 11.683 ;        ;
; SW[13]     ; HEX5[5]     ; 11.164 ;        ;        ; 11.164 ;
; SW[13]     ; HEX5[6]     ;        ; 8.606  ; 8.606  ;        ;
; SW[14]     ; HEX6[0]     ; 12.840 ;        ;        ; 12.840 ;
; SW[14]     ; HEX6[2]     ;        ; 12.062 ; 12.062 ;        ;
; SW[14]     ; HEX6[3]     ; 11.922 ;        ;        ; 11.922 ;
; SW[14]     ; HEX6[4]     ; 8.837  ;        ;        ; 8.837  ;
; SW[14]     ; HEX6[5]     ; 11.618 ;        ;        ; 11.618 ;
; SW[15]     ; HEX6[0]     ;        ; 12.428 ; 12.428 ;        ;
; SW[15]     ; HEX6[2]     ; 11.690 ;        ;        ; 11.690 ;
; SW[15]     ; HEX6[3]     ;        ; 11.510 ; 11.510 ;        ;
; SW[15]     ; HEX6[5]     ; 11.247 ;        ;        ; 11.247 ;
; SW[15]     ; HEX6[6]     ;        ; 9.007  ; 9.007  ;        ;
; SW[16]     ; HEX7[0]     ; 9.764  ;        ;        ; 9.764  ;
; SW[16]     ; HEX7[2]     ;        ; 9.685  ; 9.685  ;        ;
; SW[16]     ; HEX7[3]     ; 9.734  ;        ;        ; 9.734  ;
; SW[16]     ; HEX7[4]     ; 8.862  ;        ;        ; 8.862  ;
; SW[16]     ; HEX7[5]     ; 10.038 ;        ;        ; 10.038 ;
; SW[17]     ; HEX7[0]     ;        ; 9.466  ; 9.466  ;        ;
; SW[17]     ; HEX7[2]     ; 9.435  ;        ;        ; 9.435  ;
; SW[17]     ; HEX7[3]     ;        ; 9.436  ; 9.436  ;        ;
; SW[17]     ; HEX7[5]     ; 9.739  ;        ;        ; 9.739  ;
; SW[17]     ; HEX7[6]     ;        ; 9.137  ; 9.137  ;        ;
+------------+-------------+--------+--------+--------+--------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 13.340 ; 0.000         ;
+----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -1.827 ; -3.565        ;
+----------+--------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 18.719 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.811 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.340 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.732      ;
; 13.392 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.680      ;
; 13.415 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.657      ;
; 13.424 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.642      ;
; 13.467 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.605      ;
; 13.476 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.590      ;
; 13.515 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.557      ;
; 13.524 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.550      ;
; 13.525 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.547      ;
; 13.538 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.534      ;
; 13.540 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.532      ;
; 13.562 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.512      ;
; 13.567 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.505      ;
; 13.590 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.482      ;
; 13.599 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.475      ;
; 13.600 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.472      ;
; 13.608 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.460      ;
; 13.609 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.457      ;
; 13.615 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.457      ;
; 13.617 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.455      ;
; 13.624 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.442      ;
; 13.625 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.449      ;
; 13.627 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.445      ;
; 13.632 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.440      ;
; 13.637 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.437      ;
; 13.646 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.422      ;
; 13.655 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.419      ;
; 13.658 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.416      ;
; 13.663 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.409      ;
; 13.669 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.403      ;
; 13.671 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.403      ;
; 13.676 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.396      ;
; 13.699 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.375      ;
; 13.700 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.372      ;
; 13.700 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.374      ;
; 13.702 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.370      ;
; 13.707 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.365      ;
; 13.709 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.359      ;
; 13.711 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.355      ;
; 13.715 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.357      ;
; 13.716 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.350      ;
; 13.722 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.352      ;
; 13.723 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.349      ;
; 13.730 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.344      ;
; 13.733 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.341      ;
; 13.737 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.337      ;
; 13.738 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.334      ;
; 13.738 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.334      ;
; 13.739 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.329      ;
; 13.742 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.326      ;
; 13.746 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.328      ;
; 13.747 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.319      ;
; 13.751 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.321      ;
; 13.755 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.313      ;
; 13.756 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.316      ;
; 13.759 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.315      ;
; 13.760 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.314      ;
; 13.760 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.306      ;
; 13.762 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.312      ;
; 13.794 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.280      ;
; 13.800 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.274      ;
; 13.801 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.273      ;
; 13.802 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.270      ;
; 13.802 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.270      ;
; 13.804 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.270      ;
; 13.807 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.265      ;
; 13.817 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.255      ;
; 13.823 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.251      ;
; 13.825 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.247      ;
; 13.830 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.242      ;
; 13.830 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.244      ;
; 13.831 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.241      ;
; 13.833 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.241      ;
; 13.834 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.240      ;
; 13.837 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.237      ;
; 13.838 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.234      ;
; 13.839 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.235      ;
; 13.840 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.226      ;
; 13.841 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.233      ;
; 13.843 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.225      ;
; 13.846 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.228      ;
; 13.846 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.222      ;
; 13.851 ; toneGen:soundgenerator|tablecount[2] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.221      ;
; 13.853 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.221      ;
; 13.856 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.218      ;
; 13.861 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.211      ;
; 13.861 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.211      ;
; 13.869 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.205      ;
; 13.869 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.205      ;
; 13.874 ; toneGen:soundgenerator|tablecount[4] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.198      ;
; 13.876 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.196      ;
; 13.878 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.190      ;
; 13.879 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.195      ;
; 13.888 ; toneGen:soundgenerator|tablecount[1] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.186      ;
; 13.888 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.180      ;
; 13.902 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.172      ;
; 13.904 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.168      ;
; 13.909 ; toneGen:soundgenerator|tablecount[5] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 6.163      ;
; 13.916 ; toneGen:soundgenerator|tablecount[3] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.158      ;
; 13.925 ; toneGen:soundgenerator|tablecount[0] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.143      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.827 ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                        ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 3.329      ; 1.654      ;
; -1.827 ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                        ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 3.329      ; 1.654      ;
; -1.738 ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                     ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 3.297      ; 1.711      ;
; -1.738 ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                     ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50    ; 0.000        ; 3.297      ; 1.711      ;
; 0.215  ; playNextNote:whentoplaynextnote|len[2]                                                                                                                                                                                                                         ; playNextNote:whentoplaynextnote|len[2]                                                                                                                                                                                                                         ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; cs.slimbo                                                                                                                                                                                                                                                      ; cs.slimbo                                                                                                                                                                                                                                                      ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; cs.sendplay                                                                                                                                                                                                                                                    ; cs.sendplay                                                                                                                                                                                                                                                    ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; playNextNote:whentoplaynextnote|len[0]                                                                                                                                                                                                                         ; playNextNote:whentoplaynextnote|len[0]                                                                                                                                                                                                                         ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; playNextNote:whentoplaynextnote|len[1]                                                                                                                                                                                                                         ; playNextNote:whentoplaynextnote|len[1]                                                                                                                                                                                                                         ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; VGA_CLK_o[0]                                                                                                                                                                                                                                                   ; VGA_CLK_o[0]                                                                                                                                                                                                                                                   ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mydisplaytimer:showclock|timerdisplay[0]                                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[0]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mydisplaytimer:showclock|timerdisplay[2]                                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[2]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mydisplaytimer:showclock|timerdisplay[1]                                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[1]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mydisplaytimer:showclock|timerdisplay[3]                                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[3]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mydisplaytimer:showclock|timerdisplay[7]                                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[7]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mydisplaytimer:showclock|timerdisplay[6]                                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[6]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mydisplaytimer:showclock|timerdisplay[5]                                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[5]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; mydisplaytimer:showclock|timerdisplay[4]                                                                                                                                                                                                                       ; mydisplaytimer:showclock|timerdisplay[4]                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                             ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                             ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                        ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                        ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                      ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                      ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|tablecount[6]                                                                                                                                                                                                                           ; toneGen:soundgenerator|tablecount[6]                                                                                                                                                                                                                           ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                        ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                        ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                       ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                 ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                 ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|mLCD_ST.000010                                                                                                                                                                                                                                     ; LCD_TEST:u5|mLCD_ST.000010                                                                                                                                                                                                                                     ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LUT_INDEX[5]                                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[5]                                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LUT_INDEX[1]                                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[1]                                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LUT_INDEX[3]                                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[3]                                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LUT_INDEX[2]                                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[2]                                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LUT_INDEX[4]                                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[4]                                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|mLCD_ST.000001                                                                                                                                                                                                                                     ; LCD_TEST:u5|mLCD_ST.000001                                                                                                                                                                                                                                     ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LUT_INDEX[0]                                                                                                                                                                                                                                       ; LCD_TEST:u5|LUT_INDEX[0]                                                                                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|mStart                                                                                                                                                                                                                           ; LCD_TEST:u5|LCD_Controller:u0|mStart                                                                                                                                                                                                                           ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|ST.10                                                                                                                                                                                                                            ; LCD_TEST:u5|LCD_Controller:u0|ST.10                                                                                                                                                                                                                            ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]                                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]                                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]                                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]                                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                                                                                                                                                                          ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                                                                                                                                                                          ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|mLCD_ST.000000                                                                                                                                                                                                                                     ; LCD_TEST:u5|mLCD_ST.000000                                                                                                                                                                                                                                     ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                                                                                                                                                                           ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                                                                                                                                                                           ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                     ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                              ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                       ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; toneGen:soundgenerator|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                ; toneGen:soundgenerator|avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; toneGen:soundgenerator|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; VGA_CLK_o[12]                                                                                                                                                                                                                                                  ; VGA_CLK_o[12]                                                                                                                                                                                                                                                  ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                    ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                ; CLOCK_50                                                                ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                       ;
+--------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.719 ; screenrefresh ; LCD_TEST:u5|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.304      ;
; 18.719 ; screenrefresh ; LCD_TEST:u5|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.304      ;
; 18.719 ; screenrefresh ; LCD_TEST:u5|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.304      ;
; 18.719 ; screenrefresh ; LCD_TEST:u5|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.304      ;
; 18.719 ; screenrefresh ; LCD_TEST:u5|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.304      ;
; 18.719 ; screenrefresh ; LCD_TEST:u5|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.304      ;
; 18.719 ; screenrefresh ; LCD_TEST:u5|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.304      ;
; 18.719 ; screenrefresh ; LCD_TEST:u5|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.304      ;
; 18.719 ; screenrefresh ; LCD_TEST:u5|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 1.304      ;
; 18.856 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.172      ;
; 18.856 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.172      ;
; 18.856 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.172      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.872 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.154      ;
; 18.879 ; screenrefresh ; LCD_TEST:u5|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.149      ;
; 18.879 ; screenrefresh ; LCD_TEST:u5|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.149      ;
; 18.879 ; screenrefresh ; LCD_TEST:u5|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.149      ;
; 18.879 ; screenrefresh ; LCD_TEST:u5|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.149      ;
; 18.879 ; screenrefresh ; LCD_TEST:u5|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.149      ;
; 18.879 ; screenrefresh ; LCD_TEST:u5|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.149      ;
; 18.879 ; screenrefresh ; LCD_TEST:u5|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.149      ;
; 18.879 ; screenrefresh ; LCD_TEST:u5|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.149      ;
; 18.879 ; screenrefresh ; LCD_TEST:u5|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 1.149      ;
; 18.983 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.049      ;
; 18.983 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.049      ;
; 18.983 ; screenrefresh ; LCD_TEST:u5|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.049      ;
; 18.983 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.049      ;
; 18.983 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.049      ;
; 18.983 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.049      ;
; 18.983 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.049      ;
; 18.983 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.049      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
; 19.069 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.963      ;
+--------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                       ;
+-------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.811 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; screenrefresh ; LCD_TEST:u5|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.897 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; screenrefresh ; LCD_TEST:u5|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; screenrefresh ; LCD_TEST:u5|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 0.897 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.049      ;
; 1.001 ; screenrefresh ; LCD_TEST:u5|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.149      ;
; 1.001 ; screenrefresh ; LCD_TEST:u5|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.149      ;
; 1.001 ; screenrefresh ; LCD_TEST:u5|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.149      ;
; 1.001 ; screenrefresh ; LCD_TEST:u5|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.149      ;
; 1.001 ; screenrefresh ; LCD_TEST:u5|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.149      ;
; 1.001 ; screenrefresh ; LCD_TEST:u5|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.149      ;
; 1.001 ; screenrefresh ; LCD_TEST:u5|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.149      ;
; 1.001 ; screenrefresh ; LCD_TEST:u5|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.149      ;
; 1.001 ; screenrefresh ; LCD_TEST:u5|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.149      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.008 ; screenrefresh ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.154      ;
; 1.024 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.172      ;
; 1.024 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.172      ;
; 1.024 ; screenrefresh ; LCD_TEST:u5|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.172      ;
; 1.161 ; screenrefresh ; LCD_TEST:u5|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.304      ;
; 1.161 ; screenrefresh ; LCD_TEST:u5|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.304      ;
; 1.161 ; screenrefresh ; LCD_TEST:u5|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.304      ;
; 1.161 ; screenrefresh ; LCD_TEST:u5|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.304      ;
; 1.161 ; screenrefresh ; LCD_TEST:u5|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.304      ;
; 1.161 ; screenrefresh ; LCD_TEST:u5|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.304      ;
; 1.161 ; screenrefresh ; LCD_TEST:u5|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.304      ;
; 1.161 ; screenrefresh ; LCD_TEST:u5|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.304      ;
; 1.161 ; screenrefresh ; LCD_TEST:u5|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 1.304      ;
+-------+---------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|altsyncram_2eq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 2.652  ; 2.652  ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.713  ; 2.713  ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 2.582  ; 2.582  ; Rise       ; CLOCK_50        ;
; CLOCK_27    ; CLOCK_50   ; -0.279 ; -0.279 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 3.646  ; 3.646  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 3.646  ; 3.646  ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 7.481  ; 7.481  ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 1.270  ; 1.270  ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 1.080  ; 1.080  ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 0.371  ; 0.371  ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; -0.279 ; -0.279 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 1.352  ; 1.352  ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 1.063  ; 1.063  ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 1.260  ; 1.260  ; Rise       ; CLOCK_50        ;
;  SW[10]     ; CLOCK_50   ; 0.230  ; 0.230  ; Rise       ; CLOCK_50        ;
;  SW[12]     ; CLOCK_50   ; 4.780  ; 4.780  ; Rise       ; CLOCK_50        ;
;  SW[13]     ; CLOCK_50   ; 7.481  ; 7.481  ; Rise       ; CLOCK_50        ;
;  SW[14]     ; CLOCK_50   ; 4.060  ; 4.060  ; Rise       ; CLOCK_50        ;
;  SW[15]     ; CLOCK_50   ; 3.888  ; 3.888  ; Rise       ; CLOCK_50        ;
;  SW[16]     ; CLOCK_50   ; 5.124  ; 5.124  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -2.468 ; -2.468 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -2.144 ; -2.144 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -2.337 ; -2.337 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -2.409 ; -2.409 ; Rise       ; CLOCK_50        ;
; CLOCK_27    ; CLOCK_50   ; 0.401  ; 0.401  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.585 ; -2.585 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.585 ; -2.585 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.512  ; 0.512  ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 0.199  ; 0.199  ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 0.366  ; 0.366  ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 0.197  ; 0.197  ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 0.392  ; 0.392  ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 0.512  ; 0.512  ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; -1.069 ; -1.069 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; -0.981 ; -0.981 ; Rise       ; CLOCK_50        ;
;  SW[10]     ; CLOCK_50   ; 0.331  ; 0.331  ; Rise       ; CLOCK_50        ;
;  SW[12]     ; CLOCK_50   ; -0.146 ; -0.146 ; Rise       ; CLOCK_50        ;
;  SW[13]     ; CLOCK_50   ; -2.988 ; -2.988 ; Rise       ; CLOCK_50        ;
;  SW[14]     ; CLOCK_50   ; -3.521 ; -3.521 ; Rise       ; CLOCK_50        ;
;  SW[15]     ; CLOCK_50   ; -3.355 ; -3.355 ; Rise       ; CLOCK_50        ;
;  SW[16]     ; CLOCK_50   ; -2.534 ; -2.534 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                                                                ;
; HEX0[*]      ; CLOCK_50   ; 4.949 ; 4.949 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[0]     ; CLOCK_50   ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[1]     ; CLOCK_50   ; 4.505 ; 4.505 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[2]     ; CLOCK_50   ; 4.708 ; 4.708 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[3]     ; CLOCK_50   ; 4.908 ; 4.908 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[4]     ; CLOCK_50   ; 4.934 ; 4.934 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[5]     ; CLOCK_50   ; 4.949 ; 4.949 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[6]     ; CLOCK_50   ; 4.847 ; 4.847 ; Rise       ; CLOCK_50                                                                ;
; HEX1[*]      ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[0]     ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[1]     ; CLOCK_50   ; 4.587 ; 4.587 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[2]     ; CLOCK_50   ; 4.434 ; 4.434 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[3]     ; CLOCK_50   ; 4.458 ; 4.458 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[4]     ; CLOCK_50   ; 4.361 ; 4.361 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[5]     ; CLOCK_50   ; 4.385 ; 4.385 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[6]     ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; CLOCK_50                                                                ;
; I2C_SCLK     ; CLOCK_50   ; 5.559 ; 5.559 ; Rise       ; CLOCK_50                                                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 5.556 ; 5.556 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.672 ; 4.672 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.949 ; 4.949 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.681 ; 4.681 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.612 ; 4.612 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.686 ; 4.686 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.755 ; 4.755 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.556 ; 5.556 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; CLOCK_50                                                                ;
; LCD_EN       ; CLOCK_50   ; 4.776 ; 4.776 ; Rise       ; CLOCK_50                                                                ;
; LCD_RS       ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                                                                ;
; LEDG[*]      ; CLOCK_50   ; 5.015 ; 5.015 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[0]     ; CLOCK_50   ; 4.942 ; 4.942 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[1]     ; CLOCK_50   ; 4.668 ; 4.668 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[2]     ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[3]     ; CLOCK_50   ; 4.533 ; 4.533 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[4]     ; CLOCK_50   ; 5.015 ; 5.015 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[5]     ; CLOCK_50   ; 4.803 ; 4.803 ; Rise       ; CLOCK_50                                                                ;
; LEDR[*]      ; CLOCK_50   ; 6.464 ; 6.464 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[2]     ; CLOCK_50   ; 6.231 ; 6.231 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[3]     ; CLOCK_50   ; 6.464 ; 6.464 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[4]     ; CLOCK_50   ; 6.451 ; 6.451 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[5]     ; CLOCK_50   ; 6.453 ; 6.453 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[6]     ; CLOCK_50   ; 6.459 ; 6.459 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[7]     ; CLOCK_50   ; 6.289 ; 6.289 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[8]     ; CLOCK_50   ; 5.923 ; 5.923 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[9]     ; CLOCK_50   ; 5.788 ; 5.788 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[10]    ; CLOCK_50   ; 5.947 ; 5.947 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[11]    ; CLOCK_50   ; 5.908 ; 5.908 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[12]    ; CLOCK_50   ; 5.928 ; 5.928 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[13]    ; CLOCK_50   ; 5.922 ; 5.922 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[14]    ; CLOCK_50   ; 6.120 ; 6.120 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[15]    ; CLOCK_50   ; 6.112 ; 6.112 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[16]    ; CLOCK_50   ; 6.099 ; 6.099 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[17]    ; CLOCK_50   ; 6.086 ; 6.086 ; Rise       ; CLOCK_50                                                                ;
; AUD_XCK      ; CLOCK_50   ; 1.504 ;       ; Rise       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK      ; CLOCK_50   ;       ; 1.504 ; Fall       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                                                                ;
; HEX0[*]      ; CLOCK_50   ; 4.310 ; 4.310 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[0]     ; CLOCK_50   ; 4.545 ; 4.545 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[1]     ; CLOCK_50   ; 4.310 ; 4.310 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[2]     ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[3]     ; CLOCK_50   ; 4.713 ; 4.713 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[4]     ; CLOCK_50   ; 4.739 ; 4.739 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[5]     ; CLOCK_50   ; 4.752 ; 4.752 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[6]     ; CLOCK_50   ; 4.652 ; 4.652 ; Rise       ; CLOCK_50                                                                ;
; HEX1[*]      ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[0]     ; CLOCK_50   ; 4.471 ; 4.471 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[1]     ; CLOCK_50   ; 4.469 ; 4.469 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[2]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[3]     ; CLOCK_50   ; 4.344 ; 4.344 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[4]     ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[5]     ; CLOCK_50   ; 4.270 ; 4.270 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[6]     ; CLOCK_50   ; 4.264 ; 4.264 ; Rise       ; CLOCK_50                                                                ;
; I2C_SCLK     ; CLOCK_50   ; 5.559 ; 5.559 ; Rise       ; CLOCK_50                                                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.612 ; 4.612 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.672 ; 4.672 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.949 ; 4.949 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.681 ; 4.681 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.612 ; 4.612 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.686 ; 4.686 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.755 ; 4.755 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.556 ; 5.556 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; CLOCK_50                                                                ;
; LCD_EN       ; CLOCK_50   ; 4.776 ; 4.776 ; Rise       ; CLOCK_50                                                                ;
; LCD_RS       ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                                                                ;
; LEDG[*]      ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[0]     ; CLOCK_50   ; 4.865 ; 4.865 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[1]     ; CLOCK_50   ; 4.561 ; 4.561 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[2]     ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[3]     ; CLOCK_50   ; 4.533 ; 4.533 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[4]     ; CLOCK_50   ; 4.760 ; 4.760 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[5]     ; CLOCK_50   ; 4.696 ; 4.696 ; Rise       ; CLOCK_50                                                                ;
; LEDR[*]      ; CLOCK_50   ; 4.874 ; 4.874 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[2]     ; CLOCK_50   ; 5.306 ; 5.306 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[3]     ; CLOCK_50   ; 5.572 ; 5.572 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[4]     ; CLOCK_50   ; 5.561 ; 5.561 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[5]     ; CLOCK_50   ; 5.559 ; 5.559 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[6]     ; CLOCK_50   ; 5.565 ; 5.565 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[7]     ; CLOCK_50   ; 5.457 ; 5.457 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[8]     ; CLOCK_50   ; 5.034 ; 5.034 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[9]     ; CLOCK_50   ; 5.133 ; 5.133 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[10]    ; CLOCK_50   ; 5.025 ; 5.025 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[11]    ; CLOCK_50   ; 5.020 ; 5.020 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[12]    ; CLOCK_50   ; 5.032 ; 5.032 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[13]    ; CLOCK_50   ; 5.033 ; 5.033 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[14]    ; CLOCK_50   ; 5.228 ; 5.228 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[15]    ; CLOCK_50   ; 5.276 ; 5.276 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[16]    ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[17]    ; CLOCK_50   ; 4.874 ; 4.874 ; Rise       ; CLOCK_50                                                                ;
; AUD_XCK      ; CLOCK_50   ; 1.504 ;       ; Rise       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK      ; CLOCK_50   ;       ; 1.504 ; Fall       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[5]      ; HEX2[0]     ; 3.646 ;       ;       ; 3.646 ;
; SW[5]      ; HEX2[2]     ;       ; 3.632 ; 3.632 ;       ;
; SW[5]      ; HEX2[3]     ; 3.538 ;       ;       ; 3.538 ;
; SW[5]      ; HEX2[4]     ; 2.953 ;       ;       ; 2.953 ;
; SW[5]      ; HEX2[5]     ; 3.537 ;       ;       ; 3.537 ;
; SW[6]      ; HEX2[0]     ;       ; 3.728 ; 3.728 ;       ;
; SW[6]      ; HEX2[2]     ; 3.726 ;       ;       ; 3.726 ;
; SW[6]      ; HEX2[3]     ;       ; 3.620 ; 3.620 ;       ;
; SW[6]      ; HEX2[5]     ; 3.625 ;       ;       ; 3.625 ;
; SW[6]      ; HEX2[6]     ;       ; 2.834 ; 2.834 ;       ;
; SW[7]      ; HEX3[0]     ; 4.371 ; 4.371 ; 4.371 ; 4.371 ;
; SW[7]      ; HEX3[1]     ; 4.066 ; 4.066 ; 4.066 ; 4.066 ;
; SW[7]      ; HEX3[2]     ;       ; 4.254 ; 4.254 ;       ;
; SW[7]      ; HEX3[3]     ; 4.270 ; 4.270 ; 4.270 ; 4.270 ;
; SW[7]      ; HEX3[4]     ; 4.241 ;       ;       ; 4.241 ;
; SW[7]      ; HEX3[5]     ; 4.171 ;       ;       ; 4.171 ;
; SW[7]      ; HEX3[6]     ; 4.337 ;       ;       ; 4.337 ;
; SW[7]      ; LEDG[5]     ; 5.116 ; 5.233 ; 5.233 ; 5.116 ;
; SW[8]      ; HEX3[0]     ;       ; 4.080 ; 4.080 ;       ;
; SW[8]      ; HEX3[1]     ; 3.776 ; 3.776 ; 3.776 ; 3.776 ;
; SW[8]      ; HEX3[2]     ; 3.987 ;       ;       ; 3.987 ;
; SW[8]      ; HEX3[3]     ; 3.978 ; 3.978 ; 3.978 ; 3.978 ;
; SW[8]      ; HEX3[4]     ;       ; 3.958 ; 3.958 ;       ;
; SW[8]      ; HEX3[5]     ; 3.887 ;       ;       ; 3.887 ;
; SW[8]      ; HEX3[6]     ; 4.054 ; 4.054 ; 4.054 ; 4.054 ;
; SW[8]      ; LEDG[5]     ; 4.944 ;       ;       ; 4.944 ;
; SW[9]      ; HEX3[0]     ; 4.286 ; 4.286 ; 4.286 ; 4.286 ;
; SW[9]      ; HEX3[1]     ; 3.982 ;       ;       ; 3.982 ;
; SW[9]      ; HEX3[2]     ;       ; 4.166 ; 4.166 ;       ;
; SW[9]      ; HEX3[3]     ; 4.185 ; 4.185 ; 4.185 ; 4.185 ;
; SW[9]      ; HEX3[4]     ; 4.149 ;       ;       ; 4.149 ;
; SW[9]      ; HEX3[5]     ;       ; 4.070 ; 4.070 ;       ;
; SW[9]      ; HEX3[6]     ; 4.246 ; 4.246 ; 4.246 ; 4.246 ;
; SW[9]      ; LEDG[5]     ; 5.141 ;       ;       ; 5.141 ;
; SW[10]     ; HEX4[0]     ; 3.656 ;       ;       ; 3.656 ;
; SW[10]     ; HEX4[2]     ;       ; 3.629 ; 3.629 ;       ;
; SW[10]     ; HEX4[3]     ; 3.640 ;       ;       ; 3.640 ;
; SW[10]     ; HEX4[4]     ; 2.334 ;       ;       ; 2.334 ;
; SW[10]     ; HEX4[5]     ; 3.533 ;       ;       ; 3.533 ;
; SW[11]     ; HEX4[0]     ;       ; 3.432 ; 3.432 ;       ;
; SW[11]     ; HEX4[2]     ; 3.437 ;       ;       ; 3.437 ;
; SW[11]     ; HEX4[3]     ;       ; 3.416 ; 3.416 ;       ;
; SW[11]     ; HEX4[5]     ; 3.314 ;       ;       ; 3.314 ;
; SW[11]     ; HEX4[6]     ;       ; 2.324 ; 2.324 ;       ;
; SW[12]     ; HEX5[0]     ; 3.585 ;       ;       ; 3.585 ;
; SW[12]     ; HEX5[2]     ;       ; 3.408 ; 3.408 ;       ;
; SW[12]     ; HEX5[3]     ; 3.571 ;       ;       ; 3.571 ;
; SW[12]     ; HEX5[4]     ; 2.306 ;       ;       ; 2.306 ;
; SW[12]     ; HEX5[5]     ; 3.298 ;       ;       ; 3.298 ;
; SW[13]     ; HEX5[0]     ;       ; 6.377 ; 6.377 ;       ;
; SW[13]     ; HEX5[2]     ; 6.207 ;       ;       ; 6.207 ;
; SW[13]     ; HEX5[3]     ;       ; 6.363 ; 6.363 ;       ;
; SW[13]     ; HEX5[5]     ; 6.107 ;       ;       ; 6.107 ;
; SW[13]     ; HEX5[6]     ;       ; 4.906 ; 4.906 ;       ;
; SW[14]     ; HEX6[0]     ; 6.997 ;       ;       ; 6.997 ;
; SW[14]     ; HEX6[2]     ;       ; 6.656 ; 6.656 ;       ;
; SW[14]     ; HEX6[3]     ; 6.552 ;       ;       ; 6.552 ;
; SW[14]     ; HEX6[4]     ; 5.058 ;       ;       ; 5.058 ;
; SW[14]     ; HEX6[5]     ; 6.432 ;       ;       ; 6.432 ;
; SW[15]     ; HEX6[0]     ;       ; 6.784 ; 6.784 ;       ;
; SW[15]     ; HEX6[2]     ; 6.449 ;       ;       ; 6.449 ;
; SW[15]     ; HEX6[3]     ;       ; 6.339 ; 6.339 ;       ;
; SW[15]     ; HEX6[5]     ; 6.218 ;       ;       ; 6.218 ;
; SW[15]     ; HEX6[6]     ;       ; 5.134 ; 5.134 ;       ;
; SW[16]     ; HEX7[0]     ; 5.487 ;       ;       ; 5.487 ;
; SW[16]     ; HEX7[2]     ;       ; 5.452 ; 5.452 ;       ;
; SW[16]     ; HEX7[3]     ; 5.457 ;       ;       ; 5.457 ;
; SW[16]     ; HEX7[4]     ; 5.066 ;       ;       ; 5.066 ;
; SW[16]     ; HEX7[5]     ; 5.603 ;       ;       ; 5.603 ;
; SW[17]     ; HEX7[0]     ;       ; 5.348 ; 5.348 ;       ;
; SW[17]     ; HEX7[2]     ; 5.317 ;       ;       ; 5.317 ;
; SW[17]     ; HEX7[3]     ;       ; 5.318 ; 5.318 ;       ;
; SW[17]     ; HEX7[5]     ; 5.468 ;       ;       ; 5.468 ;
; SW[17]     ; HEX7[6]     ;       ; 5.202 ; 5.202 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[5]      ; HEX2[0]     ; 3.646 ;       ;       ; 3.646 ;
; SW[5]      ; HEX2[2]     ;       ; 3.632 ; 3.632 ;       ;
; SW[5]      ; HEX2[3]     ; 3.538 ;       ;       ; 3.538 ;
; SW[5]      ; HEX2[4]     ; 2.953 ;       ;       ; 2.953 ;
; SW[5]      ; HEX2[5]     ; 3.537 ;       ;       ; 3.537 ;
; SW[6]      ; HEX2[0]     ;       ; 3.728 ; 3.728 ;       ;
; SW[6]      ; HEX2[2]     ; 3.726 ;       ;       ; 3.726 ;
; SW[6]      ; HEX2[3]     ;       ; 3.620 ; 3.620 ;       ;
; SW[6]      ; HEX2[5]     ; 3.625 ;       ;       ; 3.625 ;
; SW[6]      ; HEX2[6]     ;       ; 2.834 ; 2.834 ;       ;
; SW[7]      ; HEX3[0]     ; 4.371 ; 4.371 ; 4.371 ; 4.371 ;
; SW[7]      ; HEX3[1]     ; 4.066 ; 4.066 ; 4.066 ; 4.066 ;
; SW[7]      ; HEX3[2]     ;       ; 4.254 ; 4.254 ;       ;
; SW[7]      ; HEX3[3]     ; 4.270 ; 4.270 ; 4.270 ; 4.270 ;
; SW[7]      ; HEX3[4]     ; 4.241 ;       ;       ; 4.241 ;
; SW[7]      ; HEX3[5]     ; 4.171 ;       ;       ; 4.171 ;
; SW[7]      ; HEX3[6]     ; 4.337 ;       ;       ; 4.337 ;
; SW[7]      ; LEDG[5]     ; 5.116 ; 5.233 ; 5.233 ; 5.116 ;
; SW[8]      ; HEX3[0]     ;       ; 4.080 ; 4.080 ;       ;
; SW[8]      ; HEX3[1]     ; 3.776 ; 3.776 ; 3.776 ; 3.776 ;
; SW[8]      ; HEX3[2]     ; 3.987 ;       ;       ; 3.987 ;
; SW[8]      ; HEX3[3]     ; 3.978 ; 3.978 ; 3.978 ; 3.978 ;
; SW[8]      ; HEX3[4]     ;       ; 3.958 ; 3.958 ;       ;
; SW[8]      ; HEX3[5]     ; 3.887 ;       ;       ; 3.887 ;
; SW[8]      ; HEX3[6]     ; 4.054 ; 4.054 ; 4.054 ; 4.054 ;
; SW[8]      ; LEDG[5]     ; 4.820 ;       ;       ; 4.820 ;
; SW[9]      ; HEX3[0]     ; 4.286 ; 4.286 ; 4.286 ; 4.286 ;
; SW[9]      ; HEX3[1]     ; 3.982 ;       ;       ; 3.982 ;
; SW[9]      ; HEX3[2]     ;       ; 4.166 ; 4.166 ;       ;
; SW[9]      ; HEX3[3]     ; 4.185 ; 4.185 ; 4.185 ; 4.185 ;
; SW[9]      ; HEX3[4]     ; 4.149 ;       ;       ; 4.149 ;
; SW[9]      ; HEX3[5]     ;       ; 4.070 ; 4.070 ;       ;
; SW[9]      ; HEX3[6]     ; 4.246 ; 4.246 ; 4.246 ; 4.246 ;
; SW[9]      ; LEDG[5]     ; 5.028 ;       ;       ; 5.028 ;
; SW[10]     ; HEX4[0]     ; 3.656 ;       ;       ; 3.656 ;
; SW[10]     ; HEX4[2]     ;       ; 3.629 ; 3.629 ;       ;
; SW[10]     ; HEX4[3]     ; 3.640 ;       ;       ; 3.640 ;
; SW[10]     ; HEX4[4]     ; 2.334 ;       ;       ; 2.334 ;
; SW[10]     ; HEX4[5]     ; 3.533 ;       ;       ; 3.533 ;
; SW[11]     ; HEX4[0]     ;       ; 3.432 ; 3.432 ;       ;
; SW[11]     ; HEX4[2]     ; 3.437 ;       ;       ; 3.437 ;
; SW[11]     ; HEX4[3]     ;       ; 3.416 ; 3.416 ;       ;
; SW[11]     ; HEX4[5]     ; 3.314 ;       ;       ; 3.314 ;
; SW[11]     ; HEX4[6]     ;       ; 2.324 ; 2.324 ;       ;
; SW[12]     ; HEX5[0]     ; 3.585 ;       ;       ; 3.585 ;
; SW[12]     ; HEX5[2]     ;       ; 3.408 ; 3.408 ;       ;
; SW[12]     ; HEX5[3]     ; 3.571 ;       ;       ; 3.571 ;
; SW[12]     ; HEX5[4]     ; 2.306 ;       ;       ; 2.306 ;
; SW[12]     ; HEX5[5]     ; 3.298 ;       ;       ; 3.298 ;
; SW[13]     ; HEX5[0]     ;       ; 6.377 ; 6.377 ;       ;
; SW[13]     ; HEX5[2]     ; 6.207 ;       ;       ; 6.207 ;
; SW[13]     ; HEX5[3]     ;       ; 6.363 ; 6.363 ;       ;
; SW[13]     ; HEX5[5]     ; 6.107 ;       ;       ; 6.107 ;
; SW[13]     ; HEX5[6]     ;       ; 4.906 ; 4.906 ;       ;
; SW[14]     ; HEX6[0]     ; 6.997 ;       ;       ; 6.997 ;
; SW[14]     ; HEX6[2]     ;       ; 6.656 ; 6.656 ;       ;
; SW[14]     ; HEX6[3]     ; 6.552 ;       ;       ; 6.552 ;
; SW[14]     ; HEX6[4]     ; 5.058 ;       ;       ; 5.058 ;
; SW[14]     ; HEX6[5]     ; 6.432 ;       ;       ; 6.432 ;
; SW[15]     ; HEX6[0]     ;       ; 6.784 ; 6.784 ;       ;
; SW[15]     ; HEX6[2]     ; 6.449 ;       ;       ; 6.449 ;
; SW[15]     ; HEX6[3]     ;       ; 6.339 ; 6.339 ;       ;
; SW[15]     ; HEX6[5]     ; 6.218 ;       ;       ; 6.218 ;
; SW[15]     ; HEX6[6]     ;       ; 5.134 ; 5.134 ;       ;
; SW[16]     ; HEX7[0]     ; 5.487 ;       ;       ; 5.487 ;
; SW[16]     ; HEX7[2]     ;       ; 5.452 ; 5.452 ;       ;
; SW[16]     ; HEX7[3]     ; 5.457 ;       ;       ; 5.457 ;
; SW[16]     ; HEX7[4]     ; 5.066 ;       ;       ; 5.066 ;
; SW[16]     ; HEX7[5]     ; 5.603 ;       ;       ; 5.603 ;
; SW[17]     ; HEX7[0]     ;       ; 5.348 ; 5.348 ;       ;
; SW[17]     ; HEX7[2]     ; 5.317 ;       ;       ; 5.317 ;
; SW[17]     ; HEX7[3]     ;       ; 5.318 ; 5.318 ;       ;
; SW[17]     ; HEX7[5]     ; 5.468 ;       ;       ; 5.468 ;
; SW[17]     ; HEX7[6]     ;       ; 5.202 ; 5.202 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+-------+--------+----------+---------+---------------------+
; Clock                ; Setup ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+--------+----------+---------+---------------------+
; Worst-case Slack     ; 4.783 ; -2.641 ; 17.444   ; 0.811   ; 7.620               ;
;  CLOCK_50            ; 4.783 ; -2.641 ; 17.444   ; 0.811   ; 7.620               ;
;  altera_reserved_tck ; N/A   ; N/A    ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS      ; 0.0   ; -5.133 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000 ; -5.133 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
+----------------------+-------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 4.916  ; 4.916  ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 4.996  ; 4.996  ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 4.727  ; 4.727  ; Rise       ; CLOCK_50        ;
; CLOCK_27    ; CLOCK_50   ; -0.010 ; -0.010 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 6.893  ; 6.893  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 6.893  ; 6.893  ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 16.067 ; 16.067 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 7.211  ; 7.211  ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 3.607  ; 3.607  ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 3.197  ; 3.197  ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 0.061  ; 0.061  ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 3.376  ; 3.376  ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 2.819  ; 2.819  ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 3.202  ; 3.202  ; Rise       ; CLOCK_50        ;
;  SW[10]     ; CLOCK_50   ; 1.277  ; 1.277  ; Rise       ; CLOCK_50        ;
;  SW[12]     ; CLOCK_50   ; 11.606 ; 11.606 ; Rise       ; CLOCK_50        ;
;  SW[13]     ; CLOCK_50   ; 16.067 ; 16.067 ; Rise       ; CLOCK_50        ;
;  SW[14]     ; CLOCK_50   ; 7.809  ; 7.809  ; Rise       ; CLOCK_50        ;
;  SW[15]     ; CLOCK_50   ; 7.509  ; 7.509  ; Rise       ; CLOCK_50        ;
;  SW[16]     ; CLOCK_50   ; 10.647 ; 10.647 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -2.468 ; -2.468 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -2.144 ; -2.144 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -2.337 ; -2.337 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -2.409 ; -2.409 ; Rise       ; CLOCK_50        ;
; CLOCK_27    ; CLOCK_50   ; 0.401  ; 0.401  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.585 ; -2.585 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.585 ; -2.585 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.512  ; 0.512  ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 0.199  ; 0.199  ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 0.366  ; 0.366  ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 0.197  ; 0.197  ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 0.392  ; 0.392  ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 0.512  ; 0.512  ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; -1.069 ; -1.069 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; -0.981 ; -0.981 ; Rise       ; CLOCK_50        ;
;  SW[10]     ; CLOCK_50   ; 0.331  ; 0.331  ; Rise       ; CLOCK_50        ;
;  SW[12]     ; CLOCK_50   ; -0.146 ; -0.146 ; Rise       ; CLOCK_50        ;
;  SW[13]     ; CLOCK_50   ; -2.988 ; -2.988 ; Rise       ; CLOCK_50        ;
;  SW[14]     ; CLOCK_50   ; -3.521 ; -3.521 ; Rise       ; CLOCK_50        ;
;  SW[15]     ; CLOCK_50   ; -3.355 ; -3.355 ; Rise       ; CLOCK_50        ;
;  SW[16]     ; CLOCK_50   ; -2.534 ; -2.534 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 8.311  ; 8.311  ; Rise       ; CLOCK_50                                                                ;
; HEX0[*]      ; CLOCK_50   ; 9.228  ; 9.228  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[0]     ; CLOCK_50   ; 8.697  ; 8.697  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[1]     ; CLOCK_50   ; 8.197  ; 8.197  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[2]     ; CLOCK_50   ; 8.657  ; 8.657  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[3]     ; CLOCK_50   ; 9.159  ; 9.159  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[4]     ; CLOCK_50   ; 9.205  ; 9.205  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[5]     ; CLOCK_50   ; 9.228  ; 9.228  ; Rise       ; CLOCK_50                                                                ;
;  HEX0[6]     ; CLOCK_50   ; 8.942  ; 8.942  ; Rise       ; CLOCK_50                                                                ;
; HEX1[*]      ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[0]     ; CLOCK_50   ; 8.439  ; 8.439  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[1]     ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[2]     ; CLOCK_50   ; 8.218  ; 8.218  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[3]     ; CLOCK_50   ; 8.316  ; 8.316  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[4]     ; CLOCK_50   ; 8.019  ; 8.019  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[5]     ; CLOCK_50   ; 8.073  ; 8.073  ; Rise       ; CLOCK_50                                                                ;
;  HEX1[6]     ; CLOCK_50   ; 8.065  ; 8.065  ; Rise       ; CLOCK_50                                                                ;
; I2C_SCLK     ; CLOCK_50   ; 10.931 ; 10.931 ; Rise       ; CLOCK_50                                                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 10.147 ; 10.147 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 8.474  ; 8.474  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 9.242  ; 9.242  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.489  ; 8.489  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 8.394  ; 8.394  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 8.574  ; 8.574  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 8.679  ; 8.679  ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 10.147 ; 10.147 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 8.342  ; 8.342  ; Rise       ; CLOCK_50                                                                ;
; LCD_EN       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                                                ;
; LCD_RS       ; CLOCK_50   ; 9.356  ; 9.356  ; Rise       ; CLOCK_50                                                                ;
; LEDG[*]      ; CLOCK_50   ; 9.339  ; 9.339  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[0]     ; CLOCK_50   ; 9.207  ; 9.207  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[1]     ; CLOCK_50   ; 8.630  ; 8.630  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[2]     ; CLOCK_50   ; 8.224  ; 8.224  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[3]     ; CLOCK_50   ; 8.265  ; 8.265  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[4]     ; CLOCK_50   ; 9.339  ; 9.339  ; Rise       ; CLOCK_50                                                                ;
;  LEDG[5]     ; CLOCK_50   ; 8.967  ; 8.967  ; Rise       ; CLOCK_50                                                                ;
; LEDR[*]      ; CLOCK_50   ; 12.620 ; 12.620 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[2]     ; CLOCK_50   ; 11.990 ; 11.990 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[3]     ; CLOCK_50   ; 12.620 ; 12.620 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[4]     ; CLOCK_50   ; 12.558 ; 12.558 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[5]     ; CLOCK_50   ; 12.548 ; 12.548 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[6]     ; CLOCK_50   ; 12.583 ; 12.583 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[7]     ; CLOCK_50   ; 12.130 ; 12.130 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[8]     ; CLOCK_50   ; 11.403 ; 11.403 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[9]     ; CLOCK_50   ; 11.137 ; 11.137 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[10]    ; CLOCK_50   ; 11.501 ; 11.501 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[11]    ; CLOCK_50   ; 11.437 ; 11.437 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[12]    ; CLOCK_50   ; 11.473 ; 11.473 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[13]    ; CLOCK_50   ; 11.454 ; 11.454 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[14]    ; CLOCK_50   ; 11.795 ; 11.795 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[15]    ; CLOCK_50   ; 11.723 ; 11.723 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[16]    ; CLOCK_50   ; 11.756 ; 11.756 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[17]    ; CLOCK_50   ; 11.749 ; 11.749 ; Rise       ; CLOCK_50                                                                ;
; AUD_XCK      ; CLOCK_50   ; 2.969  ;        ; Rise       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK      ; CLOCK_50   ;        ; 2.969  ; Fall       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                         ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+
; AUD_DACDAT   ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                                                                ;
; HEX0[*]      ; CLOCK_50   ; 4.310 ; 4.310 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[0]     ; CLOCK_50   ; 4.545 ; 4.545 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[1]     ; CLOCK_50   ; 4.310 ; 4.310 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[2]     ; CLOCK_50   ; 4.511 ; 4.511 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[3]     ; CLOCK_50   ; 4.713 ; 4.713 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[4]     ; CLOCK_50   ; 4.739 ; 4.739 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[5]     ; CLOCK_50   ; 4.752 ; 4.752 ; Rise       ; CLOCK_50                                                                ;
;  HEX0[6]     ; CLOCK_50   ; 4.652 ; 4.652 ; Rise       ; CLOCK_50                                                                ;
; HEX1[*]      ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[0]     ; CLOCK_50   ; 4.471 ; 4.471 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[1]     ; CLOCK_50   ; 4.469 ; 4.469 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[2]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[3]     ; CLOCK_50   ; 4.344 ; 4.344 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[4]     ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[5]     ; CLOCK_50   ; 4.270 ; 4.270 ; Rise       ; CLOCK_50                                                                ;
;  HEX1[6]     ; CLOCK_50   ; 4.264 ; 4.264 ; Rise       ; CLOCK_50                                                                ;
; I2C_SCLK     ; CLOCK_50   ; 5.559 ; 5.559 ; Rise       ; CLOCK_50                                                                ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.612 ; 4.612 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[0] ; CLOCK_50   ; 4.672 ; 4.672 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.949 ; 4.949 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.681 ; 4.681 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.612 ; 4.612 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.686 ; 4.686 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.755 ; 4.755 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.556 ; 5.556 ; Rise       ; CLOCK_50                                                                ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.629 ; 4.629 ; Rise       ; CLOCK_50                                                                ;
; LCD_EN       ; CLOCK_50   ; 4.776 ; 4.776 ; Rise       ; CLOCK_50                                                                ;
; LCD_RS       ; CLOCK_50   ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                                                                ;
; LEDG[*]      ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[0]     ; CLOCK_50   ; 4.865 ; 4.865 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[1]     ; CLOCK_50   ; 4.561 ; 4.561 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[2]     ; CLOCK_50   ; 4.506 ; 4.506 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[3]     ; CLOCK_50   ; 4.533 ; 4.533 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[4]     ; CLOCK_50   ; 4.760 ; 4.760 ; Rise       ; CLOCK_50                                                                ;
;  LEDG[5]     ; CLOCK_50   ; 4.696 ; 4.696 ; Rise       ; CLOCK_50                                                                ;
; LEDR[*]      ; CLOCK_50   ; 4.874 ; 4.874 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[2]     ; CLOCK_50   ; 5.306 ; 5.306 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[3]     ; CLOCK_50   ; 5.572 ; 5.572 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[4]     ; CLOCK_50   ; 5.561 ; 5.561 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[5]     ; CLOCK_50   ; 5.559 ; 5.559 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[6]     ; CLOCK_50   ; 5.565 ; 5.565 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[7]     ; CLOCK_50   ; 5.457 ; 5.457 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[8]     ; CLOCK_50   ; 5.034 ; 5.034 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[9]     ; CLOCK_50   ; 5.133 ; 5.133 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[10]    ; CLOCK_50   ; 5.025 ; 5.025 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[11]    ; CLOCK_50   ; 5.020 ; 5.020 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[12]    ; CLOCK_50   ; 5.032 ; 5.032 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[13]    ; CLOCK_50   ; 5.033 ; 5.033 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[14]    ; CLOCK_50   ; 5.228 ; 5.228 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[15]    ; CLOCK_50   ; 5.276 ; 5.276 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[16]    ; CLOCK_50   ; 5.206 ; 5.206 ; Rise       ; CLOCK_50                                                                ;
;  LEDR[17]    ; CLOCK_50   ; 4.874 ; 4.874 ; Rise       ; CLOCK_50                                                                ;
; AUD_XCK      ; CLOCK_50   ; 1.504 ;       ; Rise       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK      ; CLOCK_50   ;       ; 1.504 ; Fall       ; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[5]      ; HEX2[0]     ; 7.178  ;        ;        ; 7.178  ;
; SW[5]      ; HEX2[2]     ;        ; 7.142  ; 7.142  ;        ;
; SW[5]      ; HEX2[3]     ; 6.907  ;        ;        ; 6.907  ;
; SW[5]      ; HEX2[4]     ; 5.619  ;        ;        ; 5.619  ;
; SW[5]      ; HEX2[5]     ; 6.910  ;        ;        ; 6.910  ;
; SW[6]      ; HEX2[0]     ;        ; 7.338  ; 7.338  ;        ;
; SW[6]      ; HEX2[2]     ; 7.358  ;        ;        ; 7.358  ;
; SW[6]      ; HEX2[3]     ;        ; 7.067  ; 7.067  ;        ;
; SW[6]      ; HEX2[5]     ; 7.127  ;        ;        ; 7.127  ;
; SW[6]      ; HEX2[6]     ;        ; 5.361  ; 5.361  ;        ;
; SW[7]      ; HEX3[0]     ; 8.504  ; 8.504  ; 8.504  ; 8.504  ;
; SW[7]      ; HEX3[1]     ; 7.743  ; 7.743  ; 7.743  ; 7.743  ;
; SW[7]      ; HEX3[2]     ;        ; 8.189  ; 8.189  ;        ;
; SW[7]      ; HEX3[3]     ; 8.250  ; 8.250  ; 8.250  ; 8.250  ;
; SW[7]      ; HEX3[4]     ; 8.207  ;        ;        ; 8.207  ;
; SW[7]      ; HEX3[5]     ; 8.009  ;        ;        ; 8.009  ;
; SW[7]      ; HEX3[6]     ; 8.452  ;        ;        ; 8.452  ;
; SW[7]      ; LEDG[5]     ; 9.954  ; 10.226 ; 10.226 ; 9.954  ;
; SW[8]      ; HEX3[0]     ;        ; 7.939  ; 7.939  ;        ;
; SW[8]      ; HEX3[1]     ; 7.182  ; 7.182  ; 7.182  ; 7.182  ;
; SW[8]      ; HEX3[2]     ; 7.661  ;        ;        ; 7.661  ;
; SW[8]      ; HEX3[3]     ; 7.683  ; 7.683  ; 7.683  ; 7.683  ;
; SW[8]      ; HEX3[4]     ;        ; 7.649  ; 7.649  ;        ;
; SW[8]      ; HEX3[5]     ; 7.453  ;        ;        ; 7.453  ;
; SW[8]      ; HEX3[6]     ; 7.894  ; 7.894  ; 7.894  ; 7.894  ;
; SW[8]      ; LEDG[5]     ; 9.669  ;        ;        ; 9.669  ;
; SW[9]      ; HEX3[0]     ; 8.371  ; 8.371  ; 8.371  ; 8.371  ;
; SW[9]      ; HEX3[1]     ; 7.615  ;        ;        ; 7.615  ;
; SW[9]      ; HEX3[2]     ;        ; 8.051  ; 8.051  ;        ;
; SW[9]      ; HEX3[3]     ; 8.120  ; 8.120  ; 8.120  ; 8.120  ;
; SW[9]      ; HEX3[4]     ; 8.069  ;        ;        ; 8.069  ;
; SW[9]      ; HEX3[5]     ;        ; 7.865  ; 7.865  ;        ;
; SW[9]      ; HEX3[6]     ; 8.317  ; 8.317  ; 8.317  ; 8.317  ;
; SW[9]      ; LEDG[5]     ; 10.052 ;        ;        ; 10.052 ;
; SW[10]     ; HEX4[0]     ; 7.201  ;        ;        ; 7.201  ;
; SW[10]     ; HEX4[2]     ;        ; 7.067  ; 7.067  ;        ;
; SW[10]     ; HEX4[3]     ; 7.185  ;        ;        ; 7.185  ;
; SW[10]     ; HEX4[4]     ; 4.342  ;        ;        ; 4.342  ;
; SW[10]     ; HEX4[5]     ; 6.914  ;        ;        ; 6.914  ;
; SW[11]     ; HEX4[0]     ;        ; 6.739  ; 6.739  ;        ;
; SW[11]     ; HEX4[2]     ; 6.650  ;        ;        ; 6.650  ;
; SW[11]     ; HEX4[3]     ;        ; 6.723  ; 6.723  ;        ;
; SW[11]     ; HEX4[5]     ; 6.419  ;        ;        ; 6.419  ;
; SW[11]     ; HEX4[6]     ;        ; 4.324  ; 4.324  ;        ;
; SW[12]     ; HEX5[0]     ; 7.067  ;        ;        ; 7.067  ;
; SW[12]     ; HEX5[2]     ;        ; 6.715  ; 6.715  ;        ;
; SW[12]     ; HEX5[3]     ; 7.051  ;        ;        ; 7.051  ;
; SW[12]     ; HEX5[4]     ; 4.317  ;        ;        ; 4.317  ;
; SW[12]     ; HEX5[5]     ; 6.484  ;        ;        ; 6.484  ;
; SW[13]     ; HEX5[0]     ;        ; 11.699 ; 11.699 ;        ;
; SW[13]     ; HEX5[2]     ; 11.387 ;        ;        ; 11.387 ;
; SW[13]     ; HEX5[3]     ;        ; 11.683 ; 11.683 ;        ;
; SW[13]     ; HEX5[5]     ; 11.164 ;        ;        ; 11.164 ;
; SW[13]     ; HEX5[6]     ;        ; 8.606  ; 8.606  ;        ;
; SW[14]     ; HEX6[0]     ; 12.840 ;        ;        ; 12.840 ;
; SW[14]     ; HEX6[2]     ;        ; 12.062 ; 12.062 ;        ;
; SW[14]     ; HEX6[3]     ; 11.922 ;        ;        ; 11.922 ;
; SW[14]     ; HEX6[4]     ; 8.837  ;        ;        ; 8.837  ;
; SW[14]     ; HEX6[5]     ; 11.618 ;        ;        ; 11.618 ;
; SW[15]     ; HEX6[0]     ;        ; 12.428 ; 12.428 ;        ;
; SW[15]     ; HEX6[2]     ; 11.690 ;        ;        ; 11.690 ;
; SW[15]     ; HEX6[3]     ;        ; 11.510 ; 11.510 ;        ;
; SW[15]     ; HEX6[5]     ; 11.247 ;        ;        ; 11.247 ;
; SW[15]     ; HEX6[6]     ;        ; 9.007  ; 9.007  ;        ;
; SW[16]     ; HEX7[0]     ; 9.764  ;        ;        ; 9.764  ;
; SW[16]     ; HEX7[2]     ;        ; 9.685  ; 9.685  ;        ;
; SW[16]     ; HEX7[3]     ; 9.734  ;        ;        ; 9.734  ;
; SW[16]     ; HEX7[4]     ; 8.862  ;        ;        ; 8.862  ;
; SW[16]     ; HEX7[5]     ; 10.038 ;        ;        ; 10.038 ;
; SW[17]     ; HEX7[0]     ;        ; 9.466  ; 9.466  ;        ;
; SW[17]     ; HEX7[2]     ; 9.435  ;        ;        ; 9.435  ;
; SW[17]     ; HEX7[3]     ;        ; 9.436  ; 9.436  ;        ;
; SW[17]     ; HEX7[5]     ; 9.739  ;        ;        ; 9.739  ;
; SW[17]     ; HEX7[6]     ;        ; 9.137  ; 9.137  ;        ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[5]      ; HEX2[0]     ; 3.646 ;       ;       ; 3.646 ;
; SW[5]      ; HEX2[2]     ;       ; 3.632 ; 3.632 ;       ;
; SW[5]      ; HEX2[3]     ; 3.538 ;       ;       ; 3.538 ;
; SW[5]      ; HEX2[4]     ; 2.953 ;       ;       ; 2.953 ;
; SW[5]      ; HEX2[5]     ; 3.537 ;       ;       ; 3.537 ;
; SW[6]      ; HEX2[0]     ;       ; 3.728 ; 3.728 ;       ;
; SW[6]      ; HEX2[2]     ; 3.726 ;       ;       ; 3.726 ;
; SW[6]      ; HEX2[3]     ;       ; 3.620 ; 3.620 ;       ;
; SW[6]      ; HEX2[5]     ; 3.625 ;       ;       ; 3.625 ;
; SW[6]      ; HEX2[6]     ;       ; 2.834 ; 2.834 ;       ;
; SW[7]      ; HEX3[0]     ; 4.371 ; 4.371 ; 4.371 ; 4.371 ;
; SW[7]      ; HEX3[1]     ; 4.066 ; 4.066 ; 4.066 ; 4.066 ;
; SW[7]      ; HEX3[2]     ;       ; 4.254 ; 4.254 ;       ;
; SW[7]      ; HEX3[3]     ; 4.270 ; 4.270 ; 4.270 ; 4.270 ;
; SW[7]      ; HEX3[4]     ; 4.241 ;       ;       ; 4.241 ;
; SW[7]      ; HEX3[5]     ; 4.171 ;       ;       ; 4.171 ;
; SW[7]      ; HEX3[6]     ; 4.337 ;       ;       ; 4.337 ;
; SW[7]      ; LEDG[5]     ; 5.116 ; 5.233 ; 5.233 ; 5.116 ;
; SW[8]      ; HEX3[0]     ;       ; 4.080 ; 4.080 ;       ;
; SW[8]      ; HEX3[1]     ; 3.776 ; 3.776 ; 3.776 ; 3.776 ;
; SW[8]      ; HEX3[2]     ; 3.987 ;       ;       ; 3.987 ;
; SW[8]      ; HEX3[3]     ; 3.978 ; 3.978 ; 3.978 ; 3.978 ;
; SW[8]      ; HEX3[4]     ;       ; 3.958 ; 3.958 ;       ;
; SW[8]      ; HEX3[5]     ; 3.887 ;       ;       ; 3.887 ;
; SW[8]      ; HEX3[6]     ; 4.054 ; 4.054 ; 4.054 ; 4.054 ;
; SW[8]      ; LEDG[5]     ; 4.820 ;       ;       ; 4.820 ;
; SW[9]      ; HEX3[0]     ; 4.286 ; 4.286 ; 4.286 ; 4.286 ;
; SW[9]      ; HEX3[1]     ; 3.982 ;       ;       ; 3.982 ;
; SW[9]      ; HEX3[2]     ;       ; 4.166 ; 4.166 ;       ;
; SW[9]      ; HEX3[3]     ; 4.185 ; 4.185 ; 4.185 ; 4.185 ;
; SW[9]      ; HEX3[4]     ; 4.149 ;       ;       ; 4.149 ;
; SW[9]      ; HEX3[5]     ;       ; 4.070 ; 4.070 ;       ;
; SW[9]      ; HEX3[6]     ; 4.246 ; 4.246 ; 4.246 ; 4.246 ;
; SW[9]      ; LEDG[5]     ; 5.028 ;       ;       ; 5.028 ;
; SW[10]     ; HEX4[0]     ; 3.656 ;       ;       ; 3.656 ;
; SW[10]     ; HEX4[2]     ;       ; 3.629 ; 3.629 ;       ;
; SW[10]     ; HEX4[3]     ; 3.640 ;       ;       ; 3.640 ;
; SW[10]     ; HEX4[4]     ; 2.334 ;       ;       ; 2.334 ;
; SW[10]     ; HEX4[5]     ; 3.533 ;       ;       ; 3.533 ;
; SW[11]     ; HEX4[0]     ;       ; 3.432 ; 3.432 ;       ;
; SW[11]     ; HEX4[2]     ; 3.437 ;       ;       ; 3.437 ;
; SW[11]     ; HEX4[3]     ;       ; 3.416 ; 3.416 ;       ;
; SW[11]     ; HEX4[5]     ; 3.314 ;       ;       ; 3.314 ;
; SW[11]     ; HEX4[6]     ;       ; 2.324 ; 2.324 ;       ;
; SW[12]     ; HEX5[0]     ; 3.585 ;       ;       ; 3.585 ;
; SW[12]     ; HEX5[2]     ;       ; 3.408 ; 3.408 ;       ;
; SW[12]     ; HEX5[3]     ; 3.571 ;       ;       ; 3.571 ;
; SW[12]     ; HEX5[4]     ; 2.306 ;       ;       ; 2.306 ;
; SW[12]     ; HEX5[5]     ; 3.298 ;       ;       ; 3.298 ;
; SW[13]     ; HEX5[0]     ;       ; 6.377 ; 6.377 ;       ;
; SW[13]     ; HEX5[2]     ; 6.207 ;       ;       ; 6.207 ;
; SW[13]     ; HEX5[3]     ;       ; 6.363 ; 6.363 ;       ;
; SW[13]     ; HEX5[5]     ; 6.107 ;       ;       ; 6.107 ;
; SW[13]     ; HEX5[6]     ;       ; 4.906 ; 4.906 ;       ;
; SW[14]     ; HEX6[0]     ; 6.997 ;       ;       ; 6.997 ;
; SW[14]     ; HEX6[2]     ;       ; 6.656 ; 6.656 ;       ;
; SW[14]     ; HEX6[3]     ; 6.552 ;       ;       ; 6.552 ;
; SW[14]     ; HEX6[4]     ; 5.058 ;       ;       ; 5.058 ;
; SW[14]     ; HEX6[5]     ; 6.432 ;       ;       ; 6.432 ;
; SW[15]     ; HEX6[0]     ;       ; 6.784 ; 6.784 ;       ;
; SW[15]     ; HEX6[2]     ; 6.449 ;       ;       ; 6.449 ;
; SW[15]     ; HEX6[3]     ;       ; 6.339 ; 6.339 ;       ;
; SW[15]     ; HEX6[5]     ; 6.218 ;       ;       ; 6.218 ;
; SW[15]     ; HEX6[6]     ;       ; 5.134 ; 5.134 ;       ;
; SW[16]     ; HEX7[0]     ; 5.487 ;       ;       ; 5.487 ;
; SW[16]     ; HEX7[2]     ;       ; 5.452 ; 5.452 ;       ;
; SW[16]     ; HEX7[3]     ; 5.457 ;       ;       ; 5.457 ;
; SW[16]     ; HEX7[4]     ; 5.066 ;       ;       ; 5.066 ;
; SW[16]     ; HEX7[5]     ; 5.603 ;       ;       ; 5.603 ;
; SW[17]     ; HEX7[0]     ;       ; 5.348 ; 5.348 ;       ;
; SW[17]     ; HEX7[2]     ; 5.317 ;       ;       ; 5.317 ;
; SW[17]     ; HEX7[3]     ;       ; 5.318 ; 5.318 ;       ;
; SW[17]     ; HEX7[5]     ; 5.468 ;       ;       ; 5.468 ;
; SW[17]     ; HEX7[6]     ;       ; 5.202 ; 5.202 ;       ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                ;
+-------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; CLOCK_50                                                                ; CLOCK_50 ; 1195105  ; 0        ; 0        ; 0        ;
; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50 ; 2        ; 2        ; 0        ; 0        ;
+-------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                 ;
+-------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                                              ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+----------+----------+----------+----------+----------+
; CLOCK_50                                                                ; CLOCK_50 ; 1195105  ; 0        ; 0        ; 0        ;
; soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; CLOCK_50 ; 2        ; 2        ; 0        ; 0        ;
+-------------------------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 51       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 51       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 10    ; 10   ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 1784  ; 1784 ;
; Unconstrained Output Ports      ; 91    ; 91   ;
; Unconstrained Output Port Paths ; 466   ; 466  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 30 17:40:15 2014
Info: Command: quartus_sta DE2_synthesizer -c DE2_synthesizer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[1]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[12]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[8]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[9]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[2]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[5]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[3]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[0]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[7]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[14]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[13]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[6]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[11]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[10]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[15]|combout" is a latch
    Warning (335094): Node "soundgenerator|avc|LUT_DATA[4]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[18]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[17]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[16]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[4]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[5]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[1]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[0]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[3]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[2]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[7]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[6]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[9]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[8]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[12]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[13]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[14]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[15]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[11]|combout" is a latch
    Warning (335094): Node "soundgenerator|counter[10]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_Synthesizer.sdc'
Warning (332174): Ignored filter at DE2_synthesizer.sdc(12): TD_CLK27 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_synthesizer.sdc(12): Argument <targets> is an empty collection
    Info (332050): create_clock -period "27 MHZ" [get_ports TD_CLK27]
Info (332110): Deriving PLL Clocks
    Info (332110): create_generated_clock -source {soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {soundgenerator|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
Warning (332153): Family doesn't support jitter analysis.
Warning (332060): Node: playNextNote:whentoplaynextnote|playNext was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_keyboard:keyboard|key1_on was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_keyboard:keyboard|keyready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_keyboard:keyboard|ps2_clk_in was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: VGA_CLK_o[12] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_keyboard:keyboard|clk_div[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: toneGen:soundgenerator|avconf:avc|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: toneGen:soundgenerator|avconf:avc|LUT_INDEX[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: currentnote[0] was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 4.783
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.783         0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.641        -5.133 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.444
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.444         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.589
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.589         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 103 output pins without output pin load capacitance assignment
    Info (306007): Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PS2_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Warning (332060): Node: playNextNote:whentoplaynextnote|playNext was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_keyboard:keyboard|key1_on was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_keyboard:keyboard|keyready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_keyboard:keyboard|ps2_clk_in was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: VGA_CLK_o[12] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_keyboard:keyboard|clk_div[8] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: toneGen:soundgenerator|avconf:avc|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: toneGen:soundgenerator|avconf:avc|LUT_INDEX[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: currentnote[0] was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 13.340
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.340         0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.827
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.827        -3.565 CLOCK_50 
Info (332146): Worst-case recovery slack is 18.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.719         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.811
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.811         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 333 megabytes
    Info: Processing ended: Sun Nov 30 17:40:22 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


