Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 29 10:27:40 2023
| Host         : DESKTOP-J4EFGFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                23          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1080        
TIMING-18  Warning           Missing input or output delay                              25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (8)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.402       -2.102                     10                43747        0.033        0.000                      0                43747        3.750        0.000                       0                  5774  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.402       -2.102                     10                43747        0.033        0.000                      0                43747        3.750        0.000                       0                  5774  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation       -2.102ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 8.580ns (82.535%)  route 1.816ns (17.465%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.042    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.156 r  vs0/pixel_addr_pika_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.156    vs0/pixel_addr_pika_reg[11]_i_1_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.490 r  vs0/pixel_addr_pika_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.490    pixel_addr_pika0__0[13]
    SLICE_X11Y83         FDRE                                         r  pixel_addr_pika_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.431    14.802    clk_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  pixel_addr_pika_reg[13]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X11Y83         FDRE (Setup_fdre_C_D)        0.062    15.088    pixel_addr_pika_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.285ns  (logic 8.469ns (82.347%)  route 1.816ns (17.653%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.042    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.156 r  vs0/pixel_addr_pika_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.156    vs0/pixel_addr_pika_reg[11]_i_1_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.379 r  vs0/pixel_addr_pika_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.379    pixel_addr_pika0__0[12]
    SLICE_X11Y83         FDRE                                         r  pixel_addr_pika_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.431    14.802    clk_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  pixel_addr_pika_reg[12]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X11Y83         FDRE (Setup_fdre_C_D)        0.062    15.088    pixel_addr_pika_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.379    
  -------------------------------------------------------------------
                         slack                                 -0.291    

Slack (VIOLATED) :        -0.289ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.282ns  (logic 8.466ns (82.341%)  route 1.816ns (17.659%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.042    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.376 r  vs0/pixel_addr_pika_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.376    pixel_addr_pika0__0[9]
    SLICE_X11Y82         FDRE                                         r  pixel_addr_pika_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.430    14.801    clk_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  pixel_addr_pika_reg[9]/C
                         clock pessimism              0.259    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.062    15.087    pixel_addr_pika_reg[9]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -15.376    
  -------------------------------------------------------------------
                         slack                                 -0.289    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 8.445ns (82.305%)  route 1.816ns (17.695%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.042    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.355 r  vs0/pixel_addr_pika_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.355    pixel_addr_pika0__0[11]
    SLICE_X11Y82         FDRE                                         r  pixel_addr_pika_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.430    14.801    clk_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  pixel_addr_pika_reg[11]/C
                         clock pessimism              0.259    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.062    15.087    pixel_addr_pika_reg[11]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.187ns  (logic 8.371ns (82.177%)  route 1.816ns (17.823%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.042    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.281 r  vs0/pixel_addr_pika_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.281    pixel_addr_pika0__0[10]
    SLICE_X11Y82         FDRE                                         r  pixel_addr_pika_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.430    14.801    clk_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  pixel_addr_pika_reg[10]/C
                         clock pessimism              0.259    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.062    15.087    pixel_addr_pika_reg[10]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.171ns  (logic 8.355ns (82.149%)  route 1.816ns (17.851%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  vs0/pixel_addr_pika_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.042    vs0/pixel_addr_pika_reg[7]_i_1_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.265 r  vs0/pixel_addr_pika_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.265    pixel_addr_pika0__0[8]
    SLICE_X11Y82         FDRE                                         r  pixel_addr_pika_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.430    14.801    clk_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  pixel_addr_pika_reg[8]/C
                         clock pessimism              0.259    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.062    15.087    pixel_addr_pika_reg[8]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -15.265    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 8.352ns (82.143%)  route 1.816ns (17.857%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.262 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.262    pixel_addr_pika0__0[5]
    SLICE_X11Y81         FDRE                                         r  pixel_addr_pika_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.428    14.799    clk_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  pixel_addr_pika_reg[5]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X11Y81         FDRE (Setup_fdre_C_D)        0.062    15.085    pixel_addr_pika_reg[5]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -15.262    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.147ns  (logic 8.331ns (82.106%)  route 1.816ns (17.894%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.241 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.241    pixel_addr_pika0__0[7]
    SLICE_X11Y81         FDRE                                         r  pixel_addr_pika_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.428    14.799    clk_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  pixel_addr_pika_reg[7]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X11Y81         FDRE (Setup_fdre_C_D)        0.062    15.085    pixel_addr_pika_reg[7]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 8.257ns (81.975%)  route 1.816ns (18.025%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.167 r  vs0/pixel_addr_pika_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.167    pixel_addr_pika0__0[6]
    SLICE_X11Y81         FDRE                                         r  pixel_addr_pika_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.428    14.799    clk_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  pixel_addr_pika_reg[6]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X11Y81         FDRE (Setup_fdre_C_D)        0.062    15.085    pixel_addr_pika_reg[6]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -15.167    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 jumping_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.057ns  (logic 8.241ns (81.946%)  route 1.816ns (18.054%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.543     5.094    clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  jumping_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.612 r  jumping_reg[0]/Q
                         net (fo=36, routed)          0.567     6.179    vs0/jumping__0[0]
    SLICE_X12Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.303 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.303    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.836    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.268 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.768     8.037    vs0_n_0
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219    12.256 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.258    pixel_addr_pika4_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.776 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.254    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.124    14.378 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.378    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.928    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.151 r  vs0/pixel_addr_pika_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.151    pixel_addr_pika0__0[4]
    SLICE_X11Y81         FDRE                                         r  pixel_addr_pika_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.428    14.799    clk_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  pixel_addr_pika_reg[4]/C
                         clock pessimism              0.259    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X11Y81         FDRE (Setup_fdre_C_D)        0.062    15.085    pixel_addr_pika_reg[4]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -15.151    
  -------------------------------------------------------------------
                         slack                                 -0.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 btn_db3/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db3/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.563     1.476    btn_db3/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  btn_db3/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  btn_db3/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.750    btn_db3/counter_reg[22]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.910 r  btn_db3/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.911    btn_db3/counter_reg[20]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  btn_db3/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.965    btn_db3/counter_reg[24]_i_1__0_n_7
    SLICE_X48Y100        FDRE                                         r  btn_db3/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.918     2.076    btn_db3/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  btn_db3/counter_reg[24]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.932    btn_db3/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 btn_db3/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db3/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.563     1.476    btn_db3/clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  btn_db3/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  btn_db3/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.750    btn_db3/counter_reg[22]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.910 r  btn_db3/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.911    btn_db3/counter_reg[20]_i_1__0_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.976 r  btn_db3/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.976    btn_db3/counter_reg[24]_i_1__0_n_5
    SLICE_X48Y100        FDRE                                         r  btn_db3/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.918     2.076    btn_db3/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  btn_db3/counter_reg[26]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.932    btn_db3/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_4096_4351_3_3/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.480%)  route 0.128ns (47.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  pixel_addr_score2_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_score2_reg[4]_rep__6/Q
                         net (fo=90, routed)          0.128     1.745    ram7/RAM_reg_4096_4351_3_3/A4
    SLICE_X14Y50         RAMS64E                                      r  ram7/RAM_reg_4096_4351_3_3/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.833     1.991    ram7/RAM_reg_4096_4351_3_3/WCLK
    SLICE_X14Y50         RAMS64E                                      r  ram7/RAM_reg_4096_4351_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X14Y50         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.689    ram7/RAM_reg_4096_4351_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_4096_4351_3_3/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.480%)  route 0.128ns (47.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  pixel_addr_score2_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_score2_reg[4]_rep__6/Q
                         net (fo=90, routed)          0.128     1.745    ram7/RAM_reg_4096_4351_3_3/A4
    SLICE_X14Y50         RAMS64E                                      r  ram7/RAM_reg_4096_4351_3_3/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.833     1.991    ram7/RAM_reg_4096_4351_3_3/WCLK
    SLICE_X14Y50         RAMS64E                                      r  ram7/RAM_reg_4096_4351_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X14Y50         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.689    ram7/RAM_reg_4096_4351_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_4096_4351_3_3/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.480%)  route 0.128ns (47.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  pixel_addr_score2_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_score2_reg[4]_rep__6/Q
                         net (fo=90, routed)          0.128     1.745    ram7/RAM_reg_4096_4351_3_3/A4
    SLICE_X14Y50         RAMS64E                                      r  ram7/RAM_reg_4096_4351_3_3/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.833     1.991    ram7/RAM_reg_4096_4351_3_3/WCLK
    SLICE_X14Y50         RAMS64E                                      r  ram7/RAM_reg_4096_4351_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X14Y50         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.689    ram7/RAM_reg_4096_4351_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_4096_4351_3_3/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.480%)  route 0.128ns (47.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  pixel_addr_score2_reg[4]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_score2_reg[4]_rep__6/Q
                         net (fo=90, routed)          0.128     1.745    ram7/RAM_reg_4096_4351_3_3/A4
    SLICE_X14Y50         RAMS64E                                      r  ram7/RAM_reg_4096_4351_3_3/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.833     1.991    ram7/RAM_reg_4096_4351_3_3/WCLK
    SLICE_X14Y50         RAMS64E                                      r  ram7/RAM_reg_4096_4351_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X14Y50         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.689    ram7/RAM_reg_4096_4351_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 smash_cnt_down_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            smash_cnt_down_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.563     1.476    clk_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  smash_cnt_down_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  smash_cnt_down_reg[14]/Q
                         net (fo=2, routed)           0.127     1.767    smash_cnt_down_reg[14]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  smash_cnt_down_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.923    smash_cnt_down_reg[12]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  smash_cnt_down_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.964    smash_cnt_down_reg[16]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.017 r  smash_cnt_down_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.017    smash_cnt_down_reg[20]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  smash_cnt_down_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.918     2.076    clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  smash_cnt_down_reg[20]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.134     1.961    smash_cnt_down_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_1792_2047_4_4/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  pixel_addr_score2_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr_score2_reg[0]_rep__5/Q
                         net (fo=90, routed)          0.242     1.862    ram7/RAM_reg_1792_2047_4_4/A0
    SLICE_X42Y49         RAMS64E                                      r  ram7/RAM_reg_1792_2047_4_4/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.836     1.994    ram7/RAM_reg_1792_2047_4_4/WCLK
    SLICE_X42Y49         RAMS64E                                      r  ram7/RAM_reg_1792_2047_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.502     1.492    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram7/RAM_reg_1792_2047_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_1792_2047_4_4/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  pixel_addr_score2_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr_score2_reg[0]_rep__5/Q
                         net (fo=90, routed)          0.242     1.862    ram7/RAM_reg_1792_2047_4_4/A0
    SLICE_X42Y49         RAMS64E                                      r  ram7/RAM_reg_1792_2047_4_4/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.836     1.994    ram7/RAM_reg_1792_2047_4_4/WCLK
    SLICE_X42Y49         RAMS64E                                      r  ram7/RAM_reg_1792_2047_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.502     1.492    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram7/RAM_reg_1792_2047_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram7/RAM_reg_1792_2047_4_4/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  pixel_addr_score2_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr_score2_reg[0]_rep__5/Q
                         net (fo=90, routed)          0.242     1.862    ram7/RAM_reg_1792_2047_4_4/A0
    SLICE_X42Y49         RAMS64E                                      r  ram7/RAM_reg_1792_2047_4_4/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.836     1.994    ram7/RAM_reg_1792_2047_4_4/WCLK
    SLICE_X42Y49         RAMS64E                                      r  ram7/RAM_reg_1792_2047_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.502     1.492    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram7/RAM_reg_1792_2047_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  ram10/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  ram10/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  ram10/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  ram10/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  ram10/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  ram10/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  ram10/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y19  ram10/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y20  ram10/RAM_reg_0_15_0_0__11/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.130ns (52.323%)  route 3.763ns (47.677%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE                         0.000     0.000 r  vs0/v_sync_reg_reg/C
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vs0/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.763     4.182    VGA_VSYNC_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.711     7.892 r  VGA_VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     7.892    VGA_VSYNC
    R10                                                               r  VGA_VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 1.638ns (21.068%)  route 6.135ns (78.932%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          5.070     6.583    vs0/reset_n_IBUF
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.707 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.066     7.773    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X15Y40         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 1.638ns (21.068%)  route 6.135ns (78.932%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          5.070     6.583    vs0/reset_n_IBUF
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.707 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.066     7.773    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X15Y40         FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 1.638ns (21.068%)  route 6.135ns (78.932%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          5.070     6.583    vs0/reset_n_IBUF
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.707 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.066     7.773    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X15Y40         FDRE                                         r  vs0/h_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.698ns  (logic 1.664ns (21.611%)  route 6.034ns (78.389%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          2.276     3.789    vs0/reset_n_IBUF
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.150     3.939 r  vs0/h_sync_reg_i_1/O
                         net (fo=23, routed)          3.758     7.698    vs0/clk_wait1
    SLICE_X11Y50         FDRE                                         r  vs0/h_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_sync_reg_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.698ns  (logic 1.664ns (21.611%)  route 6.034ns (78.389%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          2.276     3.789    vs0/reset_n_IBUF
    SLICE_X41Y73         LUT1 (Prop_lut1_I0_O)        0.150     3.939 r  vs0/h_sync_reg_i_1/O
                         net (fo=23, routed)          3.758     7.698    vs0/clk_wait1
    SLICE_X11Y50         FDRE                                         r  vs0/v_sync_reg_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 1.638ns (21.341%)  route 6.036ns (78.659%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          5.070     6.583    vs0/reset_n_IBUF
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.707 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.966     7.673    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X28Y41         FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.397ns  (logic 1.638ns (22.137%)  route 5.760ns (77.863%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          5.070     6.583    vs0/reset_n_IBUF
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.707 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.690     7.397    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X28Y38         FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 1.638ns (22.141%)  route 5.758ns (77.859%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          5.070     6.583    vs0/reset_n_IBUF
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.707 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.689     7.396    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X15Y41         FDRE                                         r  vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 1.638ns (22.141%)  route 5.758ns (77.859%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=27, routed)          5.070     6.583    vs0/reset_n_IBUF
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.707 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.689     7.396    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X15Y41         FDRE                                         r  vs0/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.849%)  route 0.147ns (44.151%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[4]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=92, routed)          0.147     0.288    vs0/h_count_reg_reg[6]_0[3]
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.333 r  vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.333    vs0/p_0_in[5]
    SLICE_X15Y41         FDRE                                         r  vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.190ns (56.265%)  route 0.148ns (43.735%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[2]/C
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=35, routed)          0.148     0.289    vs0/v_count_reg_reg[9]_0[1]
    SLICE_X29Y42         LUT4 (Prop_lut4_I0_O)        0.049     0.338 r  vs0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    vs0/p_0_in__0_0[3]
    SLICE_X29Y42         FDRE                                         r  vs0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.587%)  route 0.155ns (45.413%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[1]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=38, routed)          0.155     0.296    vs0/v_count_reg_reg[9]_0[0]
    SLICE_X29Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.341 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.341    vs0/p_0_in__0_0[5]
    SLICE_X29Y41         FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.226ns (62.709%)  route 0.134ns (37.291%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[7]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=101, routed)         0.134     0.262    vs0/pixel_x[7]
    SLICE_X15Y41         LUT5 (Prop_lut5_I0_O)        0.098     0.360 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.360    vs0/p_0_in[8]
    SLICE_X15Y41         FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/mod2_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.180     0.321    vs0/pixel_tick
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     0.366    vs0/mod2_reg_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[7]/C
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=38, routed)          0.192     0.333    vs0/v_count_reg_reg[9]_0[6]
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.042     0.375 r  vs0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.375    vs0/p_0_in__0_0[8]
    SLICE_X29Y41         FDRE                                         r  vs0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.258%)  route 0.192ns (50.742%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[7]/C
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=38, routed)          0.192     0.333    vs0/v_count_reg_reg[9]_0[6]
    SLICE_X29Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.378 r  vs0/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.378    vs0/p_0_in__0_0[7]
    SLICE_X29Y41         FDRE                                         r  vs0/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.998%)  route 0.194ns (51.002%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[7]/C
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=38, routed)          0.194     0.335    vs0/v_count_reg_reg[9]_0[6]
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.380 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     0.380    vs0/p_0_in__0_0[9]
    SLICE_X29Y41         FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.702%)  route 0.196ns (51.298%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=84, routed)          0.196     0.337    vs0/h_count_reg_reg[6]_0[1]
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  vs0/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    vs0/p_0_in[3]
    SLICE_X15Y41         FDRE                                         r  vs0/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.568%)  route 0.197ns (51.432%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=84, routed)          0.197     0.338    vs0/h_count_reg_reg[6]_0[1]
    SLICE_X15Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.383 r  vs0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.383    vs0/p_0_in[2]
    SLICE_X15Y40         FDRE                                         r  vs0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 now_s1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 4.130ns (50.449%)  route 4.057ns (49.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  now_s1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.419     5.522 r  now_s1_reg[3]/Q
                         net (fo=4, routed)           4.057     9.579    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.711    13.291 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.291    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 now_s1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 4.002ns (53.275%)  route 3.510ns (46.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  now_s1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  now_s1_reg[2]/Q
                         net (fo=17, routed)          3.510     9.069    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.615 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.615    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 now_s1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 4.101ns (55.259%)  route 3.321ns (44.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  now_s1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.419     5.522 r  now_s1_reg[1]/Q
                         net (fo=19, routed)          3.321     8.843    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.682    12.526 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.526    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 3.987ns (54.543%)  route 3.323ns (45.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.560     5.112    clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           3.323     8.891    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.531    12.422 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.422    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 now_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.283ns  (logic 3.981ns (54.670%)  route 3.301ns (45.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.552     5.103    clk_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  now_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  now_s1_reg[0]/Q
                         net (fo=21, routed)          3.301     8.861    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    12.386 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.386    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 3.996ns (55.491%)  route 3.205ns (44.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.560     5.112    clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           3.205     8.773    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         3.540    12.312 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.312    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 3.999ns (55.773%)  route 3.171ns (44.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           3.171     8.743    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         3.543    12.286 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.286    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 3.987ns (56.022%)  route 3.130ns (43.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.561     5.113    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.456     5.569 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           3.130     8.698    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         3.531    12.229 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.229    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 3.980ns (56.938%)  route 3.010ns (43.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.560     5.112    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           3.010     8.578    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         3.524    12.101 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.101    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 3.996ns (57.268%)  route 2.982ns (42.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.560     5.112    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.982     8.550    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         3.540    12.090 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.090    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.368ns (60.922%)  route 0.878ns (39.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.878     2.493    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.720 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.720    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.373ns (60.796%)  route 0.886ns (39.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.886     2.499    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.731 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.731    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.367ns (60.366%)  route 0.898ns (39.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.898     2.512    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.226     3.738 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.738    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.388ns (61.059%)  route 0.885ns (38.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.562     1.475    clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.885     2.501    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.247     3.748 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.748    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.386ns (60.138%)  route 0.919ns (39.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.562     1.475    clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.919     2.535    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.780 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.780    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.382ns (58.688%)  route 0.973ns (41.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.973     2.587    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         1.241     3.828 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.828    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.360ns (57.629%)  route 1.000ns (42.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.000     2.613    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.832 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.832    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.365ns (57.634%)  route 1.004ns (42.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           1.004     2.618    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         1.224     3.843 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.843    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.373ns (56.926%)  route 1.039ns (43.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.039     2.654    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         1.232     3.886 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.886    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.385ns (56.661%)  route 1.059ns (43.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.562     1.475    clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           1.059     2.676    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         1.244     3.919 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.919    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          6571 Endpoints
Min Delay          6571 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_5376_5631_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.100ns  (logic 1.664ns (8.277%)  route 18.437ns (91.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.490    16.030    ram6/usr_sw_IBUF[0]
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.154 r  ram6/RAM_reg_5376_5631_0_0_i_1/O
                         net (fo=48, routed)          3.947    20.100    ram6/RAM_reg_5376_5631_6_6/WE
    SLICE_X38Y93         RAMS64E                                      r  ram6/RAM_reg_5376_5631_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.432     4.803    ram6/RAM_reg_5376_5631_6_6/WCLK
    SLICE_X38Y93         RAMS64E                                      r  ram6/RAM_reg_5376_5631_6_6/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_5376_5631_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.100ns  (logic 1.664ns (8.277%)  route 18.437ns (91.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.490    16.030    ram6/usr_sw_IBUF[0]
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.154 r  ram6/RAM_reg_5376_5631_0_0_i_1/O
                         net (fo=48, routed)          3.947    20.100    ram6/RAM_reg_5376_5631_6_6/WE
    SLICE_X38Y93         RAMS64E                                      r  ram6/RAM_reg_5376_5631_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.432     4.803    ram6/RAM_reg_5376_5631_6_6/WCLK
    SLICE_X38Y93         RAMS64E                                      r  ram6/RAM_reg_5376_5631_6_6/RAMS64E_B/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_5376_5631_6_6/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.100ns  (logic 1.664ns (8.277%)  route 18.437ns (91.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.490    16.030    ram6/usr_sw_IBUF[0]
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.154 r  ram6/RAM_reg_5376_5631_0_0_i_1/O
                         net (fo=48, routed)          3.947    20.100    ram6/RAM_reg_5376_5631_6_6/WE
    SLICE_X38Y93         RAMS64E                                      r  ram6/RAM_reg_5376_5631_6_6/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.432     4.803    ram6/RAM_reg_5376_5631_6_6/WCLK
    SLICE_X38Y93         RAMS64E                                      r  ram6/RAM_reg_5376_5631_6_6/RAMS64E_C/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_5376_5631_6_6/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.100ns  (logic 1.664ns (8.277%)  route 18.437ns (91.723%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.490    16.030    ram6/usr_sw_IBUF[0]
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.154 r  ram6/RAM_reg_5376_5631_0_0_i_1/O
                         net (fo=48, routed)          3.947    20.100    ram6/RAM_reg_5376_5631_6_6/WE
    SLICE_X38Y93         RAMS64E                                      r  ram6/RAM_reg_5376_5631_6_6/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.432     4.803    ram6/RAM_reg_5376_5631_6_6/WCLK
    SLICE_X38Y93         RAMS64E                                      r  ram6/RAM_reg_5376_5631_6_6/RAMS64E_D/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_3072_3327_7_7/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.066ns  (logic 1.664ns (8.291%)  route 18.403ns (91.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.916    16.456    ram6/usr_sw_IBUF[0]
    SLICE_X30Y62         LUT6 (Prop_lut6_I5_O)        0.124    16.580 r  ram6/RAM_reg_3072_3327_0_0_i_1__0/O
                         net (fo=48, routed)          3.487    20.066    ram6/RAM_reg_3072_3327_7_7/WE
    SLICE_X50Y107        RAMS64E                                      r  ram6/RAM_reg_3072_3327_7_7/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.608     4.979    ram6/RAM_reg_3072_3327_7_7/WCLK
    SLICE_X50Y107        RAMS64E                                      r  ram6/RAM_reg_3072_3327_7_7/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_3072_3327_7_7/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.066ns  (logic 1.664ns (8.291%)  route 18.403ns (91.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.916    16.456    ram6/usr_sw_IBUF[0]
    SLICE_X30Y62         LUT6 (Prop_lut6_I5_O)        0.124    16.580 r  ram6/RAM_reg_3072_3327_0_0_i_1__0/O
                         net (fo=48, routed)          3.487    20.066    ram6/RAM_reg_3072_3327_7_7/WE
    SLICE_X50Y107        RAMS64E                                      r  ram6/RAM_reg_3072_3327_7_7/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.608     4.979    ram6/RAM_reg_3072_3327_7_7/WCLK
    SLICE_X50Y107        RAMS64E                                      r  ram6/RAM_reg_3072_3327_7_7/RAMS64E_B/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_3072_3327_7_7/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.066ns  (logic 1.664ns (8.291%)  route 18.403ns (91.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.916    16.456    ram6/usr_sw_IBUF[0]
    SLICE_X30Y62         LUT6 (Prop_lut6_I5_O)        0.124    16.580 r  ram6/RAM_reg_3072_3327_0_0_i_1__0/O
                         net (fo=48, routed)          3.487    20.066    ram6/RAM_reg_3072_3327_7_7/WE
    SLICE_X50Y107        RAMS64E                                      r  ram6/RAM_reg_3072_3327_7_7/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.608     4.979    ram6/RAM_reg_3072_3327_7_7/WCLK
    SLICE_X50Y107        RAMS64E                                      r  ram6/RAM_reg_3072_3327_7_7/RAMS64E_C/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_3072_3327_7_7/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.066ns  (logic 1.664ns (8.291%)  route 18.403ns (91.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.916    16.456    ram6/usr_sw_IBUF[0]
    SLICE_X30Y62         LUT6 (Prop_lut6_I5_O)        0.124    16.580 r  ram6/RAM_reg_3072_3327_0_0_i_1__0/O
                         net (fo=48, routed)          3.487    20.066    ram6/RAM_reg_3072_3327_7_7/WE
    SLICE_X50Y107        RAMS64E                                      r  ram6/RAM_reg_3072_3327_7_7/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.608     4.979    ram6/RAM_reg_3072_3327_7_7/WCLK
    SLICE_X50Y107        RAMS64E                                      r  ram6/RAM_reg_3072_3327_7_7/RAMS64E_D/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_5376_5631_7_7/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.001ns  (logic 1.664ns (8.318%)  route 18.337ns (91.682%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.490    16.030    ram6/usr_sw_IBUF[0]
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.154 r  ram6/RAM_reg_5376_5631_0_0_i_1/O
                         net (fo=48, routed)          3.847    20.001    ram6/RAM_reg_5376_5631_7_7/WE
    SLICE_X52Y107        RAMS64E                                      r  ram6/RAM_reg_5376_5631_7_7/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.608     4.979    ram6/RAM_reg_5376_5631_7_7/WCLK
    SLICE_X52Y107        RAMS64E                                      r  ram6/RAM_reg_5376_5631_7_7/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram6/RAM_reg_5376_5631_7_7/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.001ns  (logic 1.664ns (8.318%)  route 18.337ns (91.682%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=252, routed)        14.490    16.030    ram6/usr_sw_IBUF[0]
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.154 r  ram6/RAM_reg_5376_5631_0_0_i_1/O
                         net (fo=48, routed)          3.847    20.001    ram6/RAM_reg_5376_5631_7_7/WE
    SLICE_X52Y107        RAMS64E                                      r  ram6/RAM_reg_5376_5631_7_7/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        1.608     4.979    ram6/RAM_reg_5376_5631_7_7/WCLK
    SLICE_X52Y107        RAMS64E                                      r  ram6/RAM_reg_5376_5631_7_7/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.770%)  route 0.349ns (71.230%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[5]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=83, routed)          0.349     0.490    pixel_x[5]
    SLICE_X13Y29         FDRE                                         r  pixel_addr_bg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.827     1.985    clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  pixel_addr_bg_reg[4]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.620%)  route 0.409ns (74.380%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[5]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[5]/Q
                         net (fo=83, routed)          0.409     0.550    pixel_x[5]
    SLICE_X13Y29         FDRE                                         r  pixel_addr_bg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.827     1.985    clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  pixel_addr_bg_reg[4]_rep/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.409%)  route 0.518ns (78.591%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[4]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=92, routed)          0.518     0.659    pixel_x[4]
    SLICE_X13Y28         FDRE                                         r  pixel_addr_bg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.826     1.984    clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  pixel_addr_bg_reg[3]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_score2_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.815%)  route 0.483ns (72.185%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[1]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=112, routed)         0.483     0.624    vs0/h_count_reg_reg[6]_0[0]
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.669 r  vs0/pixel_addr_score2[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     0.669    vs0_n_214
    SLICE_X40Y42         FDRE                                         r  pixel_addr_score2_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  pixel_addr_score2_reg[0]_rep__1/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_score2_reg[0]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.776%)  route 0.509ns (73.224%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[0]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=107, routed)         0.509     0.650    vs0/pixel_x[0]
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.695 r  vs0/pixel_addr_score2[0]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     0.695    vs0_n_216
    SLICE_X13Y50         FDRE                                         r  pixel_addr_score2_reg[0]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.833     1.991    clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  pixel_addr_score2_reg[0]_rep__3/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud1_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.008%)  route 0.529ns (73.992%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=43, routed)          0.391     0.532    vs0/v_count_reg_reg[9]_0[4]
    SLICE_X15Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.577 r  vs0/pixel_addr_cloud1_reg_i_1/O
                         net (fo=2, routed)           0.139     0.715    p_94_in
    DSP48_X0Y14          DSP48E1                                      r  pixel_addr_cloud1_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.922     2.080    clk_IBUF_BUFG
    DSP48_X0Y14          DSP48E1                                      r  pixel_addr_cloud1_reg/CLK

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.252ns (34.149%)  route 0.486ns (65.851%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[3]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=80, routed)          0.486     0.627    vs0/h_count_reg_reg[6]_0[2]
    SLICE_X13Y56         LUT5 (Prop_lut5_I0_O)        0.045     0.672 r  vs0/pixel_addr_score[3]_i_3/O
                         net (fo=1, routed)           0.000     0.672    vs0/pixel_addr_score[3]_i_3_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.738 r  vs0/pixel_addr_score_reg[3]_i_1/O[2]
                         net (fo=12, routed)          0.000     0.738    sram_addr_score[2]
    SLICE_X13Y56         FDRE                                         r  pixel_addr_score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.831     1.990    clk_IBUF_BUFG
    SLICE_X13Y56         FDRE                                         r  pixel_addr_score_reg[2]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_score2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.251ns (33.871%)  route 0.490ns (66.129%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[2]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[2]/Q
                         net (fo=84, routed)          0.490     0.631    vs0/h_count_reg_reg[6]_0[1]
    SLICE_X13Y51         LUT4 (Prop_lut4_I0_O)        0.045     0.676 r  vs0/pixel_addr_score2[3]_i_4/O
                         net (fo=1, routed)           0.000     0.676    vs0/pixel_addr_score2[3]_i_4_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.741 r  vs0/pixel_addr_score2_reg[3]_i_1/O[1]
                         net (fo=12, routed)          0.000     0.741    sram_addr_score2[1]
    SLICE_X13Y51         FDRE                                         r  pixel_addr_score2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.833     1.991    clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  pixel_addr_score2_reg[1]/C

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_score2_reg[0]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.956%)  route 0.559ns (75.044%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[1]/C
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=112, routed)         0.559     0.700    vs0/h_count_reg_reg[6]_0[0]
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.745 r  vs0/pixel_addr_score2[0]_rep__8_i_1/O
                         net (fo=1, routed)           0.000     0.745    vs0_n_221
    SLICE_X40Y42         FDRE                                         r  pixel_addr_score2_reg[0]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  pixel_addr_score2_reg[0]_rep__8/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.874%)  route 0.606ns (81.126%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.606     0.747    pixel_tick
    SLICE_X45Y34         FDRE                                         r  rgb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=5773, routed)        0.830     1.988    clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  rgb_reg_reg[9]/C





