Active-HDL 13.0.376.8320 2023-10-24 20:54:31

Elaboration top modules:
Verilog Module                eightbit_register


--------------------------------------------------------------------------------------------
Verilog Module          | Library  | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------
eightbit_register       | mac_unit |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
onebit_register         | mac_unit |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
Reg_mux                 | mac_unit |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
D_Flip_Flop             | mac_unit |      | 13.0.376.8320 (Windows64) | -O2 -sv2k12
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                 | Comment
--------------------------------------------------------------------------------------------
mac_unit                | None
--------------------------------------------------------------------------------------------


Simulation Options: vsim +access +w_nets eightbit_register


The performance of simulation is reduced. Version Student Edition
