
TP_Final_PdM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003608  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080037b8  080037b8  000137b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003898  08003898  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08003898  08003898  00013898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038a0  080038a0  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038a0  080038a0  000138a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038a4  080038a4  000138a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080038a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          00000088  20000080  20000080  00020080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000108  20000108  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a05b  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f0f  00000000  00000000  0002a10b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008e0  00000000  00000000  0002c020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000007f0  00000000  00000000  0002c900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027354  00000000  00000000  0002d0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fd85  00000000  00000000  00054444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e3439  00000000  00000000  000641c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00147602  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000028a4  00000000  00000000  00147654  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080037a0 	.word	0x080037a0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	080037a0 	.word	0x080037a0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <gpio_inicia_pin_output>:
 * @brief  Funcion es para iniciar el GPIO_PIN_x en modo OUTPUT_PP a traves de HAL_GPIO_Init.
 * Para los 2 pines que simulan los activadores.
 * @param  None
 * @return None
 */
void gpio_inicia_pin_output(){
 8000594:	b580      	push	{r7, lr}
 8000596:	b086      	sub	sp, #24
 8000598:	af00      	add	r7, sp, #0

	//INICIA LED "PB_0" por lo tanto GPIOB y GPIO_PIN_0 en su conjunto
	GPIO_InitTypeDef seteo_gpio = {0};
 800059a:	1d3b      	adds	r3, r7, #4
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 80005a8:	2300      	movs	r3, #0
 80005aa:	603b      	str	r3, [r7, #0]
 80005ac:	4b0e      	ldr	r3, [pc, #56]	; (80005e8 <gpio_inicia_pin_output+0x54>)
 80005ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b0:	4a0d      	ldr	r2, [pc, #52]	; (80005e8 <gpio_inicia_pin_output+0x54>)
 80005b2:	f043 0302 	orr.w	r3, r3, #2
 80005b6:	6313      	str	r3, [r2, #48]	; 0x30
 80005b8:	4b0b      	ldr	r3, [pc, #44]	; (80005e8 <gpio_inicia_pin_output+0x54>)
 80005ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005bc:	f003 0302 	and.w	r3, r3, #2
 80005c0:	603b      	str	r3, [r7, #0]
 80005c2:	683b      	ldr	r3, [r7, #0]

	seteo_gpio.Pin = GPIO_PIN_12 | GPIO_PIN_4; //Se agrega el operador "|" para sumar pines siempre que sea del mismo GRUPO
 80005c4:	f241 0310 	movw	r3, #4112	; 0x1010
 80005c8:	607b      	str	r3, [r7, #4]
	seteo_gpio.Mode = GPIO_MODE_OUTPUT_PP;
 80005ca:	2301      	movs	r3, #1
 80005cc:	60bb      	str	r3, [r7, #8]
	seteo_gpio.Pull = GPIO_NOPULL;
 80005ce:	2300      	movs	r3, #0
 80005d0:	60fb      	str	r3, [r7, #12]
	seteo_gpio.Speed = GPIO_SPEED_FREQ_LOW;
 80005d2:	2300      	movs	r3, #0
 80005d4:	613b      	str	r3, [r7, #16]

	HAL_GPIO_Init(GPIOB, &seteo_gpio);
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	4619      	mov	r1, r3
 80005da:	4804      	ldr	r0, [pc, #16]	; (80005ec <gpio_inicia_pin_output+0x58>)
 80005dc:	f000 fcbc 	bl	8000f58 <HAL_GPIO_Init>
}
 80005e0:	bf00      	nop
 80005e2:	3718      	adds	r7, #24
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40023800 	.word	0x40023800
 80005ec:	40020400 	.word	0x40020400

080005f0 <activaCalefaccion>:
 * @brief  Funcion para activar los mecanismos de calefaccion. Simula el motor que pueda implementarse luego
 * Los 2 pines que simulan los activadores son el (12).
 * @param  estado_gpio int HIGH o LOW
 * @return None
 */
void activaCalefaccion(estado_gpio estado){
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	71fb      	strb	r3, [r7, #7]

	if (estado == HIGH)
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d105      	bne.n	800060c <activaCalefaccion+0x1c>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000600:	2201      	movs	r2, #1
 8000602:	2110      	movs	r1, #16
 8000604:	4809      	ldr	r0, [pc, #36]	; (800062c <activaCalefaccion+0x3c>)
 8000606:	f000 fe53 	bl	80012b0 <HAL_GPIO_WritePin>
	}
	else {
		errorHandler();
	}

}
 800060a:	e00a      	b.n	8000622 <activaCalefaccion+0x32>
	else if (estado == LOW)
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d105      	bne.n	800061e <activaCalefaccion+0x2e>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	2110      	movs	r1, #16
 8000616:	4805      	ldr	r0, [pc, #20]	; (800062c <activaCalefaccion+0x3c>)
 8000618:	f000 fe4a 	bl	80012b0 <HAL_GPIO_WritePin>
}
 800061c:	e001      	b.n	8000622 <activaCalefaccion+0x32>
		errorHandler();
 800061e:	f000 f829 	bl	8000674 <errorHandler>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40020400 	.word	0x40020400

08000630 <activaRefrigeracion>:
 * @brief  Funcion para activar los mecanismos de refrigeracion. Simula el motor que pueda implementarse luego
 * Los 2 pines que simulan los activadores son el (4).
 * @param  estado_gpio int HIGH o LOW
 * @return None
 */
void activaRefrigeracion(estado_gpio estado){
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	71fb      	strb	r3, [r7, #7]

	if (estado == HIGH)
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d106      	bne.n	800064e <activaRefrigeracion+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000640:	2201      	movs	r2, #1
 8000642:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000646:	480a      	ldr	r0, [pc, #40]	; (8000670 <activaRefrigeracion+0x40>)
 8000648:	f000 fe32 	bl	80012b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
	}
	else {
		errorHandler();
	}
}
 800064c:	e00b      	b.n	8000666 <activaRefrigeracion+0x36>
	else if (estado == LOW)
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d106      	bne.n	8000662 <activaRefrigeracion+0x32>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800065a:	4805      	ldr	r0, [pc, #20]	; (8000670 <activaRefrigeracion+0x40>)
 800065c:	f000 fe28 	bl	80012b0 <HAL_GPIO_WritePin>
}
 8000660:	e001      	b.n	8000666 <activaRefrigeracion+0x36>
		errorHandler();
 8000662:	f000 f807 	bl	8000674 <errorHandler>
}
 8000666:	bf00      	nop
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40020400 	.word	0x40020400

08000674 <errorHandler>:
 * @brief	Funcion para manejar los errores
 * @param	none
 * @return	none
 */
void errorHandler()
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
	/* Turn LED3 on */
	BSP_LED_On(LED1);
 8000678:	2000      	movs	r0, #0
 800067a:	f000 f9df 	bl	8000a3c <BSP_LED_On>
	while (1)
 800067e:	e7fe      	b.n	800067e <errorHandler+0xa>

08000680 <climaMEF_init>:

static ClimaState_t estadoActual;
static int8_t temperaturaActual; //variable para cargar la temperatura sensada en otro modulo


void climaMEF_init(){
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
	estadoActual = CALIBRACION;
 8000684:	4b06      	ldr	r3, [pc, #24]	; (80006a0 <climaMEF_init+0x20>)
 8000686:	2200      	movs	r2, #0
 8000688:	701a      	strb	r2, [r3, #0]
	activaCalefaccion(LOW);
 800068a:	2000      	movs	r0, #0
 800068c:	f7ff ffb0 	bl	80005f0 <activaCalefaccion>
	activaRefrigeracion(LOW);
 8000690:	2000      	movs	r0, #0
 8000692:	f7ff ffcd 	bl	8000630 <activaRefrigeracion>
	actualizaTemperatura(TEMPINICIAL);
 8000696:	201c      	movs	r0, #28
 8000698:	f000 f8e4 	bl	8000864 <actualizaTemperatura>
}
 800069c:	bf00      	nop
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	2000009c 	.word	0x2000009c

080006a4 <climaMEF_update>:
/**
 * @brief	funcion para el manejo de los 4 estados y control del CLIMA
 * @param	none
 * @return	none
 */
void climaMEF_update(){
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
	switch (estadoActual){
 80006a8:	4b3e      	ldr	r3, [pc, #248]	; (80007a4 <climaMEF_update+0x100>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b03      	cmp	r3, #3
 80006ae:	d86d      	bhi.n	800078c <climaMEF_update+0xe8>
 80006b0:	a201      	add	r2, pc, #4	; (adr r2, 80006b8 <climaMEF_update+0x14>)
 80006b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b6:	bf00      	nop
 80006b8:	080006c9 	.word	0x080006c9
 80006bc:	08000709 	.word	0x08000709
 80006c0:	0800072d 	.word	0x0800072d
 80006c4:	08000751 	.word	0x08000751
	case CALIBRACION:
		temperaturaActual = tomaTemperatura();
 80006c8:	f000 f8bc 	bl	8000844 <tomaTemperatura>
 80006cc:	4603      	mov	r3, r0
 80006ce:	b25a      	sxtb	r2, r3
 80006d0:	4b35      	ldr	r3, [pc, #212]	; (80007a8 <climaMEF_update+0x104>)
 80006d2:	701a      	strb	r2, [r3, #0]
		if (temperaturaActual < TEMPMINIMA){
 80006d4:	4b34      	ldr	r3, [pc, #208]	; (80007a8 <climaMEF_update+0x104>)
 80006d6:	f993 3000 	ldrsb.w	r3, [r3]
 80006da:	2b15      	cmp	r3, #21
 80006dc:	dc08      	bgt.n	80006f0 <climaMEF_update+0x4c>
			estadoActual = FRIO;
 80006de:	4b31      	ldr	r3, [pc, #196]	; (80007a4 <climaMEF_update+0x100>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	701a      	strb	r2, [r3, #0]
			activaCalefaccion(HIGH);
 80006e4:	2001      	movs	r0, #1
 80006e6:	f7ff ff83 	bl	80005f0 <activaCalefaccion>
			printf("calefaccion ON");
 80006ea:	4830      	ldr	r0, [pc, #192]	; (80007ac <climaMEF_update+0x108>)
 80006ec:	f002 f8ca 	bl	8002884 <iprintf>
		}
		if (temperaturaActual > TEMPMAXIMA){
 80006f0:	4b2d      	ldr	r3, [pc, #180]	; (80007a8 <climaMEF_update+0x104>)
 80006f2:	f993 3000 	ldrsb.w	r3, [r3]
 80006f6:	2b22      	cmp	r3, #34	; 0x22
 80006f8:	dd4b      	ble.n	8000792 <climaMEF_update+0xee>
			estadoActual = CALIDO;
 80006fa:	4b2a      	ldr	r3, [pc, #168]	; (80007a4 <climaMEF_update+0x100>)
 80006fc:	2202      	movs	r2, #2
 80006fe:	701a      	strb	r2, [r3, #0]
			activaRefrigeracion(HIGH);
 8000700:	2001      	movs	r0, #1
 8000702:	f7ff ff95 	bl	8000630 <activaRefrigeracion>
		}
		break;
 8000706:	e044      	b.n	8000792 <climaMEF_update+0xee>

	case FRIO:
		temperaturaActual = tomaTemperatura();
 8000708:	f000 f89c 	bl	8000844 <tomaTemperatura>
 800070c:	4603      	mov	r3, r0
 800070e:	b25a      	sxtb	r2, r3
 8000710:	4b25      	ldr	r3, [pc, #148]	; (80007a8 <climaMEF_update+0x104>)
 8000712:	701a      	strb	r2, [r3, #0]
		if (temperaturaActual > TEMPMINIMA){
 8000714:	4b24      	ldr	r3, [pc, #144]	; (80007a8 <climaMEF_update+0x104>)
 8000716:	f993 3000 	ldrsb.w	r3, [r3]
 800071a:	2b16      	cmp	r3, #22
 800071c:	dd3b      	ble.n	8000796 <climaMEF_update+0xf2>
			estadoActual = REPOSO;
 800071e:	4b21      	ldr	r3, [pc, #132]	; (80007a4 <climaMEF_update+0x100>)
 8000720:	2203      	movs	r2, #3
 8000722:	701a      	strb	r2, [r3, #0]
			activaCalefaccion(LOW);
 8000724:	2000      	movs	r0, #0
 8000726:	f7ff ff63 	bl	80005f0 <activaCalefaccion>
		}
		break;
 800072a:	e034      	b.n	8000796 <climaMEF_update+0xf2>

	case CALIDO:
		temperaturaActual = tomaTemperatura();
 800072c:	f000 f88a 	bl	8000844 <tomaTemperatura>
 8000730:	4603      	mov	r3, r0
 8000732:	b25a      	sxtb	r2, r3
 8000734:	4b1c      	ldr	r3, [pc, #112]	; (80007a8 <climaMEF_update+0x104>)
 8000736:	701a      	strb	r2, [r3, #0]
		if (temperaturaActual < TEMPMAXIMA){
 8000738:	4b1b      	ldr	r3, [pc, #108]	; (80007a8 <climaMEF_update+0x104>)
 800073a:	f993 3000 	ldrsb.w	r3, [r3]
 800073e:	2b21      	cmp	r3, #33	; 0x21
 8000740:	dc2b      	bgt.n	800079a <climaMEF_update+0xf6>
			estadoActual = REPOSO;
 8000742:	4b18      	ldr	r3, [pc, #96]	; (80007a4 <climaMEF_update+0x100>)
 8000744:	2203      	movs	r2, #3
 8000746:	701a      	strb	r2, [r3, #0]
			activaRefrigeracion(LOW);
 8000748:	2000      	movs	r0, #0
 800074a:	f7ff ff71 	bl	8000630 <activaRefrigeracion>
		}
		break;
 800074e:	e024      	b.n	800079a <climaMEF_update+0xf6>

	case REPOSO:
		temperaturaActual = tomaTemperatura();
 8000750:	f000 f878 	bl	8000844 <tomaTemperatura>
 8000754:	4603      	mov	r3, r0
 8000756:	b25a      	sxtb	r2, r3
 8000758:	4b13      	ldr	r3, [pc, #76]	; (80007a8 <climaMEF_update+0x104>)
 800075a:	701a      	strb	r2, [r3, #0]
		if (temperaturaActual > TEMPMAXIMA){
 800075c:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <climaMEF_update+0x104>)
 800075e:	f993 3000 	ldrsb.w	r3, [r3]
 8000762:	2b22      	cmp	r3, #34	; 0x22
 8000764:	dd06      	ble.n	8000774 <climaMEF_update+0xd0>
			estadoActual = CALIDO;
 8000766:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <climaMEF_update+0x100>)
 8000768:	2202      	movs	r2, #2
 800076a:	701a      	strb	r2, [r3, #0]
			activaRefrigeracion(HIGH);
 800076c:	2001      	movs	r0, #1
 800076e:	f7ff ff5f 	bl	8000630 <activaRefrigeracion>
		}
		else if (temperaturaActual < TEMPMINIMA){
			estadoActual = FRIO;
			activaCalefaccion(HIGH);
		}
		break;
 8000772:	e014      	b.n	800079e <climaMEF_update+0xfa>
		else if (temperaturaActual < TEMPMINIMA){
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <climaMEF_update+0x104>)
 8000776:	f993 3000 	ldrsb.w	r3, [r3]
 800077a:	2b15      	cmp	r3, #21
 800077c:	dc0f      	bgt.n	800079e <climaMEF_update+0xfa>
			estadoActual = FRIO;
 800077e:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <climaMEF_update+0x100>)
 8000780:	2201      	movs	r2, #1
 8000782:	701a      	strb	r2, [r3, #0]
			activaCalefaccion(HIGH);
 8000784:	2001      	movs	r0, #1
 8000786:	f7ff ff33 	bl	80005f0 <activaCalefaccion>
		break;
 800078a:	e008      	b.n	800079e <climaMEF_update+0xfa>

	default: //En caso de no recibir un estado identificado se reinicia la MEF
		climaMEF_init();
 800078c:	f7ff ff78 	bl	8000680 <climaMEF_init>
	}
}
 8000790:	e006      	b.n	80007a0 <climaMEF_update+0xfc>
		break;
 8000792:	bf00      	nop
 8000794:	e004      	b.n	80007a0 <climaMEF_update+0xfc>
		break;
 8000796:	bf00      	nop
 8000798:	e002      	b.n	80007a0 <climaMEF_update+0xfc>
		break;
 800079a:	bf00      	nop
 800079c:	e000      	b.n	80007a0 <climaMEF_update+0xfc>
		break;
 800079e:	bf00      	nop
}
 80007a0:	bf00      	nop
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	2000009c 	.word	0x2000009c
 80007a8:	2000009d 	.word	0x2000009d
 80007ac:	080037b8 	.word	0x080037b8

080007b0 <delayInit>:
#include "API_delay.h"


// Inicializa el retardo con la duracion como parametro

void delayInit( delay_t *delay, tick_t duration){
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	6039      	str	r1, [r7, #0]
	if (delay != 0 && duration > 0 && duration < MAXDELAY){
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d00e      	beq.n	80007de <delayInit+0x2e>
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d00b      	beq.n	80007de <delayInit+0x2e>
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	f247 522f 	movw	r2, #29999	; 0x752f
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d806      	bhi.n	80007de <delayInit+0x2e>
		delay->duration = duration;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	683a      	ldr	r2, [r7, #0]
 80007d4:	605a      	str	r2, [r3, #4]
		delay->running = false;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2200      	movs	r2, #0
 80007da:	721a      	strb	r2, [r3, #8]
	}
	else {
		while (1);
	}
}
 80007dc:	e000      	b.n	80007e0 <delayInit+0x30>
		while (1);
 80007de:	e7fe      	b.n	80007de <delayInit+0x2e>
}
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr

080007ea <delayRead>:


// Funcion para determinar que finalizó el retardo,
// devolviendo verdadero en estarlo

bool_t delayRead( delay_t *delay ){
 80007ea:	b580      	push	{r7, lr}
 80007ec:	b086      	sub	sp, #24
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	6078      	str	r0, [r7, #4]
	bool_t finish = false;
 80007f2:	2300      	movs	r3, #0
 80007f4:	75fb      	strb	r3, [r7, #23]
	uint32_t duracion_actual;
	uint32_t cuenta_duracion;

	if (delay->running == false){
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	7a1b      	ldrb	r3, [r3, #8]
 80007fa:	f083 0301 	eor.w	r3, r3, #1
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	2b00      	cmp	r3, #0
 8000802:	d008      	beq.n	8000816 <delayRead+0x2c>
		delay->running = true;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2201      	movs	r2, #1
 8000808:	721a      	strb	r2, [r3, #8]
		delay->startTime = HAL_GetTick(); //Funcion para obtener una marca de tiempo
 800080a:	f000 fab3 	bl	8000d74 <HAL_GetTick>
 800080e:	4602      	mov	r2, r0
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	e011      	b.n	800083a <delayRead+0x50>
	}
	else {
		duracion_actual = HAL_GetTick();
 8000816:	f000 faad 	bl	8000d74 <HAL_GetTick>
 800081a:	6138      	str	r0, [r7, #16]
		cuenta_duracion = duracion_actual - delay->startTime;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	693a      	ldr	r2, [r7, #16]
 8000822:	1ad3      	subs	r3, r2, r3
 8000824:	60fb      	str	r3, [r7, #12]
		if (cuenta_duracion > delay->duration){
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	68fa      	ldr	r2, [r7, #12]
 800082c:	429a      	cmp	r2, r3
 800082e:	d904      	bls.n	800083a <delayRead+0x50>
			finish = true;
 8000830:	2301      	movs	r3, #1
 8000832:	75fb      	strb	r3, [r7, #23]
			delay->running = false;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2200      	movs	r2, #0
 8000838:	721a      	strb	r2, [r3, #8]

		}
	}
	return finish;
 800083a:	7dfb      	ldrb	r3, [r7, #23]
}
 800083c:	4618      	mov	r0, r3
 800083e:	3718      	adds	r7, #24
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}

08000844 <tomaTemperatura>:
/**
 * @brief	Funcion para enviar la temperatura y proteger el dato
 * @param	none
 * @return	un entero con el valor de la temperatura
 */
uint8_t tomaTemperatura(){
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
	if (temperatura < TEMPNULL){
 8000848:	4b05      	ldr	r3, [pc, #20]	; (8000860 <tomaTemperatura+0x1c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b62      	cmp	r3, #98	; 0x62
 800084e:	dc03      	bgt.n	8000858 <tomaTemperatura+0x14>
		return temperatura;
 8000850:	4b03      	ldr	r3, [pc, #12]	; (8000860 <tomaTemperatura+0x1c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	b2db      	uxtb	r3, r3
 8000856:	e001      	b.n	800085c <tomaTemperatura+0x18>
	}
	else{
		errorHandler();
 8000858:	f000 f816 	bl	8000888 <errorHandler>
	}
}
 800085c:	4618      	mov	r0, r3
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20000000 	.word	0x20000000

08000864 <actualizaTemperatura>:
/**
 * @brief	Funcion recibir la temperatura del sensor definido para cargarla en una variable local
 * @param	valorTomado que es un entero que contiene la temperatura
 * @return	none
 */
void actualizaTemperatura(valorTomado){
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	if (valorTomado < TEMPNULL){
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2b62      	cmp	r3, #98	; 0x62
 8000870:	dc02      	bgt.n	8000878 <actualizaTemperatura+0x14>
		temperatura = valorTomado;
 8000872:	4a04      	ldr	r2, [pc, #16]	; (8000884 <actualizaTemperatura+0x20>)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	6013      	str	r3, [r2, #0]
	}
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	20000000 	.word	0x20000000

08000888 <errorHandler>:
 * @brief	Funcion para manejar los errores
 * @param	none
 * @return	none
 */
void errorHandler()
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* Turn LED3 on */
  BSP_LED_On(LED1);
 800088c:	2000      	movs	r0, #0
 800088e:	f000 f8d5 	bl	8000a3c <BSP_LED_On>
  while (1)
 8000892:	e7fe      	b.n	8000892 <errorHandler+0xa>

08000894 <uartInit>:
/**
 * @brief	funcion que inicializa la UART con todos sus parametros
 * @param	none
 * @return	verdadero si inicio correctamente
 */
bool_t uartInit(){
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
		                  BE CAREFUL : Program 7 data bits + 1 parity bit in PC HyperTerminal
	      - Stop Bit    = One Stop bit
	      - Parity      = None
	      - BaudRate    = 9600 baud
	      - Hardware flow control disabled (RTS and CTS signals) */
	UartHandle.Instance        = USARTx;
 800089a:	4b15      	ldr	r3, [pc, #84]	; (80008f0 <uartInit+0x5c>)
 800089c:	4a15      	ldr	r2, [pc, #84]	; (80008f4 <uartInit+0x60>)
 800089e:	601a      	str	r2, [r3, #0]
	UartHandle.Init.BaudRate   = 9600;
 80008a0:	4b13      	ldr	r3, [pc, #76]	; (80008f0 <uartInit+0x5c>)
 80008a2:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80008a6:	605a      	str	r2, [r3, #4]
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80008a8:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <uartInit+0x5c>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	609a      	str	r2, [r3, #8]
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80008ae:	4b10      	ldr	r3, [pc, #64]	; (80008f0 <uartInit+0x5c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	60da      	str	r2, [r3, #12]
	UartHandle.Init.Parity     = UART_PARITY_NONE;
 80008b4:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <uartInit+0x5c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	611a      	str	r2, [r3, #16]
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80008ba:	4b0d      	ldr	r3, [pc, #52]	; (80008f0 <uartInit+0x5c>)
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80008c0:	4b0b      	ldr	r3, [pc, #44]	; (80008f0 <uartInit+0x5c>)
 80008c2:	220c      	movs	r2, #12
 80008c4:	615a      	str	r2, [r3, #20]
	UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c6:	4b0a      	ldr	r3, [pc, #40]	; (80008f0 <uartInit+0x5c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	61da      	str	r2, [r3, #28]
	bool_t init_uart_ok = false;
 80008cc:	2300      	movs	r3, #0
 80008ce:	71fb      	strb	r3, [r7, #7]

	if (HAL_UART_Init(&UartHandle) == HAL_OK)
 80008d0:	4807      	ldr	r0, [pc, #28]	; (80008f0 <uartInit+0x5c>)
 80008d2:	f001 fa63 	bl	8001d9c <HAL_UART_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d104      	bne.n	80008e6 <uartInit+0x52>
	{
		init_uart_ok = true;
 80008dc:	2301      	movs	r3, #1
 80008de:	71fb      	strb	r3, [r7, #7]
		printf("** UART iniciada ** \n\r");
 80008e0:	4805      	ldr	r0, [pc, #20]	; (80008f8 <uartInit+0x64>)
 80008e2:	f001 ffcf 	bl	8002884 <iprintf>
	}

	return init_uart_ok;
 80008e6:	79fb      	ldrb	r3, [r7, #7]
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	200000a0 	.word	0x200000a0
 80008f4:	40004800 	.word	0x40004800
 80008f8:	080037c8 	.word	0x080037c8

080008fc <uartReceiveStringSize>:
/**
 * @brief	Recibe mensaje por UART por medio de polling (encuesta)
 * @param	puntero a la cadena que se carga de recibir algo por el puerto y el tamaño del "buffer"
 * @return	true si completó el tamaño del buffer, de lo contrario no dispara HAL_OK
 */
bool_t uartReceiveStringSize(uint8_t * pstring, uint16_t size){
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	460b      	mov	r3, r1
 8000906:	807b      	strh	r3, [r7, #2]

	if (HAL_UART_Receive(&UartHandle, pstring, size, tiempo_max_espera)== HAL_OK){
 8000908:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800090c:	887a      	ldrh	r2, [r7, #2]
 800090e:	6879      	ldr	r1, [r7, #4]
 8000910:	4806      	ldr	r0, [pc, #24]	; (800092c <uartReceiveStringSize+0x30>)
 8000912:	f001 fb22 	bl	8001f5a <HAL_UART_Receive>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d101      	bne.n	8000920 <uartReceiveStringSize+0x24>
		return true;
 800091c:	2301      	movs	r3, #1
 800091e:	e000      	b.n	8000922 <uartReceiveStringSize+0x26>
	}
	else{
		return false;
 8000920:	2300      	movs	r3, #0
	}

}
 8000922:	4618      	mov	r0, r3
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	200000a0 	.word	0x200000a0

08000930 <convierteNumero>:
/**
 * @brief	Convierte el char de 2 elementos recibido en un numero de 2 cifras
 * @param	puntero a la cadena que se carga de recibir algo por el puerto
 * @return	totalConvertido que es el numero entero de 2 cifras
 */
uint8_t convierteNumero(uint8_t * datosConvertir){
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
	uint8_t totalConvertido = 0;//variables auxiliares
 8000938:	2300      	movs	r3, #0
 800093a:	73fb      	strb	r3, [r7, #15]
	uint8_t convEntero1erCifra = 0;
 800093c:	2300      	movs	r3, #0
 800093e:	73bb      	strb	r3, [r7, #14]
	uint8_t convEntero2daCifra =0;
 8000940:	2300      	movs	r3, #0
 8000942:	737b      	strb	r3, [r7, #13]

	convEntero1erCifra = datosConvertir[0]-'0'; //Se realiza una resta de numeros ASCII para obtener la representacion del número. El ‘0’ tiene el código ASCII 48, eje '2'-'0' es igual a 50-48=2.
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	3b30      	subs	r3, #48	; 0x30
 800094a:	73bb      	strb	r3, [r7, #14]

	totalConvertido = convEntero1erCifra * 10; //Se multiplica por 10 para obtener la representacion decimal de un numero de dos cifras
 800094c:	7bbb      	ldrb	r3, [r7, #14]
 800094e:	461a      	mov	r2, r3
 8000950:	0092      	lsls	r2, r2, #2
 8000952:	4413      	add	r3, r2
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	73fb      	strb	r3, [r7, #15]
	convEntero2daCifra = datosConvertir[1]-'0'; //Este no multiplica porque es el digito que representa la unidad en un numero de dos cifras
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	3301      	adds	r3, #1
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	3b30      	subs	r3, #48	; 0x30
 8000960:	737b      	strb	r3, [r7, #13]
	totalConvertido = totalConvertido + convEntero2daCifra;
 8000962:	7bfa      	ldrb	r2, [r7, #15]
 8000964:	7b7b      	ldrb	r3, [r7, #13]
 8000966:	4413      	add	r3, r2
 8000968:	73fb      	strb	r3, [r7, #15]


	return totalConvertido;
 800096a:	7bfb      	ldrb	r3, [r7, #15]
}
 800096c:	4618      	mov	r0, r3
 800096e:	3714      	adds	r7, #20
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <__io_putchar>:


PUTCHAR_PROTOTYPE
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART3 and Loop until the end of transmission */
	HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
 8000980:	1d39      	adds	r1, r7, #4
 8000982:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000986:	2201      	movs	r2, #1
 8000988:	4803      	ldr	r0, [pc, #12]	; (8000998 <__io_putchar+0x20>)
 800098a:	f001 fa54 	bl	8001e36 <HAL_UART_Transmit>

	return ch;
 800098e:	687b      	ldr	r3, [r7, #4]
}
 8000990:	4618      	mov	r0, r3
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	200000a0 	.word	0x200000a0

0800099c <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	; 0x28
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d10e      	bne.n	80009ca <BSP_LED_Init+0x2e>
 80009ac:	2300      	movs	r3, #0
 80009ae:	613b      	str	r3, [r7, #16]
 80009b0:	4b1f      	ldr	r3, [pc, #124]	; (8000a30 <BSP_LED_Init+0x94>)
 80009b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b4:	4a1e      	ldr	r2, [pc, #120]	; (8000a30 <BSP_LED_Init+0x94>)
 80009b6:	f043 0302 	orr.w	r3, r3, #2
 80009ba:	6313      	str	r3, [r2, #48]	; 0x30
 80009bc:	4b1c      	ldr	r3, [pc, #112]	; (8000a30 <BSP_LED_Init+0x94>)
 80009be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c0:	f003 0302 	and.w	r3, r3, #2
 80009c4:	613b      	str	r3, [r7, #16]
 80009c6:	693b      	ldr	r3, [r7, #16]
 80009c8:	e00d      	b.n	80009e6 <BSP_LED_Init+0x4a>
 80009ca:	2300      	movs	r3, #0
 80009cc:	60fb      	str	r3, [r7, #12]
 80009ce:	4b18      	ldr	r3, [pc, #96]	; (8000a30 <BSP_LED_Init+0x94>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	4a17      	ldr	r2, [pc, #92]	; (8000a30 <BSP_LED_Init+0x94>)
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	6313      	str	r3, [r2, #48]	; 0x30
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <BSP_LED_Init+0x94>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	f003 0302 	and.w	r3, r3, #2
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	4a12      	ldr	r2, [pc, #72]	; (8000a34 <BSP_LED_Init+0x98>)
 80009ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f0:	2301      	movs	r3, #1
 80009f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80009f8:	2302      	movs	r3, #2
 80009fa:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	4a0e      	ldr	r2, [pc, #56]	; (8000a38 <BSP_LED_Init+0x9c>)
 8000a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a04:	f107 0214 	add.w	r2, r7, #20
 8000a08:	4611      	mov	r1, r2
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f000 faa4 	bl	8000f58 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	4a09      	ldr	r2, [pc, #36]	; (8000a38 <BSP_LED_Init+0x9c>)
 8000a14:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	4a06      	ldr	r2, [pc, #24]	; (8000a34 <BSP_LED_Init+0x98>)
 8000a1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a20:	2200      	movs	r2, #0
 8000a22:	4619      	mov	r1, r3
 8000a24:	f000 fc44 	bl	80012b0 <HAL_GPIO_WritePin>
}
 8000a28:	bf00      	nop
 8000a2a:	3728      	adds	r7, #40	; 0x28
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40023800 	.word	0x40023800
 8000a34:	080037e0 	.word	0x080037e0
 8000a38:	20000004 	.word	0x20000004

08000a3c <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	4a07      	ldr	r2, [pc, #28]	; (8000a68 <BSP_LED_On+0x2c>)
 8000a4a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	4a06      	ldr	r2, [pc, #24]	; (8000a6c <BSP_LED_On+0x30>)
 8000a52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a56:	2201      	movs	r2, #1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	f000 fc29 	bl	80012b0 <HAL_GPIO_WritePin>
}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	20000004 	.word	0x20000004
 8000a6c:	080037e0 	.word	0x080037e0

08000a70 <BSP_LED_Toggle>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3 
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	4a07      	ldr	r2, [pc, #28]	; (8000a9c <BSP_LED_Toggle+0x2c>)
 8000a7e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	4906      	ldr	r1, [pc, #24]	; (8000aa0 <BSP_LED_Toggle+0x30>)
 8000a86:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4610      	mov	r0, r2
 8000a8e:	f000 fc28 	bl	80012e2 <HAL_GPIO_TogglePin>
}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000004 	.word	0x20000004
 8000aa0:	080037e0 	.word	0x080037e0

08000aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000aa8:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <SystemInit+0x60>)
 8000aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000aae:	4a15      	ldr	r2, [pc, #84]	; (8000b04 <SystemInit+0x60>)
 8000ab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ab4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000ab8:	4b13      	ldr	r3, [pc, #76]	; (8000b08 <SystemInit+0x64>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a12      	ldr	r2, [pc, #72]	; (8000b08 <SystemInit+0x64>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ac4:	4b10      	ldr	r3, [pc, #64]	; (8000b08 <SystemInit+0x64>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000aca:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <SystemInit+0x64>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a0e      	ldr	r2, [pc, #56]	; (8000b08 <SystemInit+0x64>)
 8000ad0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000ad4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ad8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000ada:	4b0b      	ldr	r3, [pc, #44]	; (8000b08 <SystemInit+0x64>)
 8000adc:	4a0b      	ldr	r2, [pc, #44]	; (8000b0c <SystemInit+0x68>)
 8000ade:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ae0:	4b09      	ldr	r3, [pc, #36]	; (8000b08 <SystemInit+0x64>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a08      	ldr	r2, [pc, #32]	; (8000b08 <SystemInit+0x64>)
 8000ae6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000aea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000aec:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <SystemInit+0x64>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000af2:	4b04      	ldr	r3, [pc, #16]	; (8000b04 <SystemInit+0x60>)
 8000af4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000af8:	609a      	str	r2, [r3, #8]
#endif
}
 8000afa:	bf00      	nop
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	e000ed00 	.word	0xe000ed00
 8000b08:	40023800 	.word	0x40023800
 8000b0c:	24003010 	.word	0x24003010

08000b10 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <HardFault_Handler+0x4>

08000b24 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <MemManage_Handler+0x4>

08000b2a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000b2e:	e7fe      	b.n	8000b2e <BusFault_Handler+0x4>

08000b30 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000b34:	e7fe      	b.n	8000b34 <UsageFault_Handler+0x4>

08000b36 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr

08000b52 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000b64:	f000 f8f2 	bl	8000d4c <HAL_IncTick>
}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b086      	sub	sp, #24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]
 8000b7c:	e00a      	b.n	8000b94 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b7e:	f3af 8000 	nop.w
 8000b82:	4601      	mov	r1, r0
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	1c5a      	adds	r2, r3, #1
 8000b88:	60ba      	str	r2, [r7, #8]
 8000b8a:	b2ca      	uxtb	r2, r1
 8000b8c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	3301      	adds	r3, #1
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	697a      	ldr	r2, [r7, #20]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	dbf0      	blt.n	8000b7e <_read+0x12>
	}

return len;
 8000b9c:	687b      	ldr	r3, [r7, #4]
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3718      	adds	r7, #24
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b086      	sub	sp, #24
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	60f8      	str	r0, [r7, #12]
 8000bae:	60b9      	str	r1, [r7, #8]
 8000bb0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	617b      	str	r3, [r7, #20]
 8000bb6:	e009      	b.n	8000bcc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	1c5a      	adds	r2, r3, #1
 8000bbc:	60ba      	str	r2, [r7, #8]
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff fed9 	bl	8000978 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	617b      	str	r3, [r7, #20]
 8000bcc:	697a      	ldr	r2, [r7, #20]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	dbf1      	blt.n	8000bb8 <_write+0x12>
	}
	return len;
 8000bd4:	687b      	ldr	r3, [r7, #4]
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <_close>:

int _close(int file)
{
 8000bde:	b480      	push	{r7}
 8000be0:	b083      	sub	sp, #12
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	6078      	str	r0, [r7, #4]
	return -1;
 8000be6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	b083      	sub	sp, #12
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
 8000bfe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c06:	605a      	str	r2, [r3, #4]
	return 0;
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr

08000c16 <_isatty>:

int _isatty(int file)
{
 8000c16:	b480      	push	{r7}
 8000c18:	b083      	sub	sp, #12
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	6078      	str	r0, [r7, #4]
	return 1;
 8000c1e:	2301      	movs	r3, #1
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b085      	sub	sp, #20
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	60f8      	str	r0, [r7, #12]
 8000c34:	60b9      	str	r1, [r7, #8]
 8000c36:	607a      	str	r2, [r7, #4]
	return 0;
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3714      	adds	r7, #20
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
	...

08000c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c50:	4a14      	ldr	r2, [pc, #80]	; (8000ca4 <_sbrk+0x5c>)
 8000c52:	4b15      	ldr	r3, [pc, #84]	; (8000ca8 <_sbrk+0x60>)
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c5c:	4b13      	ldr	r3, [pc, #76]	; (8000cac <_sbrk+0x64>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d102      	bne.n	8000c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c64:	4b11      	ldr	r3, [pc, #68]	; (8000cac <_sbrk+0x64>)
 8000c66:	4a12      	ldr	r2, [pc, #72]	; (8000cb0 <_sbrk+0x68>)
 8000c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c6a:	4b10      	ldr	r3, [pc, #64]	; (8000cac <_sbrk+0x64>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d207      	bcs.n	8000c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c78:	f001 fdd2 	bl	8002820 <__errno>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	220c      	movs	r2, #12
 8000c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c86:	e009      	b.n	8000c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c88:	4b08      	ldr	r3, [pc, #32]	; (8000cac <_sbrk+0x64>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8e:	4b07      	ldr	r3, [pc, #28]	; (8000cac <_sbrk+0x64>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	4a05      	ldr	r2, [pc, #20]	; (8000cac <_sbrk+0x64>)
 8000c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20030000 	.word	0x20030000
 8000ca8:	00000400 	.word	0x00000400
 8000cac:	200000e4 	.word	0x200000e4
 8000cb0:	20000108 	.word	0x20000108

08000cb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	; (8000ce8 <HAL_Init+0x34>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a0a      	ldr	r2, [pc, #40]	; (8000ce8 <HAL_Init+0x34>)
 8000cbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cc2:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cc4:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <HAL_Init+0x34>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a07      	ldr	r2, [pc, #28]	; (8000ce8 <HAL_Init+0x34>)
 8000cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd0:	2003      	movs	r0, #3
 8000cd2:	f000 f90d 	bl	8000ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cd6:	200f      	movs	r0, #15
 8000cd8:	f000 f808 	bl	8000cec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cdc:	f000 fb6e 	bl	80013bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40023c00 	.word	0x40023c00

08000cec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cf4:	4b12      	ldr	r3, [pc, #72]	; (8000d40 <HAL_InitTick+0x54>)
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <HAL_InitTick+0x58>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 f917 	bl	8000f3e <HAL_SYSTICK_Config>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d16:	2301      	movs	r3, #1
 8000d18:	e00e      	b.n	8000d38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2b0f      	cmp	r3, #15
 8000d1e:	d80a      	bhi.n	8000d36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d20:	2200      	movs	r2, #0
 8000d22:	6879      	ldr	r1, [r7, #4]
 8000d24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d28:	f000 f8ed 	bl	8000f06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d2c:	4a06      	ldr	r2, [pc, #24]	; (8000d48 <HAL_InitTick+0x5c>)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d32:	2300      	movs	r3, #0
 8000d34:	e000      	b.n	8000d38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000010 	.word	0x20000010
 8000d44:	20000018 	.word	0x20000018
 8000d48:	20000014 	.word	0x20000014

08000d4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d50:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <HAL_IncTick+0x20>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	461a      	mov	r2, r3
 8000d56:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_IncTick+0x24>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	4a04      	ldr	r2, [pc, #16]	; (8000d70 <HAL_IncTick+0x24>)
 8000d5e:	6013      	str	r3, [r2, #0]
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	20000018 	.word	0x20000018
 8000d70:	200000e8 	.word	0x200000e8

08000d74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return uwTick;
 8000d78:	4b03      	ldr	r3, [pc, #12]	; (8000d88 <HAL_GetTick+0x14>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	200000e8 	.word	0x200000e8

08000d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f003 0307 	and.w	r3, r3, #7
 8000d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d9e:	68db      	ldr	r3, [r3, #12]
 8000da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000da2:	68ba      	ldr	r2, [r7, #8]
 8000da4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000da8:	4013      	ands	r3, r2
 8000daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000db4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000db8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dbe:	4a04      	ldr	r2, [pc, #16]	; (8000dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	60d3      	str	r3, [r2, #12]
}
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd8:	4b04      	ldr	r3, [pc, #16]	; (8000dec <__NVIC_GetPriorityGrouping+0x18>)
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	0a1b      	lsrs	r3, r3, #8
 8000dde:	f003 0307 	and.w	r3, r3, #7
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	6039      	str	r1, [r7, #0]
 8000dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	db0a      	blt.n	8000e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	b2da      	uxtb	r2, r3
 8000e08:	490c      	ldr	r1, [pc, #48]	; (8000e3c <__NVIC_SetPriority+0x4c>)
 8000e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0e:	0112      	lsls	r2, r2, #4
 8000e10:	b2d2      	uxtb	r2, r2
 8000e12:	440b      	add	r3, r1
 8000e14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e18:	e00a      	b.n	8000e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	b2da      	uxtb	r2, r3
 8000e1e:	4908      	ldr	r1, [pc, #32]	; (8000e40 <__NVIC_SetPriority+0x50>)
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	f003 030f 	and.w	r3, r3, #15
 8000e26:	3b04      	subs	r3, #4
 8000e28:	0112      	lsls	r2, r2, #4
 8000e2a:	b2d2      	uxtb	r2, r2
 8000e2c:	440b      	add	r3, r1
 8000e2e:	761a      	strb	r2, [r3, #24]
}
 8000e30:	bf00      	nop
 8000e32:	370c      	adds	r7, #12
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	e000e100 	.word	0xe000e100
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b089      	sub	sp, #36	; 0x24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	f003 0307 	and.w	r3, r3, #7
 8000e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	f1c3 0307 	rsb	r3, r3, #7
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	bf28      	it	cs
 8000e62:	2304      	movcs	r3, #4
 8000e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	3304      	adds	r3, #4
 8000e6a:	2b06      	cmp	r3, #6
 8000e6c:	d902      	bls.n	8000e74 <NVIC_EncodePriority+0x30>
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	3b03      	subs	r3, #3
 8000e72:	e000      	b.n	8000e76 <NVIC_EncodePriority+0x32>
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e7c:	69bb      	ldr	r3, [r7, #24]
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	43da      	mvns	r2, r3
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	401a      	ands	r2, r3
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e8c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	fa01 f303 	lsl.w	r3, r1, r3
 8000e96:	43d9      	mvns	r1, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e9c:	4313      	orrs	r3, r2
         );
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3724      	adds	r7, #36	; 0x24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
	...

08000eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ebc:	d301      	bcc.n	8000ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e00f      	b.n	8000ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	; (8000eec <SysTick_Config+0x40>)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eca:	210f      	movs	r1, #15
 8000ecc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ed0:	f7ff ff8e 	bl	8000df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed4:	4b05      	ldr	r3, [pc, #20]	; (8000eec <SysTick_Config+0x40>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eda:	4b04      	ldr	r3, [pc, #16]	; (8000eec <SysTick_Config+0x40>)
 8000edc:	2207      	movs	r2, #7
 8000ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	e000e010 	.word	0xe000e010

08000ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff ff47 	bl	8000d8c <__NVIC_SetPriorityGrouping>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b086      	sub	sp, #24
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
 8000f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f18:	f7ff ff5c 	bl	8000dd4 <__NVIC_GetPriorityGrouping>
 8000f1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	68b9      	ldr	r1, [r7, #8]
 8000f22:	6978      	ldr	r0, [r7, #20]
 8000f24:	f7ff ff8e 	bl	8000e44 <NVIC_EncodePriority>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2e:	4611      	mov	r1, r2
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff ff5d 	bl	8000df0 <__NVIC_SetPriority>
}
 8000f36:	bf00      	nop
 8000f38:	3718      	adds	r7, #24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff ffb0 	bl	8000eac <SysTick_Config>
 8000f4c:	4603      	mov	r3, r0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b089      	sub	sp, #36	; 0x24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f66:	2300      	movs	r3, #0
 8000f68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
 8000f72:	e177      	b.n	8001264 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f74:	2201      	movs	r2, #1
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	697a      	ldr	r2, [r7, #20]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	f040 8166 	bne.w	800125e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d005      	beq.n	8000faa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d130      	bne.n	800100c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	091b      	lsrs	r3, r3, #4
 8000ff6:	f003 0201 	and.w	r2, r3, #1
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0303 	and.w	r3, r3, #3
 8001014:	2b03      	cmp	r3, #3
 8001016:	d017      	beq.n	8001048 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	2203      	movs	r2, #3
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	689a      	ldr	r2, [r3, #8]
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f003 0303 	and.w	r3, r3, #3
 8001050:	2b02      	cmp	r3, #2
 8001052:	d123      	bne.n	800109c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	08da      	lsrs	r2, r3, #3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3208      	adds	r2, #8
 800105c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001060:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	f003 0307 	and.w	r3, r3, #7
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	220f      	movs	r2, #15
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	43db      	mvns	r3, r3
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4013      	ands	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	691a      	ldr	r2, [r3, #16]
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	08da      	lsrs	r2, r3, #3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3208      	adds	r2, #8
 8001096:	69b9      	ldr	r1, [r7, #24]
 8001098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	2203      	movs	r2, #3
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	43db      	mvns	r3, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4013      	ands	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 0203 	and.w	r2, r3, #3
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010d8:	2b00      	cmp	r3, #0
 80010da:	f000 80c0 	beq.w	800125e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	4b66      	ldr	r3, [pc, #408]	; (800127c <HAL_GPIO_Init+0x324>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e6:	4a65      	ldr	r2, [pc, #404]	; (800127c <HAL_GPIO_Init+0x324>)
 80010e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010ec:	6453      	str	r3, [r2, #68]	; 0x44
 80010ee:	4b63      	ldr	r3, [pc, #396]	; (800127c <HAL_GPIO_Init+0x324>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010fa:	4a61      	ldr	r2, [pc, #388]	; (8001280 <HAL_GPIO_Init+0x328>)
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	089b      	lsrs	r3, r3, #2
 8001100:	3302      	adds	r3, #2
 8001102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	f003 0303 	and.w	r3, r3, #3
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	220f      	movs	r2, #15
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4013      	ands	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a58      	ldr	r2, [pc, #352]	; (8001284 <HAL_GPIO_Init+0x32c>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d037      	beq.n	8001196 <HAL_GPIO_Init+0x23e>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a57      	ldr	r2, [pc, #348]	; (8001288 <HAL_GPIO_Init+0x330>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d031      	beq.n	8001192 <HAL_GPIO_Init+0x23a>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a56      	ldr	r2, [pc, #344]	; (800128c <HAL_GPIO_Init+0x334>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d02b      	beq.n	800118e <HAL_GPIO_Init+0x236>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a55      	ldr	r2, [pc, #340]	; (8001290 <HAL_GPIO_Init+0x338>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d025      	beq.n	800118a <HAL_GPIO_Init+0x232>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a54      	ldr	r2, [pc, #336]	; (8001294 <HAL_GPIO_Init+0x33c>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d01f      	beq.n	8001186 <HAL_GPIO_Init+0x22e>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a53      	ldr	r2, [pc, #332]	; (8001298 <HAL_GPIO_Init+0x340>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d019      	beq.n	8001182 <HAL_GPIO_Init+0x22a>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a52      	ldr	r2, [pc, #328]	; (800129c <HAL_GPIO_Init+0x344>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d013      	beq.n	800117e <HAL_GPIO_Init+0x226>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a51      	ldr	r2, [pc, #324]	; (80012a0 <HAL_GPIO_Init+0x348>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d00d      	beq.n	800117a <HAL_GPIO_Init+0x222>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a50      	ldr	r2, [pc, #320]	; (80012a4 <HAL_GPIO_Init+0x34c>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d007      	beq.n	8001176 <HAL_GPIO_Init+0x21e>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a4f      	ldr	r2, [pc, #316]	; (80012a8 <HAL_GPIO_Init+0x350>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d101      	bne.n	8001172 <HAL_GPIO_Init+0x21a>
 800116e:	2309      	movs	r3, #9
 8001170:	e012      	b.n	8001198 <HAL_GPIO_Init+0x240>
 8001172:	230a      	movs	r3, #10
 8001174:	e010      	b.n	8001198 <HAL_GPIO_Init+0x240>
 8001176:	2308      	movs	r3, #8
 8001178:	e00e      	b.n	8001198 <HAL_GPIO_Init+0x240>
 800117a:	2307      	movs	r3, #7
 800117c:	e00c      	b.n	8001198 <HAL_GPIO_Init+0x240>
 800117e:	2306      	movs	r3, #6
 8001180:	e00a      	b.n	8001198 <HAL_GPIO_Init+0x240>
 8001182:	2305      	movs	r3, #5
 8001184:	e008      	b.n	8001198 <HAL_GPIO_Init+0x240>
 8001186:	2304      	movs	r3, #4
 8001188:	e006      	b.n	8001198 <HAL_GPIO_Init+0x240>
 800118a:	2303      	movs	r3, #3
 800118c:	e004      	b.n	8001198 <HAL_GPIO_Init+0x240>
 800118e:	2302      	movs	r3, #2
 8001190:	e002      	b.n	8001198 <HAL_GPIO_Init+0x240>
 8001192:	2301      	movs	r3, #1
 8001194:	e000      	b.n	8001198 <HAL_GPIO_Init+0x240>
 8001196:	2300      	movs	r3, #0
 8001198:	69fa      	ldr	r2, [r7, #28]
 800119a:	f002 0203 	and.w	r2, r2, #3
 800119e:	0092      	lsls	r2, r2, #2
 80011a0:	4093      	lsls	r3, r2
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011a8:	4935      	ldr	r1, [pc, #212]	; (8001280 <HAL_GPIO_Init+0x328>)
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	089b      	lsrs	r3, r3, #2
 80011ae:	3302      	adds	r3, #2
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011b6:	4b3d      	ldr	r3, [pc, #244]	; (80012ac <HAL_GPIO_Init+0x354>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	43db      	mvns	r3, r3
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	4013      	ands	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011da:	4a34      	ldr	r2, [pc, #208]	; (80012ac <HAL_GPIO_Init+0x354>)
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011e0:	4b32      	ldr	r3, [pc, #200]	; (80012ac <HAL_GPIO_Init+0x354>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	4313      	orrs	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001204:	4a29      	ldr	r2, [pc, #164]	; (80012ac <HAL_GPIO_Init+0x354>)
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800120a:	4b28      	ldr	r3, [pc, #160]	; (80012ac <HAL_GPIO_Init+0x354>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	43db      	mvns	r3, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4013      	ands	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d003      	beq.n	800122e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800122e:	4a1f      	ldr	r2, [pc, #124]	; (80012ac <HAL_GPIO_Init+0x354>)
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001234:	4b1d      	ldr	r3, [pc, #116]	; (80012ac <HAL_GPIO_Init+0x354>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	43db      	mvns	r3, r3
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4013      	ands	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	4313      	orrs	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001258:	4a14      	ldr	r2, [pc, #80]	; (80012ac <HAL_GPIO_Init+0x354>)
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	3301      	adds	r3, #1
 8001262:	61fb      	str	r3, [r7, #28]
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	2b0f      	cmp	r3, #15
 8001268:	f67f ae84 	bls.w	8000f74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800126c:	bf00      	nop
 800126e:	bf00      	nop
 8001270:	3724      	adds	r7, #36	; 0x24
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40023800 	.word	0x40023800
 8001280:	40013800 	.word	0x40013800
 8001284:	40020000 	.word	0x40020000
 8001288:	40020400 	.word	0x40020400
 800128c:	40020800 	.word	0x40020800
 8001290:	40020c00 	.word	0x40020c00
 8001294:	40021000 	.word	0x40021000
 8001298:	40021400 	.word	0x40021400
 800129c:	40021800 	.word	0x40021800
 80012a0:	40021c00 	.word	0x40021c00
 80012a4:	40022000 	.word	0x40022000
 80012a8:	40022400 	.word	0x40022400
 80012ac:	40013c00 	.word	0x40013c00

080012b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	807b      	strh	r3, [r7, #2]
 80012bc:	4613      	mov	r3, r2
 80012be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012c0:	787b      	ldrb	r3, [r7, #1]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c6:	887a      	ldrh	r2, [r7, #2]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012cc:	e003      	b.n	80012d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ce:	887b      	ldrh	r3, [r7, #2]
 80012d0:	041a      	lsls	r2, r3, #16
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	619a      	str	r2, [r3, #24]
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b085      	sub	sp, #20
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
 80012ea:	460b      	mov	r3, r1
 80012ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012f4:	887a      	ldrh	r2, [r7, #2]
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	4013      	ands	r3, r2
 80012fa:	041a      	lsls	r2, r3, #16
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	43d9      	mvns	r1, r3
 8001300:	887b      	ldrh	r3, [r7, #2]
 8001302:	400b      	ands	r3, r1
 8001304:	431a      	orrs	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	619a      	str	r2, [r3, #24]
}
 800130a:	bf00      	nop
 800130c:	3714      	adds	r7, #20
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
	...

08001318 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	; 0x28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 8001320:	2300      	movs	r3, #0
 8001322:	613b      	str	r3, [r7, #16]
 8001324:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <HAL_UART_MspInit+0x9c>)
 8001326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001328:	4a22      	ldr	r2, [pc, #136]	; (80013b4 <HAL_UART_MspInit+0x9c>)
 800132a:	f043 0308 	orr.w	r3, r3, #8
 800132e:	6313      	str	r3, [r2, #48]	; 0x30
 8001330:	4b20      	ldr	r3, [pc, #128]	; (80013b4 <HAL_UART_MspInit+0x9c>)
 8001332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001334:	f003 0308 	and.w	r3, r3, #8
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	4b1c      	ldr	r3, [pc, #112]	; (80013b4 <HAL_UART_MspInit+0x9c>)
 8001342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001344:	4a1b      	ldr	r2, [pc, #108]	; (80013b4 <HAL_UART_MspInit+0x9c>)
 8001346:	f043 0308 	orr.w	r3, r3, #8
 800134a:	6313      	str	r3, [r2, #48]	; 0x30
 800134c:	4b19      	ldr	r3, [pc, #100]	; (80013b4 <HAL_UART_MspInit+0x9c>)
 800134e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001350:	f003 0308 	and.w	r3, r3, #8
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8001358:	2300      	movs	r3, #0
 800135a:	60bb      	str	r3, [r7, #8]
 800135c:	4b15      	ldr	r3, [pc, #84]	; (80013b4 <HAL_UART_MspInit+0x9c>)
 800135e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001360:	4a14      	ldr	r2, [pc, #80]	; (80013b4 <HAL_UART_MspInit+0x9c>)
 8001362:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001366:	6413      	str	r3, [r2, #64]	; 0x40
 8001368:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <HAL_UART_MspInit+0x9c>)
 800136a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8001374:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800137a:	2302      	movs	r3, #2
 800137c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800137e:	2301      	movs	r3, #1
 8001380:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001382:	2303      	movs	r3, #3
 8001384:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8001386:	2307      	movs	r3, #7
 8001388:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 800138a:	f107 0314 	add.w	r3, r7, #20
 800138e:	4619      	mov	r1, r3
 8001390:	4809      	ldr	r0, [pc, #36]	; (80013b8 <HAL_UART_MspInit+0xa0>)
 8001392:	f7ff fde1 	bl	8000f58 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8001396:	f44f 7300 	mov.w	r3, #512	; 0x200
 800139a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 800139c:	2307      	movs	r3, #7
 800139e:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	4619      	mov	r1, r3
 80013a6:	4804      	ldr	r0, [pc, #16]	; (80013b8 <HAL_UART_MspInit+0xa0>)
 80013a8:	f7ff fdd6 	bl	8000f58 <HAL_GPIO_Init>
}
 80013ac:	bf00      	nop
 80013ae:	3728      	adds	r7, #40	; 0x28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40023800 	.word	0x40023800
 80013b8:	40020c00 	.word	0x40020c00

080013bc <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
	...

080013cc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	4b20      	ldr	r3, [pc, #128]	; (800145c <HAL_PWREx_EnableOverDrive+0x90>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013de:	4a1f      	ldr	r2, [pc, #124]	; (800145c <HAL_PWREx_EnableOverDrive+0x90>)
 80013e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e4:	6413      	str	r3, [r2, #64]	; 0x40
 80013e6:	4b1d      	ldr	r3, [pc, #116]	; (800145c <HAL_PWREx_EnableOverDrive+0x90>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80013f2:	4b1b      	ldr	r3, [pc, #108]	; (8001460 <HAL_PWREx_EnableOverDrive+0x94>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013f8:	f7ff fcbc 	bl	8000d74 <HAL_GetTick>
 80013fc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80013fe:	e009      	b.n	8001414 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001400:	f7ff fcb8 	bl	8000d74 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800140e:	d901      	bls.n	8001414 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e01f      	b.n	8001454 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001414:	4b13      	ldr	r3, [pc, #76]	; (8001464 <HAL_PWREx_EnableOverDrive+0x98>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800141c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001420:	d1ee      	bne.n	8001400 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001422:	4b11      	ldr	r3, [pc, #68]	; (8001468 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001424:	2201      	movs	r2, #1
 8001426:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001428:	f7ff fca4 	bl	8000d74 <HAL_GetTick>
 800142c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800142e:	e009      	b.n	8001444 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001430:	f7ff fca0 	bl	8000d74 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800143e:	d901      	bls.n	8001444 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001440:	2303      	movs	r3, #3
 8001442:	e007      	b.n	8001454 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001444:	4b07      	ldr	r3, [pc, #28]	; (8001464 <HAL_PWREx_EnableOverDrive+0x98>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001450:	d1ee      	bne.n	8001430 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40023800 	.word	0x40023800
 8001460:	420e0040 	.word	0x420e0040
 8001464:	40007000 	.word	0x40007000
 8001468:	420e0044 	.word	0x420e0044

0800146c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e267      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	2b00      	cmp	r3, #0
 8001488:	d075      	beq.n	8001576 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800148a:	4b88      	ldr	r3, [pc, #544]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 030c 	and.w	r3, r3, #12
 8001492:	2b04      	cmp	r3, #4
 8001494:	d00c      	beq.n	80014b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001496:	4b85      	ldr	r3, [pc, #532]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800149e:	2b08      	cmp	r3, #8
 80014a0:	d112      	bne.n	80014c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014a2:	4b82      	ldr	r3, [pc, #520]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014ae:	d10b      	bne.n	80014c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b0:	4b7e      	ldr	r3, [pc, #504]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d05b      	beq.n	8001574 <HAL_RCC_OscConfig+0x108>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d157      	bne.n	8001574 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e242      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014d0:	d106      	bne.n	80014e0 <HAL_RCC_OscConfig+0x74>
 80014d2:	4b76      	ldr	r3, [pc, #472]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a75      	ldr	r2, [pc, #468]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80014d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014dc:	6013      	str	r3, [r2, #0]
 80014de:	e01d      	b.n	800151c <HAL_RCC_OscConfig+0xb0>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014e8:	d10c      	bne.n	8001504 <HAL_RCC_OscConfig+0x98>
 80014ea:	4b70      	ldr	r3, [pc, #448]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a6f      	ldr	r2, [pc, #444]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80014f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014f4:	6013      	str	r3, [r2, #0]
 80014f6:	4b6d      	ldr	r3, [pc, #436]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a6c      	ldr	r2, [pc, #432]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80014fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	e00b      	b.n	800151c <HAL_RCC_OscConfig+0xb0>
 8001504:	4b69      	ldr	r3, [pc, #420]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a68      	ldr	r2, [pc, #416]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 800150a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800150e:	6013      	str	r3, [r2, #0]
 8001510:	4b66      	ldr	r3, [pc, #408]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a65      	ldr	r2, [pc, #404]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001516:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800151a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d013      	beq.n	800154c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001524:	f7ff fc26 	bl	8000d74 <HAL_GetTick>
 8001528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800152c:	f7ff fc22 	bl	8000d74 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b64      	cmp	r3, #100	; 0x64
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e207      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800153e:	4b5b      	ldr	r3, [pc, #364]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d0f0      	beq.n	800152c <HAL_RCC_OscConfig+0xc0>
 800154a:	e014      	b.n	8001576 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154c:	f7ff fc12 	bl	8000d74 <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001554:	f7ff fc0e 	bl	8000d74 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b64      	cmp	r3, #100	; 0x64
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e1f3      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001566:	4b51      	ldr	r3, [pc, #324]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1f0      	bne.n	8001554 <HAL_RCC_OscConfig+0xe8>
 8001572:	e000      	b.n	8001576 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001574:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d063      	beq.n	800164a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001582:	4b4a      	ldr	r3, [pc, #296]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	f003 030c 	and.w	r3, r3, #12
 800158a:	2b00      	cmp	r3, #0
 800158c:	d00b      	beq.n	80015a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800158e:	4b47      	ldr	r3, [pc, #284]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001596:	2b08      	cmp	r3, #8
 8001598:	d11c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800159a:	4b44      	ldr	r3, [pc, #272]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d116      	bne.n	80015d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a6:	4b41      	ldr	r3, [pc, #260]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d005      	beq.n	80015be <HAL_RCC_OscConfig+0x152>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d001      	beq.n	80015be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e1c7      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015be:	4b3b      	ldr	r3, [pc, #236]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	4937      	ldr	r1, [pc, #220]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d2:	e03a      	b.n	800164a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d020      	beq.n	800161e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015dc:	4b34      	ldr	r3, [pc, #208]	; (80016b0 <HAL_RCC_OscConfig+0x244>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e2:	f7ff fbc7 	bl	8000d74 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015ea:	f7ff fbc3 	bl	8000d74 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e1a8      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015fc:	4b2b      	ldr	r3, [pc, #172]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0f0      	beq.n	80015ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001608:	4b28      	ldr	r3, [pc, #160]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	691b      	ldr	r3, [r3, #16]
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4925      	ldr	r1, [pc, #148]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001618:	4313      	orrs	r3, r2
 800161a:	600b      	str	r3, [r1, #0]
 800161c:	e015      	b.n	800164a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800161e:	4b24      	ldr	r3, [pc, #144]	; (80016b0 <HAL_RCC_OscConfig+0x244>)
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001624:	f7ff fba6 	bl	8000d74 <HAL_GetTick>
 8001628:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800162a:	e008      	b.n	800163e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800162c:	f7ff fba2 	bl	8000d74 <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d901      	bls.n	800163e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e187      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800163e:	4b1b      	ldr	r3, [pc, #108]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1f0      	bne.n	800162c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0308 	and.w	r3, r3, #8
 8001652:	2b00      	cmp	r3, #0
 8001654:	d036      	beq.n	80016c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	695b      	ldr	r3, [r3, #20]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d016      	beq.n	800168c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800165e:	4b15      	ldr	r3, [pc, #84]	; (80016b4 <HAL_RCC_OscConfig+0x248>)
 8001660:	2201      	movs	r2, #1
 8001662:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001664:	f7ff fb86 	bl	8000d74 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800166c:	f7ff fb82 	bl	8000d74 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b02      	cmp	r3, #2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e167      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800167e:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <HAL_RCC_OscConfig+0x240>)
 8001680:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0x200>
 800168a:	e01b      	b.n	80016c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800168c:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <HAL_RCC_OscConfig+0x248>)
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001692:	f7ff fb6f 	bl	8000d74 <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001698:	e00e      	b.n	80016b8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800169a:	f7ff fb6b 	bl	8000d74 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d907      	bls.n	80016b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e150      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
 80016ac:	40023800 	.word	0x40023800
 80016b0:	42470000 	.word	0x42470000
 80016b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016b8:	4b88      	ldr	r3, [pc, #544]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80016ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d1ea      	bne.n	800169a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0304 	and.w	r3, r3, #4
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f000 8097 	beq.w	8001800 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016d2:	2300      	movs	r3, #0
 80016d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016d6:	4b81      	ldr	r3, [pc, #516]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d10f      	bne.n	8001702 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60bb      	str	r3, [r7, #8]
 80016e6:	4b7d      	ldr	r3, [pc, #500]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80016e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ea:	4a7c      	ldr	r2, [pc, #496]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80016ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016f0:	6413      	str	r3, [r2, #64]	; 0x40
 80016f2:	4b7a      	ldr	r3, [pc, #488]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80016f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016fe:	2301      	movs	r3, #1
 8001700:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001702:	4b77      	ldr	r3, [pc, #476]	; (80018e0 <HAL_RCC_OscConfig+0x474>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800170a:	2b00      	cmp	r3, #0
 800170c:	d118      	bne.n	8001740 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800170e:	4b74      	ldr	r3, [pc, #464]	; (80018e0 <HAL_RCC_OscConfig+0x474>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a73      	ldr	r2, [pc, #460]	; (80018e0 <HAL_RCC_OscConfig+0x474>)
 8001714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001718:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800171a:	f7ff fb2b 	bl	8000d74 <HAL_GetTick>
 800171e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001720:	e008      	b.n	8001734 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001722:	f7ff fb27 	bl	8000d74 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e10c      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001734:	4b6a      	ldr	r3, [pc, #424]	; (80018e0 <HAL_RCC_OscConfig+0x474>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0f0      	beq.n	8001722 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d106      	bne.n	8001756 <HAL_RCC_OscConfig+0x2ea>
 8001748:	4b64      	ldr	r3, [pc, #400]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 800174a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800174c:	4a63      	ldr	r2, [pc, #396]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	6713      	str	r3, [r2, #112]	; 0x70
 8001754:	e01c      	b.n	8001790 <HAL_RCC_OscConfig+0x324>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	2b05      	cmp	r3, #5
 800175c:	d10c      	bne.n	8001778 <HAL_RCC_OscConfig+0x30c>
 800175e:	4b5f      	ldr	r3, [pc, #380]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 8001760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001762:	4a5e      	ldr	r2, [pc, #376]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 8001764:	f043 0304 	orr.w	r3, r3, #4
 8001768:	6713      	str	r3, [r2, #112]	; 0x70
 800176a:	4b5c      	ldr	r3, [pc, #368]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 800176c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800176e:	4a5b      	ldr	r2, [pc, #364]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6713      	str	r3, [r2, #112]	; 0x70
 8001776:	e00b      	b.n	8001790 <HAL_RCC_OscConfig+0x324>
 8001778:	4b58      	ldr	r3, [pc, #352]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 800177a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800177c:	4a57      	ldr	r2, [pc, #348]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 800177e:	f023 0301 	bic.w	r3, r3, #1
 8001782:	6713      	str	r3, [r2, #112]	; 0x70
 8001784:	4b55      	ldr	r3, [pc, #340]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 8001786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001788:	4a54      	ldr	r2, [pc, #336]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 800178a:	f023 0304 	bic.w	r3, r3, #4
 800178e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d015      	beq.n	80017c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001798:	f7ff faec 	bl	8000d74 <HAL_GetTick>
 800179c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800179e:	e00a      	b.n	80017b6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017a0:	f7ff fae8 	bl	8000d74 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e0cb      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017b6:	4b49      	ldr	r3, [pc, #292]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80017b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0ee      	beq.n	80017a0 <HAL_RCC_OscConfig+0x334>
 80017c2:	e014      	b.n	80017ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c4:	f7ff fad6 	bl	8000d74 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017ca:	e00a      	b.n	80017e2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017cc:	f7ff fad2 	bl	8000d74 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017da:	4293      	cmp	r3, r2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e0b5      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017e2:	4b3e      	ldr	r3, [pc, #248]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80017e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1ee      	bne.n	80017cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80017ee:	7dfb      	ldrb	r3, [r7, #23]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d105      	bne.n	8001800 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017f4:	4b39      	ldr	r3, [pc, #228]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80017f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f8:	4a38      	ldr	r2, [pc, #224]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80017fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	2b00      	cmp	r3, #0
 8001806:	f000 80a1 	beq.w	800194c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800180a:	4b34      	ldr	r3, [pc, #208]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 030c 	and.w	r3, r3, #12
 8001812:	2b08      	cmp	r3, #8
 8001814:	d05c      	beq.n	80018d0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d141      	bne.n	80018a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800181e:	4b31      	ldr	r3, [pc, #196]	; (80018e4 <HAL_RCC_OscConfig+0x478>)
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001824:	f7ff faa6 	bl	8000d74 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800182c:	f7ff faa2 	bl	8000d74 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e087      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800183e:	4b27      	ldr	r3, [pc, #156]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	69da      	ldr	r2, [r3, #28]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a1b      	ldr	r3, [r3, #32]
 8001852:	431a      	orrs	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	019b      	lsls	r3, r3, #6
 800185a:	431a      	orrs	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001860:	085b      	lsrs	r3, r3, #1
 8001862:	3b01      	subs	r3, #1
 8001864:	041b      	lsls	r3, r3, #16
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800186c:	061b      	lsls	r3, r3, #24
 800186e:	491b      	ldr	r1, [pc, #108]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 8001870:	4313      	orrs	r3, r2
 8001872:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001874:	4b1b      	ldr	r3, [pc, #108]	; (80018e4 <HAL_RCC_OscConfig+0x478>)
 8001876:	2201      	movs	r2, #1
 8001878:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187a:	f7ff fa7b 	bl	8000d74 <HAL_GetTick>
 800187e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001882:	f7ff fa77 	bl	8000d74 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e05c      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0f0      	beq.n	8001882 <HAL_RCC_OscConfig+0x416>
 80018a0:	e054      	b.n	800194c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018a2:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <HAL_RCC_OscConfig+0x478>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a8:	f7ff fa64 	bl	8000d74 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018b0:	f7ff fa60 	bl	8000d74 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e045      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018c2:	4b06      	ldr	r3, [pc, #24]	; (80018dc <HAL_RCC_OscConfig+0x470>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d1f0      	bne.n	80018b0 <HAL_RCC_OscConfig+0x444>
 80018ce:	e03d      	b.n	800194c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d107      	bne.n	80018e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e038      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40007000 	.word	0x40007000
 80018e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018e8:	4b1b      	ldr	r3, [pc, #108]	; (8001958 <HAL_RCC_OscConfig+0x4ec>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d028      	beq.n	8001948 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001900:	429a      	cmp	r2, r3
 8001902:	d121      	bne.n	8001948 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190e:	429a      	cmp	r2, r3
 8001910:	d11a      	bne.n	8001948 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001912:	68fa      	ldr	r2, [r7, #12]
 8001914:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001918:	4013      	ands	r3, r2
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800191e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001920:	4293      	cmp	r3, r2
 8001922:	d111      	bne.n	8001948 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192e:	085b      	lsrs	r3, r3, #1
 8001930:	3b01      	subs	r3, #1
 8001932:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001934:	429a      	cmp	r2, r3
 8001936:	d107      	bne.n	8001948 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001942:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001944:	429a      	cmp	r2, r3
 8001946:	d001      	beq.n	800194c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40023800 	.word	0x40023800

0800195c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d101      	bne.n	8001970 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e0cc      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001970:	4b68      	ldr	r3, [pc, #416]	; (8001b14 <HAL_RCC_ClockConfig+0x1b8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 030f 	and.w	r3, r3, #15
 8001978:	683a      	ldr	r2, [r7, #0]
 800197a:	429a      	cmp	r2, r3
 800197c:	d90c      	bls.n	8001998 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197e:	4b65      	ldr	r3, [pc, #404]	; (8001b14 <HAL_RCC_ClockConfig+0x1b8>)
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	b2d2      	uxtb	r2, r2
 8001984:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001986:	4b63      	ldr	r3, [pc, #396]	; (8001b14 <HAL_RCC_ClockConfig+0x1b8>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d001      	beq.n	8001998 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e0b8      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d020      	beq.n	80019e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0304 	and.w	r3, r3, #4
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d005      	beq.n	80019bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019b0:	4b59      	ldr	r3, [pc, #356]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	4a58      	ldr	r2, [pc, #352]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 80019b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0308 	and.w	r3, r3, #8
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d005      	beq.n	80019d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019c8:	4b53      	ldr	r3, [pc, #332]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	4a52      	ldr	r2, [pc, #328]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 80019ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019d4:	4b50      	ldr	r3, [pc, #320]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	494d      	ldr	r1, [pc, #308]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d044      	beq.n	8001a7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d107      	bne.n	8001a0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019fa:	4b47      	ldr	r3, [pc, #284]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d119      	bne.n	8001a3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e07f      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d003      	beq.n	8001a1a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d107      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a1a:	4b3f      	ldr	r3, [pc, #252]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d109      	bne.n	8001a3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e06f      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a2a:	4b3b      	ldr	r3, [pc, #236]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e067      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a3a:	4b37      	ldr	r3, [pc, #220]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f023 0203 	bic.w	r2, r3, #3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	4934      	ldr	r1, [pc, #208]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a4c:	f7ff f992 	bl	8000d74 <HAL_GetTick>
 8001a50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a52:	e00a      	b.n	8001a6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a54:	f7ff f98e 	bl	8000d74 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e04f      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a6a:	4b2b      	ldr	r3, [pc, #172]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 020c 	and.w	r2, r3, #12
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d1eb      	bne.n	8001a54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a7c:	4b25      	ldr	r3, [pc, #148]	; (8001b14 <HAL_RCC_ClockConfig+0x1b8>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 030f 	and.w	r3, r3, #15
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d20c      	bcs.n	8001aa4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a8a:	4b22      	ldr	r3, [pc, #136]	; (8001b14 <HAL_RCC_ClockConfig+0x1b8>)
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	b2d2      	uxtb	r2, r2
 8001a90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a92:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <HAL_RCC_ClockConfig+0x1b8>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 030f 	and.w	r3, r3, #15
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d001      	beq.n	8001aa4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e032      	b.n	8001b0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0304 	and.w	r3, r3, #4
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d008      	beq.n	8001ac2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ab0:	4b19      	ldr	r3, [pc, #100]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	4916      	ldr	r1, [pc, #88]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0308 	and.w	r3, r3, #8
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d009      	beq.n	8001ae2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ace:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	00db      	lsls	r3, r3, #3
 8001adc:	490e      	ldr	r1, [pc, #56]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ae2:	f000 f821 	bl	8001b28 <HAL_RCC_GetSysClockFreq>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <HAL_RCC_ClockConfig+0x1bc>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	091b      	lsrs	r3, r3, #4
 8001aee:	f003 030f 	and.w	r3, r3, #15
 8001af2:	490a      	ldr	r1, [pc, #40]	; (8001b1c <HAL_RCC_ClockConfig+0x1c0>)
 8001af4:	5ccb      	ldrb	r3, [r1, r3]
 8001af6:	fa22 f303 	lsr.w	r3, r2, r3
 8001afa:	4a09      	ldr	r2, [pc, #36]	; (8001b20 <HAL_RCC_ClockConfig+0x1c4>)
 8001afc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001afe:	4b09      	ldr	r3, [pc, #36]	; (8001b24 <HAL_RCC_ClockConfig+0x1c8>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff f8f2 	bl	8000cec <HAL_InitTick>

  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40023c00 	.word	0x40023c00
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	080037e8 	.word	0x080037e8
 8001b20:	20000010 	.word	0x20000010
 8001b24:	20000014 	.word	0x20000014

08001b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b2c:	b094      	sub	sp, #80	; 0x50
 8001b2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	647b      	str	r3, [r7, #68]	; 0x44
 8001b34:	2300      	movs	r3, #0
 8001b36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b38:	2300      	movs	r3, #0
 8001b3a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b40:	4b79      	ldr	r3, [pc, #484]	; (8001d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f003 030c 	and.w	r3, r3, #12
 8001b48:	2b08      	cmp	r3, #8
 8001b4a:	d00d      	beq.n	8001b68 <HAL_RCC_GetSysClockFreq+0x40>
 8001b4c:	2b08      	cmp	r3, #8
 8001b4e:	f200 80e1 	bhi.w	8001d14 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d002      	beq.n	8001b5c <HAL_RCC_GetSysClockFreq+0x34>
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d003      	beq.n	8001b62 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b5a:	e0db      	b.n	8001d14 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b5c:	4b73      	ldr	r3, [pc, #460]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x204>)
 8001b5e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001b60:	e0db      	b.n	8001d1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b62:	4b73      	ldr	r3, [pc, #460]	; (8001d30 <HAL_RCC_GetSysClockFreq+0x208>)
 8001b64:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b66:	e0d8      	b.n	8001d1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b68:	4b6f      	ldr	r3, [pc, #444]	; (8001d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b70:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b72:	4b6d      	ldr	r3, [pc, #436]	; (8001d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d063      	beq.n	8001c46 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b7e:	4b6a      	ldr	r3, [pc, #424]	; (8001d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	099b      	lsrs	r3, r3, #6
 8001b84:	2200      	movs	r2, #0
 8001b86:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b88:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b90:	633b      	str	r3, [r7, #48]	; 0x30
 8001b92:	2300      	movs	r3, #0
 8001b94:	637b      	str	r3, [r7, #52]	; 0x34
 8001b96:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001b9a:	4622      	mov	r2, r4
 8001b9c:	462b      	mov	r3, r5
 8001b9e:	f04f 0000 	mov.w	r0, #0
 8001ba2:	f04f 0100 	mov.w	r1, #0
 8001ba6:	0159      	lsls	r1, r3, #5
 8001ba8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bac:	0150      	lsls	r0, r2, #5
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4621      	mov	r1, r4
 8001bb4:	1a51      	subs	r1, r2, r1
 8001bb6:	6139      	str	r1, [r7, #16]
 8001bb8:	4629      	mov	r1, r5
 8001bba:	eb63 0301 	sbc.w	r3, r3, r1
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	f04f 0300 	mov.w	r3, #0
 8001bc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001bcc:	4659      	mov	r1, fp
 8001bce:	018b      	lsls	r3, r1, #6
 8001bd0:	4651      	mov	r1, sl
 8001bd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bd6:	4651      	mov	r1, sl
 8001bd8:	018a      	lsls	r2, r1, #6
 8001bda:	4651      	mov	r1, sl
 8001bdc:	ebb2 0801 	subs.w	r8, r2, r1
 8001be0:	4659      	mov	r1, fp
 8001be2:	eb63 0901 	sbc.w	r9, r3, r1
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001bf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001bf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001bfa:	4690      	mov	r8, r2
 8001bfc:	4699      	mov	r9, r3
 8001bfe:	4623      	mov	r3, r4
 8001c00:	eb18 0303 	adds.w	r3, r8, r3
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	462b      	mov	r3, r5
 8001c08:	eb49 0303 	adc.w	r3, r9, r3
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c1a:	4629      	mov	r1, r5
 8001c1c:	024b      	lsls	r3, r1, #9
 8001c1e:	4621      	mov	r1, r4
 8001c20:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c24:	4621      	mov	r1, r4
 8001c26:	024a      	lsls	r2, r1, #9
 8001c28:	4610      	mov	r0, r2
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c2e:	2200      	movs	r2, #0
 8001c30:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c32:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c38:	f7fe fb2a 	bl	8000290 <__aeabi_uldivmod>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4613      	mov	r3, r2
 8001c42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c44:	e058      	b.n	8001cf8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c46:	4b38      	ldr	r3, [pc, #224]	; (8001d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	099b      	lsrs	r3, r3, #6
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	4618      	mov	r0, r3
 8001c50:	4611      	mov	r1, r2
 8001c52:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c56:	623b      	str	r3, [r7, #32]
 8001c58:	2300      	movs	r3, #0
 8001c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c5c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c60:	4642      	mov	r2, r8
 8001c62:	464b      	mov	r3, r9
 8001c64:	f04f 0000 	mov.w	r0, #0
 8001c68:	f04f 0100 	mov.w	r1, #0
 8001c6c:	0159      	lsls	r1, r3, #5
 8001c6e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c72:	0150      	lsls	r0, r2, #5
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	4641      	mov	r1, r8
 8001c7a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c7e:	4649      	mov	r1, r9
 8001c80:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	f04f 0300 	mov.w	r3, #0
 8001c8c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c90:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c94:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c98:	ebb2 040a 	subs.w	r4, r2, sl
 8001c9c:	eb63 050b 	sbc.w	r5, r3, fp
 8001ca0:	f04f 0200 	mov.w	r2, #0
 8001ca4:	f04f 0300 	mov.w	r3, #0
 8001ca8:	00eb      	lsls	r3, r5, #3
 8001caa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cae:	00e2      	lsls	r2, r4, #3
 8001cb0:	4614      	mov	r4, r2
 8001cb2:	461d      	mov	r5, r3
 8001cb4:	4643      	mov	r3, r8
 8001cb6:	18e3      	adds	r3, r4, r3
 8001cb8:	603b      	str	r3, [r7, #0]
 8001cba:	464b      	mov	r3, r9
 8001cbc:	eb45 0303 	adc.w	r3, r5, r3
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001cce:	4629      	mov	r1, r5
 8001cd0:	028b      	lsls	r3, r1, #10
 8001cd2:	4621      	mov	r1, r4
 8001cd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cd8:	4621      	mov	r1, r4
 8001cda:	028a      	lsls	r2, r1, #10
 8001cdc:	4610      	mov	r0, r2
 8001cde:	4619      	mov	r1, r3
 8001ce0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61bb      	str	r3, [r7, #24]
 8001ce6:	61fa      	str	r2, [r7, #28]
 8001ce8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cec:	f7fe fad0 	bl	8000290 <__aeabi_uldivmod>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cf8:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	0c1b      	lsrs	r3, r3, #16
 8001cfe:	f003 0303 	and.w	r3, r3, #3
 8001d02:	3301      	adds	r3, #1
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001d08:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d10:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d12:	e002      	b.n	8001d1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d14:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x204>)
 8001d16:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3750      	adds	r7, #80	; 0x50
 8001d20:	46bd      	mov	sp, r7
 8001d22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d26:	bf00      	nop
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	00f42400 	.word	0x00f42400
 8001d30:	007a1200 	.word	0x007a1200

08001d34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d38:	4b03      	ldr	r3, [pc, #12]	; (8001d48 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	20000010 	.word	0x20000010

08001d4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d50:	f7ff fff0 	bl	8001d34 <HAL_RCC_GetHCLKFreq>
 8001d54:	4602      	mov	r2, r0
 8001d56:	4b05      	ldr	r3, [pc, #20]	; (8001d6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	0a9b      	lsrs	r3, r3, #10
 8001d5c:	f003 0307 	and.w	r3, r3, #7
 8001d60:	4903      	ldr	r1, [pc, #12]	; (8001d70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d62:	5ccb      	ldrb	r3, [r1, r3]
 8001d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	080037f8 	.word	0x080037f8

08001d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d78:	f7ff ffdc 	bl	8001d34 <HAL_RCC_GetHCLKFreq>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	0b5b      	lsrs	r3, r3, #13
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	4903      	ldr	r1, [pc, #12]	; (8001d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d8a:	5ccb      	ldrb	r3, [r1, r3]
 8001d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40023800 	.word	0x40023800
 8001d98:	080037f8 	.word	0x080037f8

08001d9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e03f      	b.n	8001e2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d106      	bne.n	8001dc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f7ff faa8 	bl	8001318 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2224      	movs	r2, #36	; 0x24
 8001dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	68da      	ldr	r2, [r3, #12]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001dde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 f9cb 	bl	800217c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001df4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	695a      	ldr	r2, [r3, #20]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68da      	ldr	r2, [r3, #12]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2220      	movs	r2, #32
 8001e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2220      	movs	r2, #32
 8001e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b08a      	sub	sp, #40	; 0x28
 8001e3a:	af02      	add	r7, sp, #8
 8001e3c:	60f8      	str	r0, [r7, #12]
 8001e3e:	60b9      	str	r1, [r7, #8]
 8001e40:	603b      	str	r3, [r7, #0]
 8001e42:	4613      	mov	r3, r2
 8001e44:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b20      	cmp	r3, #32
 8001e54:	d17c      	bne.n	8001f50 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d002      	beq.n	8001e62 <HAL_UART_Transmit+0x2c>
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e075      	b.n	8001f52 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d101      	bne.n	8001e74 <HAL_UART_Transmit+0x3e>
 8001e70:	2302      	movs	r3, #2
 8001e72:	e06e      	b.n	8001f52 <HAL_UART_Transmit+0x11c>
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2221      	movs	r2, #33	; 0x21
 8001e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e8a:	f7fe ff73 	bl	8000d74 <HAL_GetTick>
 8001e8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	88fa      	ldrh	r2, [r7, #6]
 8001e94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	88fa      	ldrh	r2, [r7, #6]
 8001e9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ea4:	d108      	bne.n	8001eb8 <HAL_UART_Transmit+0x82>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d104      	bne.n	8001eb8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	61bb      	str	r3, [r7, #24]
 8001eb6:	e003      	b.n	8001ec0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001ec8:	e02a      	b.n	8001f20 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2180      	movs	r1, #128	; 0x80
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f000 f8e2 	bl	800209e <UART_WaitOnFlagUntilTimeout>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e036      	b.n	8001f52 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10b      	bne.n	8001f02 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ef8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	3302      	adds	r3, #2
 8001efe:	61bb      	str	r3, [r7, #24]
 8001f00:	e007      	b.n	8001f12 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	781a      	ldrb	r2, [r3, #0]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1cf      	bne.n	8001eca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	2200      	movs	r2, #0
 8001f32:	2140      	movs	r1, #64	; 0x40
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f000 f8b2 	bl	800209e <UART_WaitOnFlagUntilTimeout>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e006      	b.n	8001f52 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2220      	movs	r2, #32
 8001f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	e000      	b.n	8001f52 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001f50:	2302      	movs	r3, #2
  }
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3720      	adds	r7, #32
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b08a      	sub	sp, #40	; 0x28
 8001f5e:	af02      	add	r7, sp, #8
 8001f60:	60f8      	str	r0, [r7, #12]
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	603b      	str	r3, [r7, #0]
 8001f66:	4613      	mov	r3, r2
 8001f68:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b20      	cmp	r3, #32
 8001f78:	f040 808c 	bne.w	8002094 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d002      	beq.n	8001f88 <HAL_UART_Receive+0x2e>
 8001f82:	88fb      	ldrh	r3, [r7, #6]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e084      	b.n	8002096 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d101      	bne.n	8001f9a <HAL_UART_Receive+0x40>
 8001f96:	2302      	movs	r3, #2
 8001f98:	e07d      	b.n	8002096 <HAL_UART_Receive+0x13c>
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2222      	movs	r2, #34	; 0x22
 8001fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001fb6:	f7fe fedd 	bl	8000d74 <HAL_GetTick>
 8001fba:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	88fa      	ldrh	r2, [r7, #6]
 8001fc0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	88fa      	ldrh	r2, [r7, #6]
 8001fc6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fd0:	d108      	bne.n	8001fe4 <HAL_UART_Receive+0x8a>
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d104      	bne.n	8001fe4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	61bb      	str	r3, [r7, #24]
 8001fe2:	e003      	b.n	8001fec <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001ff4:	e043      	b.n	800207e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	2120      	movs	r1, #32
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	f000 f84c 	bl	800209e <UART_WaitOnFlagUntilTimeout>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e042      	b.n	8002096 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10c      	bne.n	8002030 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	b29b      	uxth	r3, r3
 800201e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002022:	b29a      	uxth	r2, r3
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	3302      	adds	r3, #2
 800202c:	61bb      	str	r3, [r7, #24]
 800202e:	e01f      	b.n	8002070 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002038:	d007      	beq.n	800204a <HAL_UART_Receive+0xf0>
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d10a      	bne.n	8002058 <HAL_UART_Receive+0xfe>
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d106      	bne.n	8002058 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	b2da      	uxtb	r2, r3
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	701a      	strb	r2, [r3, #0]
 8002056:	e008      	b.n	800206a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002064:	b2da      	uxtb	r2, r3
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	3301      	adds	r3, #1
 800206e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002074:	b29b      	uxth	r3, r3
 8002076:	3b01      	subs	r3, #1
 8002078:	b29a      	uxth	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002082:	b29b      	uxth	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1b6      	bne.n	8001ff6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2220      	movs	r2, #32
 800208c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002090:	2300      	movs	r3, #0
 8002092:	e000      	b.n	8002096 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002094:	2302      	movs	r3, #2
  }
}
 8002096:	4618      	mov	r0, r3
 8002098:	3720      	adds	r7, #32
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b090      	sub	sp, #64	; 0x40
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	60f8      	str	r0, [r7, #12]
 80020a6:	60b9      	str	r1, [r7, #8]
 80020a8:	603b      	str	r3, [r7, #0]
 80020aa:	4613      	mov	r3, r2
 80020ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020ae:	e050      	b.n	8002152 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020b6:	d04c      	beq.n	8002152 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d007      	beq.n	80020ce <UART_WaitOnFlagUntilTimeout+0x30>
 80020be:	f7fe fe59 	bl	8000d74 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d241      	bcs.n	8002152 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	330c      	adds	r3, #12
 80020d4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020d8:	e853 3f00 	ldrex	r3, [r3]
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80020de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80020e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	330c      	adds	r3, #12
 80020ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020ee:	637a      	str	r2, [r7, #52]	; 0x34
 80020f0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80020f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020f6:	e841 2300 	strex	r3, r2, [r1]
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80020fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1e5      	bne.n	80020ce <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	3314      	adds	r3, #20
 8002108:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	e853 3f00 	ldrex	r3, [r3]
 8002110:	613b      	str	r3, [r7, #16]
   return(result);
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	f023 0301 	bic.w	r3, r3, #1
 8002118:	63bb      	str	r3, [r7, #56]	; 0x38
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	3314      	adds	r3, #20
 8002120:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002122:	623a      	str	r2, [r7, #32]
 8002124:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002126:	69f9      	ldr	r1, [r7, #28]
 8002128:	6a3a      	ldr	r2, [r7, #32]
 800212a:	e841 2300 	strex	r3, r2, [r1]
 800212e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1e5      	bne.n	8002102 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2220      	movs	r2, #32
 800213a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2220      	movs	r2, #32
 8002142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e00f      	b.n	8002172 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	4013      	ands	r3, r2
 800215c:	68ba      	ldr	r2, [r7, #8]
 800215e:	429a      	cmp	r2, r3
 8002160:	bf0c      	ite	eq
 8002162:	2301      	moveq	r3, #1
 8002164:	2300      	movne	r3, #0
 8002166:	b2db      	uxtb	r3, r3
 8002168:	461a      	mov	r2, r3
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	429a      	cmp	r2, r3
 800216e:	d09f      	beq.n	80020b0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3740      	adds	r7, #64	; 0x40
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800217c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002180:	b0c0      	sub	sp, #256	; 0x100
 8002182:	af00      	add	r7, sp, #0
 8002184:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002198:	68d9      	ldr	r1, [r3, #12]
 800219a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	ea40 0301 	orr.w	r3, r0, r1
 80021a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	431a      	orrs	r2, r3
 80021b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	431a      	orrs	r2, r3
 80021bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80021c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80021d4:	f021 010c 	bic.w	r1, r1, #12
 80021d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80021e2:	430b      	orrs	r3, r1
 80021e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80021e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80021f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021f6:	6999      	ldr	r1, [r3, #24]
 80021f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	ea40 0301 	orr.w	r3, r0, r1
 8002202:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	4b8f      	ldr	r3, [pc, #572]	; (8002448 <UART_SetConfig+0x2cc>)
 800220c:	429a      	cmp	r2, r3
 800220e:	d005      	beq.n	800221c <UART_SetConfig+0xa0>
 8002210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	4b8d      	ldr	r3, [pc, #564]	; (800244c <UART_SetConfig+0x2d0>)
 8002218:	429a      	cmp	r2, r3
 800221a:	d104      	bne.n	8002226 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800221c:	f7ff fdaa 	bl	8001d74 <HAL_RCC_GetPCLK2Freq>
 8002220:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002224:	e003      	b.n	800222e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002226:	f7ff fd91 	bl	8001d4c <HAL_RCC_GetPCLK1Freq>
 800222a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800222e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002232:	69db      	ldr	r3, [r3, #28]
 8002234:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002238:	f040 810c 	bne.w	8002454 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800223c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002240:	2200      	movs	r2, #0
 8002242:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002246:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800224a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800224e:	4622      	mov	r2, r4
 8002250:	462b      	mov	r3, r5
 8002252:	1891      	adds	r1, r2, r2
 8002254:	65b9      	str	r1, [r7, #88]	; 0x58
 8002256:	415b      	adcs	r3, r3
 8002258:	65fb      	str	r3, [r7, #92]	; 0x5c
 800225a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800225e:	4621      	mov	r1, r4
 8002260:	eb12 0801 	adds.w	r8, r2, r1
 8002264:	4629      	mov	r1, r5
 8002266:	eb43 0901 	adc.w	r9, r3, r1
 800226a:	f04f 0200 	mov.w	r2, #0
 800226e:	f04f 0300 	mov.w	r3, #0
 8002272:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002276:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800227a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800227e:	4690      	mov	r8, r2
 8002280:	4699      	mov	r9, r3
 8002282:	4623      	mov	r3, r4
 8002284:	eb18 0303 	adds.w	r3, r8, r3
 8002288:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800228c:	462b      	mov	r3, r5
 800228e:	eb49 0303 	adc.w	r3, r9, r3
 8002292:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80022a2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80022a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80022aa:	460b      	mov	r3, r1
 80022ac:	18db      	adds	r3, r3, r3
 80022ae:	653b      	str	r3, [r7, #80]	; 0x50
 80022b0:	4613      	mov	r3, r2
 80022b2:	eb42 0303 	adc.w	r3, r2, r3
 80022b6:	657b      	str	r3, [r7, #84]	; 0x54
 80022b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80022bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80022c0:	f7fd ffe6 	bl	8000290 <__aeabi_uldivmod>
 80022c4:	4602      	mov	r2, r0
 80022c6:	460b      	mov	r3, r1
 80022c8:	4b61      	ldr	r3, [pc, #388]	; (8002450 <UART_SetConfig+0x2d4>)
 80022ca:	fba3 2302 	umull	r2, r3, r3, r2
 80022ce:	095b      	lsrs	r3, r3, #5
 80022d0:	011c      	lsls	r4, r3, #4
 80022d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022d6:	2200      	movs	r2, #0
 80022d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80022dc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80022e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80022e4:	4642      	mov	r2, r8
 80022e6:	464b      	mov	r3, r9
 80022e8:	1891      	adds	r1, r2, r2
 80022ea:	64b9      	str	r1, [r7, #72]	; 0x48
 80022ec:	415b      	adcs	r3, r3
 80022ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80022f4:	4641      	mov	r1, r8
 80022f6:	eb12 0a01 	adds.w	sl, r2, r1
 80022fa:	4649      	mov	r1, r9
 80022fc:	eb43 0b01 	adc.w	fp, r3, r1
 8002300:	f04f 0200 	mov.w	r2, #0
 8002304:	f04f 0300 	mov.w	r3, #0
 8002308:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800230c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002310:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002314:	4692      	mov	sl, r2
 8002316:	469b      	mov	fp, r3
 8002318:	4643      	mov	r3, r8
 800231a:	eb1a 0303 	adds.w	r3, sl, r3
 800231e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002322:	464b      	mov	r3, r9
 8002324:	eb4b 0303 	adc.w	r3, fp, r3
 8002328:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800232c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002338:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800233c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002340:	460b      	mov	r3, r1
 8002342:	18db      	adds	r3, r3, r3
 8002344:	643b      	str	r3, [r7, #64]	; 0x40
 8002346:	4613      	mov	r3, r2
 8002348:	eb42 0303 	adc.w	r3, r2, r3
 800234c:	647b      	str	r3, [r7, #68]	; 0x44
 800234e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002352:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002356:	f7fd ff9b 	bl	8000290 <__aeabi_uldivmod>
 800235a:	4602      	mov	r2, r0
 800235c:	460b      	mov	r3, r1
 800235e:	4611      	mov	r1, r2
 8002360:	4b3b      	ldr	r3, [pc, #236]	; (8002450 <UART_SetConfig+0x2d4>)
 8002362:	fba3 2301 	umull	r2, r3, r3, r1
 8002366:	095b      	lsrs	r3, r3, #5
 8002368:	2264      	movs	r2, #100	; 0x64
 800236a:	fb02 f303 	mul.w	r3, r2, r3
 800236e:	1acb      	subs	r3, r1, r3
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002376:	4b36      	ldr	r3, [pc, #216]	; (8002450 <UART_SetConfig+0x2d4>)
 8002378:	fba3 2302 	umull	r2, r3, r3, r2
 800237c:	095b      	lsrs	r3, r3, #5
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002384:	441c      	add	r4, r3
 8002386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800238a:	2200      	movs	r2, #0
 800238c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002390:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002394:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002398:	4642      	mov	r2, r8
 800239a:	464b      	mov	r3, r9
 800239c:	1891      	adds	r1, r2, r2
 800239e:	63b9      	str	r1, [r7, #56]	; 0x38
 80023a0:	415b      	adcs	r3, r3
 80023a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80023a8:	4641      	mov	r1, r8
 80023aa:	1851      	adds	r1, r2, r1
 80023ac:	6339      	str	r1, [r7, #48]	; 0x30
 80023ae:	4649      	mov	r1, r9
 80023b0:	414b      	adcs	r3, r1
 80023b2:	637b      	str	r3, [r7, #52]	; 0x34
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	f04f 0300 	mov.w	r3, #0
 80023bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80023c0:	4659      	mov	r1, fp
 80023c2:	00cb      	lsls	r3, r1, #3
 80023c4:	4651      	mov	r1, sl
 80023c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023ca:	4651      	mov	r1, sl
 80023cc:	00ca      	lsls	r2, r1, #3
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	4603      	mov	r3, r0
 80023d4:	4642      	mov	r2, r8
 80023d6:	189b      	adds	r3, r3, r2
 80023d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80023dc:	464b      	mov	r3, r9
 80023de:	460a      	mov	r2, r1
 80023e0:	eb42 0303 	adc.w	r3, r2, r3
 80023e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80023e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80023f4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80023f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80023fc:	460b      	mov	r3, r1
 80023fe:	18db      	adds	r3, r3, r3
 8002400:	62bb      	str	r3, [r7, #40]	; 0x28
 8002402:	4613      	mov	r3, r2
 8002404:	eb42 0303 	adc.w	r3, r2, r3
 8002408:	62fb      	str	r3, [r7, #44]	; 0x2c
 800240a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800240e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002412:	f7fd ff3d 	bl	8000290 <__aeabi_uldivmod>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <UART_SetConfig+0x2d4>)
 800241c:	fba3 1302 	umull	r1, r3, r3, r2
 8002420:	095b      	lsrs	r3, r3, #5
 8002422:	2164      	movs	r1, #100	; 0x64
 8002424:	fb01 f303 	mul.w	r3, r1, r3
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	00db      	lsls	r3, r3, #3
 800242c:	3332      	adds	r3, #50	; 0x32
 800242e:	4a08      	ldr	r2, [pc, #32]	; (8002450 <UART_SetConfig+0x2d4>)
 8002430:	fba2 2303 	umull	r2, r3, r2, r3
 8002434:	095b      	lsrs	r3, r3, #5
 8002436:	f003 0207 	and.w	r2, r3, #7
 800243a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4422      	add	r2, r4
 8002442:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002444:	e105      	b.n	8002652 <UART_SetConfig+0x4d6>
 8002446:	bf00      	nop
 8002448:	40011000 	.word	0x40011000
 800244c:	40011400 	.word	0x40011400
 8002450:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002454:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002458:	2200      	movs	r2, #0
 800245a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800245e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002462:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002466:	4642      	mov	r2, r8
 8002468:	464b      	mov	r3, r9
 800246a:	1891      	adds	r1, r2, r2
 800246c:	6239      	str	r1, [r7, #32]
 800246e:	415b      	adcs	r3, r3
 8002470:	627b      	str	r3, [r7, #36]	; 0x24
 8002472:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002476:	4641      	mov	r1, r8
 8002478:	1854      	adds	r4, r2, r1
 800247a:	4649      	mov	r1, r9
 800247c:	eb43 0501 	adc.w	r5, r3, r1
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	f04f 0300 	mov.w	r3, #0
 8002488:	00eb      	lsls	r3, r5, #3
 800248a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800248e:	00e2      	lsls	r2, r4, #3
 8002490:	4614      	mov	r4, r2
 8002492:	461d      	mov	r5, r3
 8002494:	4643      	mov	r3, r8
 8002496:	18e3      	adds	r3, r4, r3
 8002498:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800249c:	464b      	mov	r3, r9
 800249e:	eb45 0303 	adc.w	r3, r5, r3
 80024a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80024a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80024b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80024b6:	f04f 0200 	mov.w	r2, #0
 80024ba:	f04f 0300 	mov.w	r3, #0
 80024be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80024c2:	4629      	mov	r1, r5
 80024c4:	008b      	lsls	r3, r1, #2
 80024c6:	4621      	mov	r1, r4
 80024c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024cc:	4621      	mov	r1, r4
 80024ce:	008a      	lsls	r2, r1, #2
 80024d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80024d4:	f7fd fedc 	bl	8000290 <__aeabi_uldivmod>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4b60      	ldr	r3, [pc, #384]	; (8002660 <UART_SetConfig+0x4e4>)
 80024de:	fba3 2302 	umull	r2, r3, r3, r2
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	011c      	lsls	r4, r3, #4
 80024e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80024ea:	2200      	movs	r2, #0
 80024ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80024f0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80024f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80024f8:	4642      	mov	r2, r8
 80024fa:	464b      	mov	r3, r9
 80024fc:	1891      	adds	r1, r2, r2
 80024fe:	61b9      	str	r1, [r7, #24]
 8002500:	415b      	adcs	r3, r3
 8002502:	61fb      	str	r3, [r7, #28]
 8002504:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002508:	4641      	mov	r1, r8
 800250a:	1851      	adds	r1, r2, r1
 800250c:	6139      	str	r1, [r7, #16]
 800250e:	4649      	mov	r1, r9
 8002510:	414b      	adcs	r3, r1
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	f04f 0200 	mov.w	r2, #0
 8002518:	f04f 0300 	mov.w	r3, #0
 800251c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002520:	4659      	mov	r1, fp
 8002522:	00cb      	lsls	r3, r1, #3
 8002524:	4651      	mov	r1, sl
 8002526:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800252a:	4651      	mov	r1, sl
 800252c:	00ca      	lsls	r2, r1, #3
 800252e:	4610      	mov	r0, r2
 8002530:	4619      	mov	r1, r3
 8002532:	4603      	mov	r3, r0
 8002534:	4642      	mov	r2, r8
 8002536:	189b      	adds	r3, r3, r2
 8002538:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800253c:	464b      	mov	r3, r9
 800253e:	460a      	mov	r2, r1
 8002540:	eb42 0303 	adc.w	r3, r2, r3
 8002544:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	67bb      	str	r3, [r7, #120]	; 0x78
 8002552:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002554:	f04f 0200 	mov.w	r2, #0
 8002558:	f04f 0300 	mov.w	r3, #0
 800255c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002560:	4649      	mov	r1, r9
 8002562:	008b      	lsls	r3, r1, #2
 8002564:	4641      	mov	r1, r8
 8002566:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800256a:	4641      	mov	r1, r8
 800256c:	008a      	lsls	r2, r1, #2
 800256e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002572:	f7fd fe8d 	bl	8000290 <__aeabi_uldivmod>
 8002576:	4602      	mov	r2, r0
 8002578:	460b      	mov	r3, r1
 800257a:	4b39      	ldr	r3, [pc, #228]	; (8002660 <UART_SetConfig+0x4e4>)
 800257c:	fba3 1302 	umull	r1, r3, r3, r2
 8002580:	095b      	lsrs	r3, r3, #5
 8002582:	2164      	movs	r1, #100	; 0x64
 8002584:	fb01 f303 	mul.w	r3, r1, r3
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	3332      	adds	r3, #50	; 0x32
 800258e:	4a34      	ldr	r2, [pc, #208]	; (8002660 <UART_SetConfig+0x4e4>)
 8002590:	fba2 2303 	umull	r2, r3, r2, r3
 8002594:	095b      	lsrs	r3, r3, #5
 8002596:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800259a:	441c      	add	r4, r3
 800259c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025a0:	2200      	movs	r2, #0
 80025a2:	673b      	str	r3, [r7, #112]	; 0x70
 80025a4:	677a      	str	r2, [r7, #116]	; 0x74
 80025a6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80025aa:	4642      	mov	r2, r8
 80025ac:	464b      	mov	r3, r9
 80025ae:	1891      	adds	r1, r2, r2
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	415b      	adcs	r3, r3
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025ba:	4641      	mov	r1, r8
 80025bc:	1851      	adds	r1, r2, r1
 80025be:	6039      	str	r1, [r7, #0]
 80025c0:	4649      	mov	r1, r9
 80025c2:	414b      	adcs	r3, r1
 80025c4:	607b      	str	r3, [r7, #4]
 80025c6:	f04f 0200 	mov.w	r2, #0
 80025ca:	f04f 0300 	mov.w	r3, #0
 80025ce:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80025d2:	4659      	mov	r1, fp
 80025d4:	00cb      	lsls	r3, r1, #3
 80025d6:	4651      	mov	r1, sl
 80025d8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025dc:	4651      	mov	r1, sl
 80025de:	00ca      	lsls	r2, r1, #3
 80025e0:	4610      	mov	r0, r2
 80025e2:	4619      	mov	r1, r3
 80025e4:	4603      	mov	r3, r0
 80025e6:	4642      	mov	r2, r8
 80025e8:	189b      	adds	r3, r3, r2
 80025ea:	66bb      	str	r3, [r7, #104]	; 0x68
 80025ec:	464b      	mov	r3, r9
 80025ee:	460a      	mov	r2, r1
 80025f0:	eb42 0303 	adc.w	r3, r2, r3
 80025f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80025f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	663b      	str	r3, [r7, #96]	; 0x60
 8002600:	667a      	str	r2, [r7, #100]	; 0x64
 8002602:	f04f 0200 	mov.w	r2, #0
 8002606:	f04f 0300 	mov.w	r3, #0
 800260a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800260e:	4649      	mov	r1, r9
 8002610:	008b      	lsls	r3, r1, #2
 8002612:	4641      	mov	r1, r8
 8002614:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002618:	4641      	mov	r1, r8
 800261a:	008a      	lsls	r2, r1, #2
 800261c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002620:	f7fd fe36 	bl	8000290 <__aeabi_uldivmod>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
 8002628:	4b0d      	ldr	r3, [pc, #52]	; (8002660 <UART_SetConfig+0x4e4>)
 800262a:	fba3 1302 	umull	r1, r3, r3, r2
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	2164      	movs	r1, #100	; 0x64
 8002632:	fb01 f303 	mul.w	r3, r1, r3
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	3332      	adds	r3, #50	; 0x32
 800263c:	4a08      	ldr	r2, [pc, #32]	; (8002660 <UART_SetConfig+0x4e4>)
 800263e:	fba2 2303 	umull	r2, r3, r2, r3
 8002642:	095b      	lsrs	r3, r3, #5
 8002644:	f003 020f 	and.w	r2, r3, #15
 8002648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4422      	add	r2, r4
 8002650:	609a      	str	r2, [r3, #8]
}
 8002652:	bf00      	nop
 8002654:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002658:	46bd      	mov	sp, r7
 800265a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800265e:	bf00      	nop
 8002660:	51eb851f 	.word	0x51eb851f

08002664 <main>:
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
	 */
	HAL_Init();
 800266a:	f7fe fb23 	bl	8000cb4 <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 800266e:	f000 f845 	bl	80026fc <SystemClock_Config>

	// Se inicializan los 3 LEDs para el control de errores
	BSP_LED_Init(LED1);
 8002672:	2000      	movs	r0, #0
 8002674:	f7fe f992 	bl	800099c <BSP_LED_Init>
	BSP_LED_Init(LED2);
 8002678:	2001      	movs	r0, #1
 800267a:	f7fe f98f 	bl	800099c <BSP_LED_Init>
	BSP_LED_Init(LED3);
 800267e:	2002      	movs	r0, #2
 8002680:	f7fe f98c 	bl	800099c <BSP_LED_Init>
	gpio_inicia_pin_output(); //Se incian los dos pines para emular los motores
 8002684:	f7fd ff86 	bl	8000594 <gpio_inicia_pin_output>

	if (uartInit() != true){ //Controlo la inicializacion del UART para comunicarme por monitor serie e ingresar la temperatura (hardcode)
 8002688:	f7fe f904 	bl	8000894 <uartInit>
 800268c:	4603      	mov	r3, r0
 800268e:	2b01      	cmp	r3, #1
 8002690:	d003      	beq.n	800269a <main+0x36>
		BSP_LED_Toggle(LED3);
 8002692:	2002      	movs	r0, #2
 8002694:	f7fe f9ec 	bl	8000a70 <BSP_LED_Toggle>
		while(1)
 8002698:	e7fe      	b.n	8002698 <main+0x34>
		{
		}
	}
	climaMEF_init(); //Inicializo la MEF con estado CALIBRACION
 800269a:	f7fd fff1 	bl	8000680 <climaMEF_init>

	delayInit(&retardoTemp, RETARDO); //Inicio el modulo de delay no bloqueante para tomar el valor de la temperatura cada X segundos
 800269e:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80026a2:	4814      	ldr	r0, [pc, #80]	; (80026f4 <main+0x90>)
 80026a4:	f7fe f884 	bl	80007b0 <delayInit>
	while(1)
	{
		//	printf("d %d \n\r", total);

		char bufferLectura[10];
		bool_t actividadUart = false;
 80026a8:	2300      	movs	r3, #0
 80026aa:	73fb      	strb	r3, [r7, #15]

		actividadUart = uartReceiveStringSize((uint8_t *) bufferLectura, 2); //Solo se recibe un true cuando hay actividad por uart y llena el buffer
 80026ac:	1d3b      	adds	r3, r7, #4
 80026ae:	2102      	movs	r1, #2
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7fe f923 	bl	80008fc <uartReceiveStringSize>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	bf14      	ite	ne
 80026bc:	2301      	movne	r3, #1
 80026be:	2300      	moveq	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
		if (actividadUart== true)
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00c      	beq.n	80026e2 <main+0x7e>
		{
			total = convierteNumero((uint8_t *) bufferLectura);
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7fe f930 	bl	8000930 <convierteNumero>
 80026d0:	4603      	mov	r3, r0
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	4b08      	ldr	r3, [pc, #32]	; (80026f8 <main+0x94>)
 80026d6:	701a      	strb	r2, [r3, #0]
			actualizaTemperatura(total); //Se hardcodea la toma de temperatura con esta funcion que actualiza la variable del modulo API_toma_temp
 80026d8:	4b07      	ldr	r3, [pc, #28]	; (80026f8 <main+0x94>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fe f8c1 	bl	8000864 <actualizaTemperatura>
		}

		if (delayRead(&retardoTemp)== true){
 80026e2:	4804      	ldr	r0, [pc, #16]	; (80026f4 <main+0x90>)
 80026e4:	f7fe f881 	bl	80007ea <delayRead>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d1dc      	bne.n	80026a8 <main+0x44>
			climaMEF_update();
 80026ee:	f7fd ffd9 	bl	80006a4 <climaMEF_update>
	{
 80026f2:	e7d9      	b.n	80026a8 <main+0x44>
 80026f4:	200000ec 	.word	0x200000ec
 80026f8:	200000f8 	.word	0x200000f8

080026fc <SystemClock_Config>:
 *            Flash Latency(WS)              = 5
 * @param  None
 * @retval None
 */
static void SystemClock_Config(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b094      	sub	sp, #80	; 0x50
 8002700:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	60bb      	str	r3, [r7, #8]
 8002706:	4b2c      	ldr	r3, [pc, #176]	; (80027b8 <SystemClock_Config+0xbc>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	4a2b      	ldr	r2, [pc, #172]	; (80027b8 <SystemClock_Config+0xbc>)
 800270c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002710:	6413      	str	r3, [r2, #64]	; 0x40
 8002712:	4b29      	ldr	r3, [pc, #164]	; (80027b8 <SystemClock_Config+0xbc>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271a:	60bb      	str	r3, [r7, #8]
 800271c:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800271e:	2300      	movs	r3, #0
 8002720:	607b      	str	r3, [r7, #4]
 8002722:	4b26      	ldr	r3, [pc, #152]	; (80027bc <SystemClock_Config+0xc0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a25      	ldr	r2, [pc, #148]	; (80027bc <SystemClock_Config+0xc0>)
 8002728:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800272c:	6013      	str	r3, [r2, #0]
 800272e:	4b23      	ldr	r3, [pc, #140]	; (80027bc <SystemClock_Config+0xc0>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002736:	607b      	str	r3, [r7, #4]
 8002738:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800273a:	2301      	movs	r3, #1
 800273c:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800273e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002742:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002744:	2302      	movs	r3, #2
 8002746:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002748:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800274c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 800274e:	2308      	movs	r3, #8
 8002750:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 8002752:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002756:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002758:	2302      	movs	r3, #2
 800275a:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800275c:	2307      	movs	r3, #7
 800275e:	63bb      	str	r3, [r7, #56]	; 0x38
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002760:	f107 030c 	add.w	r3, r7, #12
 8002764:	4618      	mov	r0, r3
 8002766:	f7fe fe81 	bl	800146c <HAL_RCC_OscConfig>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <SystemClock_Config+0x78>
	{
		/* Initialization Error */
		Error_Handler();
 8002770:	f000 f826 	bl	80027c0 <Error_Handler>
	}

	if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002774:	f7fe fe2a 	bl	80013cc <HAL_PWREx_EnableOverDrive>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <SystemClock_Config+0x86>
	{
		/* Initialization Error */
		Error_Handler();
 800277e:	f000 f81f 	bl	80027c0 <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8002782:	230f      	movs	r3, #15
 8002784:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002786:	2302      	movs	r3, #2
 8002788:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800278a:	2300      	movs	r3, #0
 800278c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800278e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002792:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002794:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002798:	64fb      	str	r3, [r7, #76]	; 0x4c
	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800279a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800279e:	2105      	movs	r1, #5
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff f8db 	bl	800195c <HAL_RCC_ClockConfig>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <SystemClock_Config+0xb4>
	{
		/* Initialization Error */
		Error_Handler();
 80027ac:	f000 f808 	bl	80027c0 <Error_Handler>
	}
}
 80027b0:	bf00      	nop
 80027b2:	3750      	adds	r7, #80	; 0x50
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40023800 	.word	0x40023800
 80027bc:	40007000 	.word	0x40007000

080027c0 <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 80027c4:	2001      	movs	r0, #1
 80027c6:	f7fe f939 	bl	8000a3c <BSP_LED_On>
	while (1)
 80027ca:	e7fe      	b.n	80027ca <Error_Handler+0xa>

080027cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80027cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002804 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80027d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80027d2:	e003      	b.n	80027dc <LoopCopyDataInit>

080027d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80027d4:	4b0c      	ldr	r3, [pc, #48]	; (8002808 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80027d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80027d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80027da:	3104      	adds	r1, #4

080027dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80027dc:	480b      	ldr	r0, [pc, #44]	; (800280c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80027de:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80027e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80027e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80027e4:	d3f6      	bcc.n	80027d4 <CopyDataInit>
  ldr  r2, =_sbss
 80027e6:	4a0b      	ldr	r2, [pc, #44]	; (8002814 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80027e8:	e002      	b.n	80027f0 <LoopFillZerobss>

080027ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80027ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80027ec:	f842 3b04 	str.w	r3, [r2], #4

080027f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80027f0:	4b09      	ldr	r3, [pc, #36]	; (8002818 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80027f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80027f4:	d3f9      	bcc.n	80027ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80027f6:	f7fe f955 	bl	8000aa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027fa:	f000 f817 	bl	800282c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027fe:	f7ff ff31 	bl	8002664 <main>
  bx  lr    
 8002802:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002804:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002808:	080038a8 	.word	0x080038a8
  ldr  r0, =_sdata
 800280c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002810:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 8002814:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 8002818:	20000108 	.word	0x20000108

0800281c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800281c:	e7fe      	b.n	800281c <ADC_IRQHandler>
	...

08002820 <__errno>:
 8002820:	4b01      	ldr	r3, [pc, #4]	; (8002828 <__errno+0x8>)
 8002822:	6818      	ldr	r0, [r3, #0]
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	2000001c 	.word	0x2000001c

0800282c <__libc_init_array>:
 800282c:	b570      	push	{r4, r5, r6, lr}
 800282e:	4d0d      	ldr	r5, [pc, #52]	; (8002864 <__libc_init_array+0x38>)
 8002830:	4c0d      	ldr	r4, [pc, #52]	; (8002868 <__libc_init_array+0x3c>)
 8002832:	1b64      	subs	r4, r4, r5
 8002834:	10a4      	asrs	r4, r4, #2
 8002836:	2600      	movs	r6, #0
 8002838:	42a6      	cmp	r6, r4
 800283a:	d109      	bne.n	8002850 <__libc_init_array+0x24>
 800283c:	4d0b      	ldr	r5, [pc, #44]	; (800286c <__libc_init_array+0x40>)
 800283e:	4c0c      	ldr	r4, [pc, #48]	; (8002870 <__libc_init_array+0x44>)
 8002840:	f000 ffae 	bl	80037a0 <_init>
 8002844:	1b64      	subs	r4, r4, r5
 8002846:	10a4      	asrs	r4, r4, #2
 8002848:	2600      	movs	r6, #0
 800284a:	42a6      	cmp	r6, r4
 800284c:	d105      	bne.n	800285a <__libc_init_array+0x2e>
 800284e:	bd70      	pop	{r4, r5, r6, pc}
 8002850:	f855 3b04 	ldr.w	r3, [r5], #4
 8002854:	4798      	blx	r3
 8002856:	3601      	adds	r6, #1
 8002858:	e7ee      	b.n	8002838 <__libc_init_array+0xc>
 800285a:	f855 3b04 	ldr.w	r3, [r5], #4
 800285e:	4798      	blx	r3
 8002860:	3601      	adds	r6, #1
 8002862:	e7f2      	b.n	800284a <__libc_init_array+0x1e>
 8002864:	080038a0 	.word	0x080038a0
 8002868:	080038a0 	.word	0x080038a0
 800286c:	080038a0 	.word	0x080038a0
 8002870:	080038a4 	.word	0x080038a4

08002874 <memset>:
 8002874:	4402      	add	r2, r0
 8002876:	4603      	mov	r3, r0
 8002878:	4293      	cmp	r3, r2
 800287a:	d100      	bne.n	800287e <memset+0xa>
 800287c:	4770      	bx	lr
 800287e:	f803 1b01 	strb.w	r1, [r3], #1
 8002882:	e7f9      	b.n	8002878 <memset+0x4>

08002884 <iprintf>:
 8002884:	b40f      	push	{r0, r1, r2, r3}
 8002886:	4b0a      	ldr	r3, [pc, #40]	; (80028b0 <iprintf+0x2c>)
 8002888:	b513      	push	{r0, r1, r4, lr}
 800288a:	681c      	ldr	r4, [r3, #0]
 800288c:	b124      	cbz	r4, 8002898 <iprintf+0x14>
 800288e:	69a3      	ldr	r3, [r4, #24]
 8002890:	b913      	cbnz	r3, 8002898 <iprintf+0x14>
 8002892:	4620      	mov	r0, r4
 8002894:	f000 f866 	bl	8002964 <__sinit>
 8002898:	ab05      	add	r3, sp, #20
 800289a:	9a04      	ldr	r2, [sp, #16]
 800289c:	68a1      	ldr	r1, [r4, #8]
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	4620      	mov	r0, r4
 80028a2:	f000 f9bd 	bl	8002c20 <_vfiprintf_r>
 80028a6:	b002      	add	sp, #8
 80028a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028ac:	b004      	add	sp, #16
 80028ae:	4770      	bx	lr
 80028b0:	2000001c 	.word	0x2000001c

080028b4 <std>:
 80028b4:	2300      	movs	r3, #0
 80028b6:	b510      	push	{r4, lr}
 80028b8:	4604      	mov	r4, r0
 80028ba:	e9c0 3300 	strd	r3, r3, [r0]
 80028be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80028c2:	6083      	str	r3, [r0, #8]
 80028c4:	8181      	strh	r1, [r0, #12]
 80028c6:	6643      	str	r3, [r0, #100]	; 0x64
 80028c8:	81c2      	strh	r2, [r0, #14]
 80028ca:	6183      	str	r3, [r0, #24]
 80028cc:	4619      	mov	r1, r3
 80028ce:	2208      	movs	r2, #8
 80028d0:	305c      	adds	r0, #92	; 0x5c
 80028d2:	f7ff ffcf 	bl	8002874 <memset>
 80028d6:	4b05      	ldr	r3, [pc, #20]	; (80028ec <std+0x38>)
 80028d8:	6263      	str	r3, [r4, #36]	; 0x24
 80028da:	4b05      	ldr	r3, [pc, #20]	; (80028f0 <std+0x3c>)
 80028dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80028de:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <std+0x40>)
 80028e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028e2:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <std+0x44>)
 80028e4:	6224      	str	r4, [r4, #32]
 80028e6:	6323      	str	r3, [r4, #48]	; 0x30
 80028e8:	bd10      	pop	{r4, pc}
 80028ea:	bf00      	nop
 80028ec:	080031c9 	.word	0x080031c9
 80028f0:	080031eb 	.word	0x080031eb
 80028f4:	08003223 	.word	0x08003223
 80028f8:	08003247 	.word	0x08003247

080028fc <_cleanup_r>:
 80028fc:	4901      	ldr	r1, [pc, #4]	; (8002904 <_cleanup_r+0x8>)
 80028fe:	f000 b8af 	b.w	8002a60 <_fwalk_reent>
 8002902:	bf00      	nop
 8002904:	08003521 	.word	0x08003521

08002908 <__sfmoreglue>:
 8002908:	b570      	push	{r4, r5, r6, lr}
 800290a:	2268      	movs	r2, #104	; 0x68
 800290c:	1e4d      	subs	r5, r1, #1
 800290e:	4355      	muls	r5, r2
 8002910:	460e      	mov	r6, r1
 8002912:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002916:	f000 f8e5 	bl	8002ae4 <_malloc_r>
 800291a:	4604      	mov	r4, r0
 800291c:	b140      	cbz	r0, 8002930 <__sfmoreglue+0x28>
 800291e:	2100      	movs	r1, #0
 8002920:	e9c0 1600 	strd	r1, r6, [r0]
 8002924:	300c      	adds	r0, #12
 8002926:	60a0      	str	r0, [r4, #8]
 8002928:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800292c:	f7ff ffa2 	bl	8002874 <memset>
 8002930:	4620      	mov	r0, r4
 8002932:	bd70      	pop	{r4, r5, r6, pc}

08002934 <__sfp_lock_acquire>:
 8002934:	4801      	ldr	r0, [pc, #4]	; (800293c <__sfp_lock_acquire+0x8>)
 8002936:	f000 b8b3 	b.w	8002aa0 <__retarget_lock_acquire_recursive>
 800293a:	bf00      	nop
 800293c:	200000fa 	.word	0x200000fa

08002940 <__sfp_lock_release>:
 8002940:	4801      	ldr	r0, [pc, #4]	; (8002948 <__sfp_lock_release+0x8>)
 8002942:	f000 b8ae 	b.w	8002aa2 <__retarget_lock_release_recursive>
 8002946:	bf00      	nop
 8002948:	200000fa 	.word	0x200000fa

0800294c <__sinit_lock_acquire>:
 800294c:	4801      	ldr	r0, [pc, #4]	; (8002954 <__sinit_lock_acquire+0x8>)
 800294e:	f000 b8a7 	b.w	8002aa0 <__retarget_lock_acquire_recursive>
 8002952:	bf00      	nop
 8002954:	200000fb 	.word	0x200000fb

08002958 <__sinit_lock_release>:
 8002958:	4801      	ldr	r0, [pc, #4]	; (8002960 <__sinit_lock_release+0x8>)
 800295a:	f000 b8a2 	b.w	8002aa2 <__retarget_lock_release_recursive>
 800295e:	bf00      	nop
 8002960:	200000fb 	.word	0x200000fb

08002964 <__sinit>:
 8002964:	b510      	push	{r4, lr}
 8002966:	4604      	mov	r4, r0
 8002968:	f7ff fff0 	bl	800294c <__sinit_lock_acquire>
 800296c:	69a3      	ldr	r3, [r4, #24]
 800296e:	b11b      	cbz	r3, 8002978 <__sinit+0x14>
 8002970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002974:	f7ff bff0 	b.w	8002958 <__sinit_lock_release>
 8002978:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800297c:	6523      	str	r3, [r4, #80]	; 0x50
 800297e:	4b13      	ldr	r3, [pc, #76]	; (80029cc <__sinit+0x68>)
 8002980:	4a13      	ldr	r2, [pc, #76]	; (80029d0 <__sinit+0x6c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	62a2      	str	r2, [r4, #40]	; 0x28
 8002986:	42a3      	cmp	r3, r4
 8002988:	bf04      	itt	eq
 800298a:	2301      	moveq	r3, #1
 800298c:	61a3      	streq	r3, [r4, #24]
 800298e:	4620      	mov	r0, r4
 8002990:	f000 f820 	bl	80029d4 <__sfp>
 8002994:	6060      	str	r0, [r4, #4]
 8002996:	4620      	mov	r0, r4
 8002998:	f000 f81c 	bl	80029d4 <__sfp>
 800299c:	60a0      	str	r0, [r4, #8]
 800299e:	4620      	mov	r0, r4
 80029a0:	f000 f818 	bl	80029d4 <__sfp>
 80029a4:	2200      	movs	r2, #0
 80029a6:	60e0      	str	r0, [r4, #12]
 80029a8:	2104      	movs	r1, #4
 80029aa:	6860      	ldr	r0, [r4, #4]
 80029ac:	f7ff ff82 	bl	80028b4 <std>
 80029b0:	68a0      	ldr	r0, [r4, #8]
 80029b2:	2201      	movs	r2, #1
 80029b4:	2109      	movs	r1, #9
 80029b6:	f7ff ff7d 	bl	80028b4 <std>
 80029ba:	68e0      	ldr	r0, [r4, #12]
 80029bc:	2202      	movs	r2, #2
 80029be:	2112      	movs	r1, #18
 80029c0:	f7ff ff78 	bl	80028b4 <std>
 80029c4:	2301      	movs	r3, #1
 80029c6:	61a3      	str	r3, [r4, #24]
 80029c8:	e7d2      	b.n	8002970 <__sinit+0xc>
 80029ca:	bf00      	nop
 80029cc:	08003800 	.word	0x08003800
 80029d0:	080028fd 	.word	0x080028fd

080029d4 <__sfp>:
 80029d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029d6:	4607      	mov	r7, r0
 80029d8:	f7ff ffac 	bl	8002934 <__sfp_lock_acquire>
 80029dc:	4b1e      	ldr	r3, [pc, #120]	; (8002a58 <__sfp+0x84>)
 80029de:	681e      	ldr	r6, [r3, #0]
 80029e0:	69b3      	ldr	r3, [r6, #24]
 80029e2:	b913      	cbnz	r3, 80029ea <__sfp+0x16>
 80029e4:	4630      	mov	r0, r6
 80029e6:	f7ff ffbd 	bl	8002964 <__sinit>
 80029ea:	3648      	adds	r6, #72	; 0x48
 80029ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80029f0:	3b01      	subs	r3, #1
 80029f2:	d503      	bpl.n	80029fc <__sfp+0x28>
 80029f4:	6833      	ldr	r3, [r6, #0]
 80029f6:	b30b      	cbz	r3, 8002a3c <__sfp+0x68>
 80029f8:	6836      	ldr	r6, [r6, #0]
 80029fa:	e7f7      	b.n	80029ec <__sfp+0x18>
 80029fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002a00:	b9d5      	cbnz	r5, 8002a38 <__sfp+0x64>
 8002a02:	4b16      	ldr	r3, [pc, #88]	; (8002a5c <__sfp+0x88>)
 8002a04:	60e3      	str	r3, [r4, #12]
 8002a06:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002a0a:	6665      	str	r5, [r4, #100]	; 0x64
 8002a0c:	f000 f847 	bl	8002a9e <__retarget_lock_init_recursive>
 8002a10:	f7ff ff96 	bl	8002940 <__sfp_lock_release>
 8002a14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002a18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002a1c:	6025      	str	r5, [r4, #0]
 8002a1e:	61a5      	str	r5, [r4, #24]
 8002a20:	2208      	movs	r2, #8
 8002a22:	4629      	mov	r1, r5
 8002a24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002a28:	f7ff ff24 	bl	8002874 <memset>
 8002a2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002a30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002a34:	4620      	mov	r0, r4
 8002a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a38:	3468      	adds	r4, #104	; 0x68
 8002a3a:	e7d9      	b.n	80029f0 <__sfp+0x1c>
 8002a3c:	2104      	movs	r1, #4
 8002a3e:	4638      	mov	r0, r7
 8002a40:	f7ff ff62 	bl	8002908 <__sfmoreglue>
 8002a44:	4604      	mov	r4, r0
 8002a46:	6030      	str	r0, [r6, #0]
 8002a48:	2800      	cmp	r0, #0
 8002a4a:	d1d5      	bne.n	80029f8 <__sfp+0x24>
 8002a4c:	f7ff ff78 	bl	8002940 <__sfp_lock_release>
 8002a50:	230c      	movs	r3, #12
 8002a52:	603b      	str	r3, [r7, #0]
 8002a54:	e7ee      	b.n	8002a34 <__sfp+0x60>
 8002a56:	bf00      	nop
 8002a58:	08003800 	.word	0x08003800
 8002a5c:	ffff0001 	.word	0xffff0001

08002a60 <_fwalk_reent>:
 8002a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a64:	4606      	mov	r6, r0
 8002a66:	4688      	mov	r8, r1
 8002a68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002a6c:	2700      	movs	r7, #0
 8002a6e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a72:	f1b9 0901 	subs.w	r9, r9, #1
 8002a76:	d505      	bpl.n	8002a84 <_fwalk_reent+0x24>
 8002a78:	6824      	ldr	r4, [r4, #0]
 8002a7a:	2c00      	cmp	r4, #0
 8002a7c:	d1f7      	bne.n	8002a6e <_fwalk_reent+0xe>
 8002a7e:	4638      	mov	r0, r7
 8002a80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a84:	89ab      	ldrh	r3, [r5, #12]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d907      	bls.n	8002a9a <_fwalk_reent+0x3a>
 8002a8a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	d003      	beq.n	8002a9a <_fwalk_reent+0x3a>
 8002a92:	4629      	mov	r1, r5
 8002a94:	4630      	mov	r0, r6
 8002a96:	47c0      	blx	r8
 8002a98:	4307      	orrs	r7, r0
 8002a9a:	3568      	adds	r5, #104	; 0x68
 8002a9c:	e7e9      	b.n	8002a72 <_fwalk_reent+0x12>

08002a9e <__retarget_lock_init_recursive>:
 8002a9e:	4770      	bx	lr

08002aa0 <__retarget_lock_acquire_recursive>:
 8002aa0:	4770      	bx	lr

08002aa2 <__retarget_lock_release_recursive>:
 8002aa2:	4770      	bx	lr

08002aa4 <sbrk_aligned>:
 8002aa4:	b570      	push	{r4, r5, r6, lr}
 8002aa6:	4e0e      	ldr	r6, [pc, #56]	; (8002ae0 <sbrk_aligned+0x3c>)
 8002aa8:	460c      	mov	r4, r1
 8002aaa:	6831      	ldr	r1, [r6, #0]
 8002aac:	4605      	mov	r5, r0
 8002aae:	b911      	cbnz	r1, 8002ab6 <sbrk_aligned+0x12>
 8002ab0:	f000 fb7a 	bl	80031a8 <_sbrk_r>
 8002ab4:	6030      	str	r0, [r6, #0]
 8002ab6:	4621      	mov	r1, r4
 8002ab8:	4628      	mov	r0, r5
 8002aba:	f000 fb75 	bl	80031a8 <_sbrk_r>
 8002abe:	1c43      	adds	r3, r0, #1
 8002ac0:	d00a      	beq.n	8002ad8 <sbrk_aligned+0x34>
 8002ac2:	1cc4      	adds	r4, r0, #3
 8002ac4:	f024 0403 	bic.w	r4, r4, #3
 8002ac8:	42a0      	cmp	r0, r4
 8002aca:	d007      	beq.n	8002adc <sbrk_aligned+0x38>
 8002acc:	1a21      	subs	r1, r4, r0
 8002ace:	4628      	mov	r0, r5
 8002ad0:	f000 fb6a 	bl	80031a8 <_sbrk_r>
 8002ad4:	3001      	adds	r0, #1
 8002ad6:	d101      	bne.n	8002adc <sbrk_aligned+0x38>
 8002ad8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002adc:	4620      	mov	r0, r4
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
 8002ae0:	20000100 	.word	0x20000100

08002ae4 <_malloc_r>:
 8002ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ae8:	1ccd      	adds	r5, r1, #3
 8002aea:	f025 0503 	bic.w	r5, r5, #3
 8002aee:	3508      	adds	r5, #8
 8002af0:	2d0c      	cmp	r5, #12
 8002af2:	bf38      	it	cc
 8002af4:	250c      	movcc	r5, #12
 8002af6:	2d00      	cmp	r5, #0
 8002af8:	4607      	mov	r7, r0
 8002afa:	db01      	blt.n	8002b00 <_malloc_r+0x1c>
 8002afc:	42a9      	cmp	r1, r5
 8002afe:	d905      	bls.n	8002b0c <_malloc_r+0x28>
 8002b00:	230c      	movs	r3, #12
 8002b02:	603b      	str	r3, [r7, #0]
 8002b04:	2600      	movs	r6, #0
 8002b06:	4630      	mov	r0, r6
 8002b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b0c:	4e2e      	ldr	r6, [pc, #184]	; (8002bc8 <_malloc_r+0xe4>)
 8002b0e:	f000 fdbb 	bl	8003688 <__malloc_lock>
 8002b12:	6833      	ldr	r3, [r6, #0]
 8002b14:	461c      	mov	r4, r3
 8002b16:	bb34      	cbnz	r4, 8002b66 <_malloc_r+0x82>
 8002b18:	4629      	mov	r1, r5
 8002b1a:	4638      	mov	r0, r7
 8002b1c:	f7ff ffc2 	bl	8002aa4 <sbrk_aligned>
 8002b20:	1c43      	adds	r3, r0, #1
 8002b22:	4604      	mov	r4, r0
 8002b24:	d14d      	bne.n	8002bc2 <_malloc_r+0xde>
 8002b26:	6834      	ldr	r4, [r6, #0]
 8002b28:	4626      	mov	r6, r4
 8002b2a:	2e00      	cmp	r6, #0
 8002b2c:	d140      	bne.n	8002bb0 <_malloc_r+0xcc>
 8002b2e:	6823      	ldr	r3, [r4, #0]
 8002b30:	4631      	mov	r1, r6
 8002b32:	4638      	mov	r0, r7
 8002b34:	eb04 0803 	add.w	r8, r4, r3
 8002b38:	f000 fb36 	bl	80031a8 <_sbrk_r>
 8002b3c:	4580      	cmp	r8, r0
 8002b3e:	d13a      	bne.n	8002bb6 <_malloc_r+0xd2>
 8002b40:	6821      	ldr	r1, [r4, #0]
 8002b42:	3503      	adds	r5, #3
 8002b44:	1a6d      	subs	r5, r5, r1
 8002b46:	f025 0503 	bic.w	r5, r5, #3
 8002b4a:	3508      	adds	r5, #8
 8002b4c:	2d0c      	cmp	r5, #12
 8002b4e:	bf38      	it	cc
 8002b50:	250c      	movcc	r5, #12
 8002b52:	4629      	mov	r1, r5
 8002b54:	4638      	mov	r0, r7
 8002b56:	f7ff ffa5 	bl	8002aa4 <sbrk_aligned>
 8002b5a:	3001      	adds	r0, #1
 8002b5c:	d02b      	beq.n	8002bb6 <_malloc_r+0xd2>
 8002b5e:	6823      	ldr	r3, [r4, #0]
 8002b60:	442b      	add	r3, r5
 8002b62:	6023      	str	r3, [r4, #0]
 8002b64:	e00e      	b.n	8002b84 <_malloc_r+0xa0>
 8002b66:	6822      	ldr	r2, [r4, #0]
 8002b68:	1b52      	subs	r2, r2, r5
 8002b6a:	d41e      	bmi.n	8002baa <_malloc_r+0xc6>
 8002b6c:	2a0b      	cmp	r2, #11
 8002b6e:	d916      	bls.n	8002b9e <_malloc_r+0xba>
 8002b70:	1961      	adds	r1, r4, r5
 8002b72:	42a3      	cmp	r3, r4
 8002b74:	6025      	str	r5, [r4, #0]
 8002b76:	bf18      	it	ne
 8002b78:	6059      	strne	r1, [r3, #4]
 8002b7a:	6863      	ldr	r3, [r4, #4]
 8002b7c:	bf08      	it	eq
 8002b7e:	6031      	streq	r1, [r6, #0]
 8002b80:	5162      	str	r2, [r4, r5]
 8002b82:	604b      	str	r3, [r1, #4]
 8002b84:	4638      	mov	r0, r7
 8002b86:	f104 060b 	add.w	r6, r4, #11
 8002b8a:	f000 fd83 	bl	8003694 <__malloc_unlock>
 8002b8e:	f026 0607 	bic.w	r6, r6, #7
 8002b92:	1d23      	adds	r3, r4, #4
 8002b94:	1af2      	subs	r2, r6, r3
 8002b96:	d0b6      	beq.n	8002b06 <_malloc_r+0x22>
 8002b98:	1b9b      	subs	r3, r3, r6
 8002b9a:	50a3      	str	r3, [r4, r2]
 8002b9c:	e7b3      	b.n	8002b06 <_malloc_r+0x22>
 8002b9e:	6862      	ldr	r2, [r4, #4]
 8002ba0:	42a3      	cmp	r3, r4
 8002ba2:	bf0c      	ite	eq
 8002ba4:	6032      	streq	r2, [r6, #0]
 8002ba6:	605a      	strne	r2, [r3, #4]
 8002ba8:	e7ec      	b.n	8002b84 <_malloc_r+0xa0>
 8002baa:	4623      	mov	r3, r4
 8002bac:	6864      	ldr	r4, [r4, #4]
 8002bae:	e7b2      	b.n	8002b16 <_malloc_r+0x32>
 8002bb0:	4634      	mov	r4, r6
 8002bb2:	6876      	ldr	r6, [r6, #4]
 8002bb4:	e7b9      	b.n	8002b2a <_malloc_r+0x46>
 8002bb6:	230c      	movs	r3, #12
 8002bb8:	603b      	str	r3, [r7, #0]
 8002bba:	4638      	mov	r0, r7
 8002bbc:	f000 fd6a 	bl	8003694 <__malloc_unlock>
 8002bc0:	e7a1      	b.n	8002b06 <_malloc_r+0x22>
 8002bc2:	6025      	str	r5, [r4, #0]
 8002bc4:	e7de      	b.n	8002b84 <_malloc_r+0xa0>
 8002bc6:	bf00      	nop
 8002bc8:	200000fc 	.word	0x200000fc

08002bcc <__sfputc_r>:
 8002bcc:	6893      	ldr	r3, [r2, #8]
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	b410      	push	{r4}
 8002bd4:	6093      	str	r3, [r2, #8]
 8002bd6:	da08      	bge.n	8002bea <__sfputc_r+0x1e>
 8002bd8:	6994      	ldr	r4, [r2, #24]
 8002bda:	42a3      	cmp	r3, r4
 8002bdc:	db01      	blt.n	8002be2 <__sfputc_r+0x16>
 8002bde:	290a      	cmp	r1, #10
 8002be0:	d103      	bne.n	8002bea <__sfputc_r+0x1e>
 8002be2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002be6:	f000 bb33 	b.w	8003250 <__swbuf_r>
 8002bea:	6813      	ldr	r3, [r2, #0]
 8002bec:	1c58      	adds	r0, r3, #1
 8002bee:	6010      	str	r0, [r2, #0]
 8002bf0:	7019      	strb	r1, [r3, #0]
 8002bf2:	4608      	mov	r0, r1
 8002bf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002bf8:	4770      	bx	lr

08002bfa <__sfputs_r>:
 8002bfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bfc:	4606      	mov	r6, r0
 8002bfe:	460f      	mov	r7, r1
 8002c00:	4614      	mov	r4, r2
 8002c02:	18d5      	adds	r5, r2, r3
 8002c04:	42ac      	cmp	r4, r5
 8002c06:	d101      	bne.n	8002c0c <__sfputs_r+0x12>
 8002c08:	2000      	movs	r0, #0
 8002c0a:	e007      	b.n	8002c1c <__sfputs_r+0x22>
 8002c0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c10:	463a      	mov	r2, r7
 8002c12:	4630      	mov	r0, r6
 8002c14:	f7ff ffda 	bl	8002bcc <__sfputc_r>
 8002c18:	1c43      	adds	r3, r0, #1
 8002c1a:	d1f3      	bne.n	8002c04 <__sfputs_r+0xa>
 8002c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c20 <_vfiprintf_r>:
 8002c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c24:	460d      	mov	r5, r1
 8002c26:	b09d      	sub	sp, #116	; 0x74
 8002c28:	4614      	mov	r4, r2
 8002c2a:	4698      	mov	r8, r3
 8002c2c:	4606      	mov	r6, r0
 8002c2e:	b118      	cbz	r0, 8002c38 <_vfiprintf_r+0x18>
 8002c30:	6983      	ldr	r3, [r0, #24]
 8002c32:	b90b      	cbnz	r3, 8002c38 <_vfiprintf_r+0x18>
 8002c34:	f7ff fe96 	bl	8002964 <__sinit>
 8002c38:	4b89      	ldr	r3, [pc, #548]	; (8002e60 <_vfiprintf_r+0x240>)
 8002c3a:	429d      	cmp	r5, r3
 8002c3c:	d11b      	bne.n	8002c76 <_vfiprintf_r+0x56>
 8002c3e:	6875      	ldr	r5, [r6, #4]
 8002c40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c42:	07d9      	lsls	r1, r3, #31
 8002c44:	d405      	bmi.n	8002c52 <_vfiprintf_r+0x32>
 8002c46:	89ab      	ldrh	r3, [r5, #12]
 8002c48:	059a      	lsls	r2, r3, #22
 8002c4a:	d402      	bmi.n	8002c52 <_vfiprintf_r+0x32>
 8002c4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c4e:	f7ff ff27 	bl	8002aa0 <__retarget_lock_acquire_recursive>
 8002c52:	89ab      	ldrh	r3, [r5, #12]
 8002c54:	071b      	lsls	r3, r3, #28
 8002c56:	d501      	bpl.n	8002c5c <_vfiprintf_r+0x3c>
 8002c58:	692b      	ldr	r3, [r5, #16]
 8002c5a:	b9eb      	cbnz	r3, 8002c98 <_vfiprintf_r+0x78>
 8002c5c:	4629      	mov	r1, r5
 8002c5e:	4630      	mov	r0, r6
 8002c60:	f000 fb5a 	bl	8003318 <__swsetup_r>
 8002c64:	b1c0      	cbz	r0, 8002c98 <_vfiprintf_r+0x78>
 8002c66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c68:	07dc      	lsls	r4, r3, #31
 8002c6a:	d50e      	bpl.n	8002c8a <_vfiprintf_r+0x6a>
 8002c6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c70:	b01d      	add	sp, #116	; 0x74
 8002c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c76:	4b7b      	ldr	r3, [pc, #492]	; (8002e64 <_vfiprintf_r+0x244>)
 8002c78:	429d      	cmp	r5, r3
 8002c7a:	d101      	bne.n	8002c80 <_vfiprintf_r+0x60>
 8002c7c:	68b5      	ldr	r5, [r6, #8]
 8002c7e:	e7df      	b.n	8002c40 <_vfiprintf_r+0x20>
 8002c80:	4b79      	ldr	r3, [pc, #484]	; (8002e68 <_vfiprintf_r+0x248>)
 8002c82:	429d      	cmp	r5, r3
 8002c84:	bf08      	it	eq
 8002c86:	68f5      	ldreq	r5, [r6, #12]
 8002c88:	e7da      	b.n	8002c40 <_vfiprintf_r+0x20>
 8002c8a:	89ab      	ldrh	r3, [r5, #12]
 8002c8c:	0598      	lsls	r0, r3, #22
 8002c8e:	d4ed      	bmi.n	8002c6c <_vfiprintf_r+0x4c>
 8002c90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c92:	f7ff ff06 	bl	8002aa2 <__retarget_lock_release_recursive>
 8002c96:	e7e9      	b.n	8002c6c <_vfiprintf_r+0x4c>
 8002c98:	2300      	movs	r3, #0
 8002c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8002c9c:	2320      	movs	r3, #32
 8002c9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ca2:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ca6:	2330      	movs	r3, #48	; 0x30
 8002ca8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002e6c <_vfiprintf_r+0x24c>
 8002cac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002cb0:	f04f 0901 	mov.w	r9, #1
 8002cb4:	4623      	mov	r3, r4
 8002cb6:	469a      	mov	sl, r3
 8002cb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002cbc:	b10a      	cbz	r2, 8002cc2 <_vfiprintf_r+0xa2>
 8002cbe:	2a25      	cmp	r2, #37	; 0x25
 8002cc0:	d1f9      	bne.n	8002cb6 <_vfiprintf_r+0x96>
 8002cc2:	ebba 0b04 	subs.w	fp, sl, r4
 8002cc6:	d00b      	beq.n	8002ce0 <_vfiprintf_r+0xc0>
 8002cc8:	465b      	mov	r3, fp
 8002cca:	4622      	mov	r2, r4
 8002ccc:	4629      	mov	r1, r5
 8002cce:	4630      	mov	r0, r6
 8002cd0:	f7ff ff93 	bl	8002bfa <__sfputs_r>
 8002cd4:	3001      	adds	r0, #1
 8002cd6:	f000 80aa 	beq.w	8002e2e <_vfiprintf_r+0x20e>
 8002cda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002cdc:	445a      	add	r2, fp
 8002cde:	9209      	str	r2, [sp, #36]	; 0x24
 8002ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f000 80a2 	beq.w	8002e2e <_vfiprintf_r+0x20e>
 8002cea:	2300      	movs	r3, #0
 8002cec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002cf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cf4:	f10a 0a01 	add.w	sl, sl, #1
 8002cf8:	9304      	str	r3, [sp, #16]
 8002cfa:	9307      	str	r3, [sp, #28]
 8002cfc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002d00:	931a      	str	r3, [sp, #104]	; 0x68
 8002d02:	4654      	mov	r4, sl
 8002d04:	2205      	movs	r2, #5
 8002d06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d0a:	4858      	ldr	r0, [pc, #352]	; (8002e6c <_vfiprintf_r+0x24c>)
 8002d0c:	f7fd fa70 	bl	80001f0 <memchr>
 8002d10:	9a04      	ldr	r2, [sp, #16]
 8002d12:	b9d8      	cbnz	r0, 8002d4c <_vfiprintf_r+0x12c>
 8002d14:	06d1      	lsls	r1, r2, #27
 8002d16:	bf44      	itt	mi
 8002d18:	2320      	movmi	r3, #32
 8002d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d1e:	0713      	lsls	r3, r2, #28
 8002d20:	bf44      	itt	mi
 8002d22:	232b      	movmi	r3, #43	; 0x2b
 8002d24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002d28:	f89a 3000 	ldrb.w	r3, [sl]
 8002d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8002d2e:	d015      	beq.n	8002d5c <_vfiprintf_r+0x13c>
 8002d30:	9a07      	ldr	r2, [sp, #28]
 8002d32:	4654      	mov	r4, sl
 8002d34:	2000      	movs	r0, #0
 8002d36:	f04f 0c0a 	mov.w	ip, #10
 8002d3a:	4621      	mov	r1, r4
 8002d3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d40:	3b30      	subs	r3, #48	; 0x30
 8002d42:	2b09      	cmp	r3, #9
 8002d44:	d94e      	bls.n	8002de4 <_vfiprintf_r+0x1c4>
 8002d46:	b1b0      	cbz	r0, 8002d76 <_vfiprintf_r+0x156>
 8002d48:	9207      	str	r2, [sp, #28]
 8002d4a:	e014      	b.n	8002d76 <_vfiprintf_r+0x156>
 8002d4c:	eba0 0308 	sub.w	r3, r0, r8
 8002d50:	fa09 f303 	lsl.w	r3, r9, r3
 8002d54:	4313      	orrs	r3, r2
 8002d56:	9304      	str	r3, [sp, #16]
 8002d58:	46a2      	mov	sl, r4
 8002d5a:	e7d2      	b.n	8002d02 <_vfiprintf_r+0xe2>
 8002d5c:	9b03      	ldr	r3, [sp, #12]
 8002d5e:	1d19      	adds	r1, r3, #4
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	9103      	str	r1, [sp, #12]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	bfbb      	ittet	lt
 8002d68:	425b      	neglt	r3, r3
 8002d6a:	f042 0202 	orrlt.w	r2, r2, #2
 8002d6e:	9307      	strge	r3, [sp, #28]
 8002d70:	9307      	strlt	r3, [sp, #28]
 8002d72:	bfb8      	it	lt
 8002d74:	9204      	strlt	r2, [sp, #16]
 8002d76:	7823      	ldrb	r3, [r4, #0]
 8002d78:	2b2e      	cmp	r3, #46	; 0x2e
 8002d7a:	d10c      	bne.n	8002d96 <_vfiprintf_r+0x176>
 8002d7c:	7863      	ldrb	r3, [r4, #1]
 8002d7e:	2b2a      	cmp	r3, #42	; 0x2a
 8002d80:	d135      	bne.n	8002dee <_vfiprintf_r+0x1ce>
 8002d82:	9b03      	ldr	r3, [sp, #12]
 8002d84:	1d1a      	adds	r2, r3, #4
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	9203      	str	r2, [sp, #12]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	bfb8      	it	lt
 8002d8e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002d92:	3402      	adds	r4, #2
 8002d94:	9305      	str	r3, [sp, #20]
 8002d96:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002e7c <_vfiprintf_r+0x25c>
 8002d9a:	7821      	ldrb	r1, [r4, #0]
 8002d9c:	2203      	movs	r2, #3
 8002d9e:	4650      	mov	r0, sl
 8002da0:	f7fd fa26 	bl	80001f0 <memchr>
 8002da4:	b140      	cbz	r0, 8002db8 <_vfiprintf_r+0x198>
 8002da6:	2340      	movs	r3, #64	; 0x40
 8002da8:	eba0 000a 	sub.w	r0, r0, sl
 8002dac:	fa03 f000 	lsl.w	r0, r3, r0
 8002db0:	9b04      	ldr	r3, [sp, #16]
 8002db2:	4303      	orrs	r3, r0
 8002db4:	3401      	adds	r4, #1
 8002db6:	9304      	str	r3, [sp, #16]
 8002db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dbc:	482c      	ldr	r0, [pc, #176]	; (8002e70 <_vfiprintf_r+0x250>)
 8002dbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002dc2:	2206      	movs	r2, #6
 8002dc4:	f7fd fa14 	bl	80001f0 <memchr>
 8002dc8:	2800      	cmp	r0, #0
 8002dca:	d03f      	beq.n	8002e4c <_vfiprintf_r+0x22c>
 8002dcc:	4b29      	ldr	r3, [pc, #164]	; (8002e74 <_vfiprintf_r+0x254>)
 8002dce:	bb1b      	cbnz	r3, 8002e18 <_vfiprintf_r+0x1f8>
 8002dd0:	9b03      	ldr	r3, [sp, #12]
 8002dd2:	3307      	adds	r3, #7
 8002dd4:	f023 0307 	bic.w	r3, r3, #7
 8002dd8:	3308      	adds	r3, #8
 8002dda:	9303      	str	r3, [sp, #12]
 8002ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002dde:	443b      	add	r3, r7
 8002de0:	9309      	str	r3, [sp, #36]	; 0x24
 8002de2:	e767      	b.n	8002cb4 <_vfiprintf_r+0x94>
 8002de4:	fb0c 3202 	mla	r2, ip, r2, r3
 8002de8:	460c      	mov	r4, r1
 8002dea:	2001      	movs	r0, #1
 8002dec:	e7a5      	b.n	8002d3a <_vfiprintf_r+0x11a>
 8002dee:	2300      	movs	r3, #0
 8002df0:	3401      	adds	r4, #1
 8002df2:	9305      	str	r3, [sp, #20]
 8002df4:	4619      	mov	r1, r3
 8002df6:	f04f 0c0a 	mov.w	ip, #10
 8002dfa:	4620      	mov	r0, r4
 8002dfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e00:	3a30      	subs	r2, #48	; 0x30
 8002e02:	2a09      	cmp	r2, #9
 8002e04:	d903      	bls.n	8002e0e <_vfiprintf_r+0x1ee>
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d0c5      	beq.n	8002d96 <_vfiprintf_r+0x176>
 8002e0a:	9105      	str	r1, [sp, #20]
 8002e0c:	e7c3      	b.n	8002d96 <_vfiprintf_r+0x176>
 8002e0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002e12:	4604      	mov	r4, r0
 8002e14:	2301      	movs	r3, #1
 8002e16:	e7f0      	b.n	8002dfa <_vfiprintf_r+0x1da>
 8002e18:	ab03      	add	r3, sp, #12
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	462a      	mov	r2, r5
 8002e1e:	4b16      	ldr	r3, [pc, #88]	; (8002e78 <_vfiprintf_r+0x258>)
 8002e20:	a904      	add	r1, sp, #16
 8002e22:	4630      	mov	r0, r6
 8002e24:	f3af 8000 	nop.w
 8002e28:	4607      	mov	r7, r0
 8002e2a:	1c78      	adds	r0, r7, #1
 8002e2c:	d1d6      	bne.n	8002ddc <_vfiprintf_r+0x1bc>
 8002e2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002e30:	07d9      	lsls	r1, r3, #31
 8002e32:	d405      	bmi.n	8002e40 <_vfiprintf_r+0x220>
 8002e34:	89ab      	ldrh	r3, [r5, #12]
 8002e36:	059a      	lsls	r2, r3, #22
 8002e38:	d402      	bmi.n	8002e40 <_vfiprintf_r+0x220>
 8002e3a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e3c:	f7ff fe31 	bl	8002aa2 <__retarget_lock_release_recursive>
 8002e40:	89ab      	ldrh	r3, [r5, #12]
 8002e42:	065b      	lsls	r3, r3, #25
 8002e44:	f53f af12 	bmi.w	8002c6c <_vfiprintf_r+0x4c>
 8002e48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e4a:	e711      	b.n	8002c70 <_vfiprintf_r+0x50>
 8002e4c:	ab03      	add	r3, sp, #12
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	462a      	mov	r2, r5
 8002e52:	4b09      	ldr	r3, [pc, #36]	; (8002e78 <_vfiprintf_r+0x258>)
 8002e54:	a904      	add	r1, sp, #16
 8002e56:	4630      	mov	r0, r6
 8002e58:	f000 f880 	bl	8002f5c <_printf_i>
 8002e5c:	e7e4      	b.n	8002e28 <_vfiprintf_r+0x208>
 8002e5e:	bf00      	nop
 8002e60:	08003824 	.word	0x08003824
 8002e64:	08003844 	.word	0x08003844
 8002e68:	08003804 	.word	0x08003804
 8002e6c:	08003864 	.word	0x08003864
 8002e70:	0800386e 	.word	0x0800386e
 8002e74:	00000000 	.word	0x00000000
 8002e78:	08002bfb 	.word	0x08002bfb
 8002e7c:	0800386a 	.word	0x0800386a

08002e80 <_printf_common>:
 8002e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e84:	4616      	mov	r6, r2
 8002e86:	4699      	mov	r9, r3
 8002e88:	688a      	ldr	r2, [r1, #8]
 8002e8a:	690b      	ldr	r3, [r1, #16]
 8002e8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e90:	4293      	cmp	r3, r2
 8002e92:	bfb8      	it	lt
 8002e94:	4613      	movlt	r3, r2
 8002e96:	6033      	str	r3, [r6, #0]
 8002e98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e9c:	4607      	mov	r7, r0
 8002e9e:	460c      	mov	r4, r1
 8002ea0:	b10a      	cbz	r2, 8002ea6 <_printf_common+0x26>
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	6033      	str	r3, [r6, #0]
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	0699      	lsls	r1, r3, #26
 8002eaa:	bf42      	ittt	mi
 8002eac:	6833      	ldrmi	r3, [r6, #0]
 8002eae:	3302      	addmi	r3, #2
 8002eb0:	6033      	strmi	r3, [r6, #0]
 8002eb2:	6825      	ldr	r5, [r4, #0]
 8002eb4:	f015 0506 	ands.w	r5, r5, #6
 8002eb8:	d106      	bne.n	8002ec8 <_printf_common+0x48>
 8002eba:	f104 0a19 	add.w	sl, r4, #25
 8002ebe:	68e3      	ldr	r3, [r4, #12]
 8002ec0:	6832      	ldr	r2, [r6, #0]
 8002ec2:	1a9b      	subs	r3, r3, r2
 8002ec4:	42ab      	cmp	r3, r5
 8002ec6:	dc26      	bgt.n	8002f16 <_printf_common+0x96>
 8002ec8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002ecc:	1e13      	subs	r3, r2, #0
 8002ece:	6822      	ldr	r2, [r4, #0]
 8002ed0:	bf18      	it	ne
 8002ed2:	2301      	movne	r3, #1
 8002ed4:	0692      	lsls	r2, r2, #26
 8002ed6:	d42b      	bmi.n	8002f30 <_printf_common+0xb0>
 8002ed8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002edc:	4649      	mov	r1, r9
 8002ede:	4638      	mov	r0, r7
 8002ee0:	47c0      	blx	r8
 8002ee2:	3001      	adds	r0, #1
 8002ee4:	d01e      	beq.n	8002f24 <_printf_common+0xa4>
 8002ee6:	6823      	ldr	r3, [r4, #0]
 8002ee8:	68e5      	ldr	r5, [r4, #12]
 8002eea:	6832      	ldr	r2, [r6, #0]
 8002eec:	f003 0306 	and.w	r3, r3, #6
 8002ef0:	2b04      	cmp	r3, #4
 8002ef2:	bf08      	it	eq
 8002ef4:	1aad      	subeq	r5, r5, r2
 8002ef6:	68a3      	ldr	r3, [r4, #8]
 8002ef8:	6922      	ldr	r2, [r4, #16]
 8002efa:	bf0c      	ite	eq
 8002efc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f00:	2500      	movne	r5, #0
 8002f02:	4293      	cmp	r3, r2
 8002f04:	bfc4      	itt	gt
 8002f06:	1a9b      	subgt	r3, r3, r2
 8002f08:	18ed      	addgt	r5, r5, r3
 8002f0a:	2600      	movs	r6, #0
 8002f0c:	341a      	adds	r4, #26
 8002f0e:	42b5      	cmp	r5, r6
 8002f10:	d11a      	bne.n	8002f48 <_printf_common+0xc8>
 8002f12:	2000      	movs	r0, #0
 8002f14:	e008      	b.n	8002f28 <_printf_common+0xa8>
 8002f16:	2301      	movs	r3, #1
 8002f18:	4652      	mov	r2, sl
 8002f1a:	4649      	mov	r1, r9
 8002f1c:	4638      	mov	r0, r7
 8002f1e:	47c0      	blx	r8
 8002f20:	3001      	adds	r0, #1
 8002f22:	d103      	bne.n	8002f2c <_printf_common+0xac>
 8002f24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f2c:	3501      	adds	r5, #1
 8002f2e:	e7c6      	b.n	8002ebe <_printf_common+0x3e>
 8002f30:	18e1      	adds	r1, r4, r3
 8002f32:	1c5a      	adds	r2, r3, #1
 8002f34:	2030      	movs	r0, #48	; 0x30
 8002f36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f3a:	4422      	add	r2, r4
 8002f3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f44:	3302      	adds	r3, #2
 8002f46:	e7c7      	b.n	8002ed8 <_printf_common+0x58>
 8002f48:	2301      	movs	r3, #1
 8002f4a:	4622      	mov	r2, r4
 8002f4c:	4649      	mov	r1, r9
 8002f4e:	4638      	mov	r0, r7
 8002f50:	47c0      	blx	r8
 8002f52:	3001      	adds	r0, #1
 8002f54:	d0e6      	beq.n	8002f24 <_printf_common+0xa4>
 8002f56:	3601      	adds	r6, #1
 8002f58:	e7d9      	b.n	8002f0e <_printf_common+0x8e>
	...

08002f5c <_printf_i>:
 8002f5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f60:	7e0f      	ldrb	r7, [r1, #24]
 8002f62:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002f64:	2f78      	cmp	r7, #120	; 0x78
 8002f66:	4691      	mov	r9, r2
 8002f68:	4680      	mov	r8, r0
 8002f6a:	460c      	mov	r4, r1
 8002f6c:	469a      	mov	sl, r3
 8002f6e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002f72:	d807      	bhi.n	8002f84 <_printf_i+0x28>
 8002f74:	2f62      	cmp	r7, #98	; 0x62
 8002f76:	d80a      	bhi.n	8002f8e <_printf_i+0x32>
 8002f78:	2f00      	cmp	r7, #0
 8002f7a:	f000 80d8 	beq.w	800312e <_printf_i+0x1d2>
 8002f7e:	2f58      	cmp	r7, #88	; 0x58
 8002f80:	f000 80a3 	beq.w	80030ca <_printf_i+0x16e>
 8002f84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002f8c:	e03a      	b.n	8003004 <_printf_i+0xa8>
 8002f8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002f92:	2b15      	cmp	r3, #21
 8002f94:	d8f6      	bhi.n	8002f84 <_printf_i+0x28>
 8002f96:	a101      	add	r1, pc, #4	; (adr r1, 8002f9c <_printf_i+0x40>)
 8002f98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f9c:	08002ff5 	.word	0x08002ff5
 8002fa0:	08003009 	.word	0x08003009
 8002fa4:	08002f85 	.word	0x08002f85
 8002fa8:	08002f85 	.word	0x08002f85
 8002fac:	08002f85 	.word	0x08002f85
 8002fb0:	08002f85 	.word	0x08002f85
 8002fb4:	08003009 	.word	0x08003009
 8002fb8:	08002f85 	.word	0x08002f85
 8002fbc:	08002f85 	.word	0x08002f85
 8002fc0:	08002f85 	.word	0x08002f85
 8002fc4:	08002f85 	.word	0x08002f85
 8002fc8:	08003115 	.word	0x08003115
 8002fcc:	08003039 	.word	0x08003039
 8002fd0:	080030f7 	.word	0x080030f7
 8002fd4:	08002f85 	.word	0x08002f85
 8002fd8:	08002f85 	.word	0x08002f85
 8002fdc:	08003137 	.word	0x08003137
 8002fe0:	08002f85 	.word	0x08002f85
 8002fe4:	08003039 	.word	0x08003039
 8002fe8:	08002f85 	.word	0x08002f85
 8002fec:	08002f85 	.word	0x08002f85
 8002ff0:	080030ff 	.word	0x080030ff
 8002ff4:	682b      	ldr	r3, [r5, #0]
 8002ff6:	1d1a      	adds	r2, r3, #4
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	602a      	str	r2, [r5, #0]
 8002ffc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003000:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003004:	2301      	movs	r3, #1
 8003006:	e0a3      	b.n	8003150 <_printf_i+0x1f4>
 8003008:	6820      	ldr	r0, [r4, #0]
 800300a:	6829      	ldr	r1, [r5, #0]
 800300c:	0606      	lsls	r6, r0, #24
 800300e:	f101 0304 	add.w	r3, r1, #4
 8003012:	d50a      	bpl.n	800302a <_printf_i+0xce>
 8003014:	680e      	ldr	r6, [r1, #0]
 8003016:	602b      	str	r3, [r5, #0]
 8003018:	2e00      	cmp	r6, #0
 800301a:	da03      	bge.n	8003024 <_printf_i+0xc8>
 800301c:	232d      	movs	r3, #45	; 0x2d
 800301e:	4276      	negs	r6, r6
 8003020:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003024:	485e      	ldr	r0, [pc, #376]	; (80031a0 <_printf_i+0x244>)
 8003026:	230a      	movs	r3, #10
 8003028:	e019      	b.n	800305e <_printf_i+0x102>
 800302a:	680e      	ldr	r6, [r1, #0]
 800302c:	602b      	str	r3, [r5, #0]
 800302e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003032:	bf18      	it	ne
 8003034:	b236      	sxthne	r6, r6
 8003036:	e7ef      	b.n	8003018 <_printf_i+0xbc>
 8003038:	682b      	ldr	r3, [r5, #0]
 800303a:	6820      	ldr	r0, [r4, #0]
 800303c:	1d19      	adds	r1, r3, #4
 800303e:	6029      	str	r1, [r5, #0]
 8003040:	0601      	lsls	r1, r0, #24
 8003042:	d501      	bpl.n	8003048 <_printf_i+0xec>
 8003044:	681e      	ldr	r6, [r3, #0]
 8003046:	e002      	b.n	800304e <_printf_i+0xf2>
 8003048:	0646      	lsls	r6, r0, #25
 800304a:	d5fb      	bpl.n	8003044 <_printf_i+0xe8>
 800304c:	881e      	ldrh	r6, [r3, #0]
 800304e:	4854      	ldr	r0, [pc, #336]	; (80031a0 <_printf_i+0x244>)
 8003050:	2f6f      	cmp	r7, #111	; 0x6f
 8003052:	bf0c      	ite	eq
 8003054:	2308      	moveq	r3, #8
 8003056:	230a      	movne	r3, #10
 8003058:	2100      	movs	r1, #0
 800305a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800305e:	6865      	ldr	r5, [r4, #4]
 8003060:	60a5      	str	r5, [r4, #8]
 8003062:	2d00      	cmp	r5, #0
 8003064:	bfa2      	ittt	ge
 8003066:	6821      	ldrge	r1, [r4, #0]
 8003068:	f021 0104 	bicge.w	r1, r1, #4
 800306c:	6021      	strge	r1, [r4, #0]
 800306e:	b90e      	cbnz	r6, 8003074 <_printf_i+0x118>
 8003070:	2d00      	cmp	r5, #0
 8003072:	d04d      	beq.n	8003110 <_printf_i+0x1b4>
 8003074:	4615      	mov	r5, r2
 8003076:	fbb6 f1f3 	udiv	r1, r6, r3
 800307a:	fb03 6711 	mls	r7, r3, r1, r6
 800307e:	5dc7      	ldrb	r7, [r0, r7]
 8003080:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003084:	4637      	mov	r7, r6
 8003086:	42bb      	cmp	r3, r7
 8003088:	460e      	mov	r6, r1
 800308a:	d9f4      	bls.n	8003076 <_printf_i+0x11a>
 800308c:	2b08      	cmp	r3, #8
 800308e:	d10b      	bne.n	80030a8 <_printf_i+0x14c>
 8003090:	6823      	ldr	r3, [r4, #0]
 8003092:	07de      	lsls	r6, r3, #31
 8003094:	d508      	bpl.n	80030a8 <_printf_i+0x14c>
 8003096:	6923      	ldr	r3, [r4, #16]
 8003098:	6861      	ldr	r1, [r4, #4]
 800309a:	4299      	cmp	r1, r3
 800309c:	bfde      	ittt	le
 800309e:	2330      	movle	r3, #48	; 0x30
 80030a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80030a4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80030a8:	1b52      	subs	r2, r2, r5
 80030aa:	6122      	str	r2, [r4, #16]
 80030ac:	f8cd a000 	str.w	sl, [sp]
 80030b0:	464b      	mov	r3, r9
 80030b2:	aa03      	add	r2, sp, #12
 80030b4:	4621      	mov	r1, r4
 80030b6:	4640      	mov	r0, r8
 80030b8:	f7ff fee2 	bl	8002e80 <_printf_common>
 80030bc:	3001      	adds	r0, #1
 80030be:	d14c      	bne.n	800315a <_printf_i+0x1fe>
 80030c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030c4:	b004      	add	sp, #16
 80030c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030ca:	4835      	ldr	r0, [pc, #212]	; (80031a0 <_printf_i+0x244>)
 80030cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80030d0:	6829      	ldr	r1, [r5, #0]
 80030d2:	6823      	ldr	r3, [r4, #0]
 80030d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80030d8:	6029      	str	r1, [r5, #0]
 80030da:	061d      	lsls	r5, r3, #24
 80030dc:	d514      	bpl.n	8003108 <_printf_i+0x1ac>
 80030de:	07df      	lsls	r7, r3, #31
 80030e0:	bf44      	itt	mi
 80030e2:	f043 0320 	orrmi.w	r3, r3, #32
 80030e6:	6023      	strmi	r3, [r4, #0]
 80030e8:	b91e      	cbnz	r6, 80030f2 <_printf_i+0x196>
 80030ea:	6823      	ldr	r3, [r4, #0]
 80030ec:	f023 0320 	bic.w	r3, r3, #32
 80030f0:	6023      	str	r3, [r4, #0]
 80030f2:	2310      	movs	r3, #16
 80030f4:	e7b0      	b.n	8003058 <_printf_i+0xfc>
 80030f6:	6823      	ldr	r3, [r4, #0]
 80030f8:	f043 0320 	orr.w	r3, r3, #32
 80030fc:	6023      	str	r3, [r4, #0]
 80030fe:	2378      	movs	r3, #120	; 0x78
 8003100:	4828      	ldr	r0, [pc, #160]	; (80031a4 <_printf_i+0x248>)
 8003102:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003106:	e7e3      	b.n	80030d0 <_printf_i+0x174>
 8003108:	0659      	lsls	r1, r3, #25
 800310a:	bf48      	it	mi
 800310c:	b2b6      	uxthmi	r6, r6
 800310e:	e7e6      	b.n	80030de <_printf_i+0x182>
 8003110:	4615      	mov	r5, r2
 8003112:	e7bb      	b.n	800308c <_printf_i+0x130>
 8003114:	682b      	ldr	r3, [r5, #0]
 8003116:	6826      	ldr	r6, [r4, #0]
 8003118:	6961      	ldr	r1, [r4, #20]
 800311a:	1d18      	adds	r0, r3, #4
 800311c:	6028      	str	r0, [r5, #0]
 800311e:	0635      	lsls	r5, r6, #24
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	d501      	bpl.n	8003128 <_printf_i+0x1cc>
 8003124:	6019      	str	r1, [r3, #0]
 8003126:	e002      	b.n	800312e <_printf_i+0x1d2>
 8003128:	0670      	lsls	r0, r6, #25
 800312a:	d5fb      	bpl.n	8003124 <_printf_i+0x1c8>
 800312c:	8019      	strh	r1, [r3, #0]
 800312e:	2300      	movs	r3, #0
 8003130:	6123      	str	r3, [r4, #16]
 8003132:	4615      	mov	r5, r2
 8003134:	e7ba      	b.n	80030ac <_printf_i+0x150>
 8003136:	682b      	ldr	r3, [r5, #0]
 8003138:	1d1a      	adds	r2, r3, #4
 800313a:	602a      	str	r2, [r5, #0]
 800313c:	681d      	ldr	r5, [r3, #0]
 800313e:	6862      	ldr	r2, [r4, #4]
 8003140:	2100      	movs	r1, #0
 8003142:	4628      	mov	r0, r5
 8003144:	f7fd f854 	bl	80001f0 <memchr>
 8003148:	b108      	cbz	r0, 800314e <_printf_i+0x1f2>
 800314a:	1b40      	subs	r0, r0, r5
 800314c:	6060      	str	r0, [r4, #4]
 800314e:	6863      	ldr	r3, [r4, #4]
 8003150:	6123      	str	r3, [r4, #16]
 8003152:	2300      	movs	r3, #0
 8003154:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003158:	e7a8      	b.n	80030ac <_printf_i+0x150>
 800315a:	6923      	ldr	r3, [r4, #16]
 800315c:	462a      	mov	r2, r5
 800315e:	4649      	mov	r1, r9
 8003160:	4640      	mov	r0, r8
 8003162:	47d0      	blx	sl
 8003164:	3001      	adds	r0, #1
 8003166:	d0ab      	beq.n	80030c0 <_printf_i+0x164>
 8003168:	6823      	ldr	r3, [r4, #0]
 800316a:	079b      	lsls	r3, r3, #30
 800316c:	d413      	bmi.n	8003196 <_printf_i+0x23a>
 800316e:	68e0      	ldr	r0, [r4, #12]
 8003170:	9b03      	ldr	r3, [sp, #12]
 8003172:	4298      	cmp	r0, r3
 8003174:	bfb8      	it	lt
 8003176:	4618      	movlt	r0, r3
 8003178:	e7a4      	b.n	80030c4 <_printf_i+0x168>
 800317a:	2301      	movs	r3, #1
 800317c:	4632      	mov	r2, r6
 800317e:	4649      	mov	r1, r9
 8003180:	4640      	mov	r0, r8
 8003182:	47d0      	blx	sl
 8003184:	3001      	adds	r0, #1
 8003186:	d09b      	beq.n	80030c0 <_printf_i+0x164>
 8003188:	3501      	adds	r5, #1
 800318a:	68e3      	ldr	r3, [r4, #12]
 800318c:	9903      	ldr	r1, [sp, #12]
 800318e:	1a5b      	subs	r3, r3, r1
 8003190:	42ab      	cmp	r3, r5
 8003192:	dcf2      	bgt.n	800317a <_printf_i+0x21e>
 8003194:	e7eb      	b.n	800316e <_printf_i+0x212>
 8003196:	2500      	movs	r5, #0
 8003198:	f104 0619 	add.w	r6, r4, #25
 800319c:	e7f5      	b.n	800318a <_printf_i+0x22e>
 800319e:	bf00      	nop
 80031a0:	08003875 	.word	0x08003875
 80031a4:	08003886 	.word	0x08003886

080031a8 <_sbrk_r>:
 80031a8:	b538      	push	{r3, r4, r5, lr}
 80031aa:	4d06      	ldr	r5, [pc, #24]	; (80031c4 <_sbrk_r+0x1c>)
 80031ac:	2300      	movs	r3, #0
 80031ae:	4604      	mov	r4, r0
 80031b0:	4608      	mov	r0, r1
 80031b2:	602b      	str	r3, [r5, #0]
 80031b4:	f7fd fd48 	bl	8000c48 <_sbrk>
 80031b8:	1c43      	adds	r3, r0, #1
 80031ba:	d102      	bne.n	80031c2 <_sbrk_r+0x1a>
 80031bc:	682b      	ldr	r3, [r5, #0]
 80031be:	b103      	cbz	r3, 80031c2 <_sbrk_r+0x1a>
 80031c0:	6023      	str	r3, [r4, #0]
 80031c2:	bd38      	pop	{r3, r4, r5, pc}
 80031c4:	20000104 	.word	0x20000104

080031c8 <__sread>:
 80031c8:	b510      	push	{r4, lr}
 80031ca:	460c      	mov	r4, r1
 80031cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031d0:	f000 fab2 	bl	8003738 <_read_r>
 80031d4:	2800      	cmp	r0, #0
 80031d6:	bfab      	itete	ge
 80031d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80031da:	89a3      	ldrhlt	r3, [r4, #12]
 80031dc:	181b      	addge	r3, r3, r0
 80031de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80031e2:	bfac      	ite	ge
 80031e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80031e6:	81a3      	strhlt	r3, [r4, #12]
 80031e8:	bd10      	pop	{r4, pc}

080031ea <__swrite>:
 80031ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031ee:	461f      	mov	r7, r3
 80031f0:	898b      	ldrh	r3, [r1, #12]
 80031f2:	05db      	lsls	r3, r3, #23
 80031f4:	4605      	mov	r5, r0
 80031f6:	460c      	mov	r4, r1
 80031f8:	4616      	mov	r6, r2
 80031fa:	d505      	bpl.n	8003208 <__swrite+0x1e>
 80031fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003200:	2302      	movs	r3, #2
 8003202:	2200      	movs	r2, #0
 8003204:	f000 f9c8 	bl	8003598 <_lseek_r>
 8003208:	89a3      	ldrh	r3, [r4, #12]
 800320a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800320e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003212:	81a3      	strh	r3, [r4, #12]
 8003214:	4632      	mov	r2, r6
 8003216:	463b      	mov	r3, r7
 8003218:	4628      	mov	r0, r5
 800321a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800321e:	f000 b869 	b.w	80032f4 <_write_r>

08003222 <__sseek>:
 8003222:	b510      	push	{r4, lr}
 8003224:	460c      	mov	r4, r1
 8003226:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800322a:	f000 f9b5 	bl	8003598 <_lseek_r>
 800322e:	1c43      	adds	r3, r0, #1
 8003230:	89a3      	ldrh	r3, [r4, #12]
 8003232:	bf15      	itete	ne
 8003234:	6560      	strne	r0, [r4, #84]	; 0x54
 8003236:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800323a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800323e:	81a3      	strheq	r3, [r4, #12]
 8003240:	bf18      	it	ne
 8003242:	81a3      	strhne	r3, [r4, #12]
 8003244:	bd10      	pop	{r4, pc}

08003246 <__sclose>:
 8003246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800324a:	f000 b8d3 	b.w	80033f4 <_close_r>
	...

08003250 <__swbuf_r>:
 8003250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003252:	460e      	mov	r6, r1
 8003254:	4614      	mov	r4, r2
 8003256:	4605      	mov	r5, r0
 8003258:	b118      	cbz	r0, 8003262 <__swbuf_r+0x12>
 800325a:	6983      	ldr	r3, [r0, #24]
 800325c:	b90b      	cbnz	r3, 8003262 <__swbuf_r+0x12>
 800325e:	f7ff fb81 	bl	8002964 <__sinit>
 8003262:	4b21      	ldr	r3, [pc, #132]	; (80032e8 <__swbuf_r+0x98>)
 8003264:	429c      	cmp	r4, r3
 8003266:	d12b      	bne.n	80032c0 <__swbuf_r+0x70>
 8003268:	686c      	ldr	r4, [r5, #4]
 800326a:	69a3      	ldr	r3, [r4, #24]
 800326c:	60a3      	str	r3, [r4, #8]
 800326e:	89a3      	ldrh	r3, [r4, #12]
 8003270:	071a      	lsls	r2, r3, #28
 8003272:	d52f      	bpl.n	80032d4 <__swbuf_r+0x84>
 8003274:	6923      	ldr	r3, [r4, #16]
 8003276:	b36b      	cbz	r3, 80032d4 <__swbuf_r+0x84>
 8003278:	6923      	ldr	r3, [r4, #16]
 800327a:	6820      	ldr	r0, [r4, #0]
 800327c:	1ac0      	subs	r0, r0, r3
 800327e:	6963      	ldr	r3, [r4, #20]
 8003280:	b2f6      	uxtb	r6, r6
 8003282:	4283      	cmp	r3, r0
 8003284:	4637      	mov	r7, r6
 8003286:	dc04      	bgt.n	8003292 <__swbuf_r+0x42>
 8003288:	4621      	mov	r1, r4
 800328a:	4628      	mov	r0, r5
 800328c:	f000 f948 	bl	8003520 <_fflush_r>
 8003290:	bb30      	cbnz	r0, 80032e0 <__swbuf_r+0x90>
 8003292:	68a3      	ldr	r3, [r4, #8]
 8003294:	3b01      	subs	r3, #1
 8003296:	60a3      	str	r3, [r4, #8]
 8003298:	6823      	ldr	r3, [r4, #0]
 800329a:	1c5a      	adds	r2, r3, #1
 800329c:	6022      	str	r2, [r4, #0]
 800329e:	701e      	strb	r6, [r3, #0]
 80032a0:	6963      	ldr	r3, [r4, #20]
 80032a2:	3001      	adds	r0, #1
 80032a4:	4283      	cmp	r3, r0
 80032a6:	d004      	beq.n	80032b2 <__swbuf_r+0x62>
 80032a8:	89a3      	ldrh	r3, [r4, #12]
 80032aa:	07db      	lsls	r3, r3, #31
 80032ac:	d506      	bpl.n	80032bc <__swbuf_r+0x6c>
 80032ae:	2e0a      	cmp	r6, #10
 80032b0:	d104      	bne.n	80032bc <__swbuf_r+0x6c>
 80032b2:	4621      	mov	r1, r4
 80032b4:	4628      	mov	r0, r5
 80032b6:	f000 f933 	bl	8003520 <_fflush_r>
 80032ba:	b988      	cbnz	r0, 80032e0 <__swbuf_r+0x90>
 80032bc:	4638      	mov	r0, r7
 80032be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032c0:	4b0a      	ldr	r3, [pc, #40]	; (80032ec <__swbuf_r+0x9c>)
 80032c2:	429c      	cmp	r4, r3
 80032c4:	d101      	bne.n	80032ca <__swbuf_r+0x7a>
 80032c6:	68ac      	ldr	r4, [r5, #8]
 80032c8:	e7cf      	b.n	800326a <__swbuf_r+0x1a>
 80032ca:	4b09      	ldr	r3, [pc, #36]	; (80032f0 <__swbuf_r+0xa0>)
 80032cc:	429c      	cmp	r4, r3
 80032ce:	bf08      	it	eq
 80032d0:	68ec      	ldreq	r4, [r5, #12]
 80032d2:	e7ca      	b.n	800326a <__swbuf_r+0x1a>
 80032d4:	4621      	mov	r1, r4
 80032d6:	4628      	mov	r0, r5
 80032d8:	f000 f81e 	bl	8003318 <__swsetup_r>
 80032dc:	2800      	cmp	r0, #0
 80032de:	d0cb      	beq.n	8003278 <__swbuf_r+0x28>
 80032e0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80032e4:	e7ea      	b.n	80032bc <__swbuf_r+0x6c>
 80032e6:	bf00      	nop
 80032e8:	08003824 	.word	0x08003824
 80032ec:	08003844 	.word	0x08003844
 80032f0:	08003804 	.word	0x08003804

080032f4 <_write_r>:
 80032f4:	b538      	push	{r3, r4, r5, lr}
 80032f6:	4d07      	ldr	r5, [pc, #28]	; (8003314 <_write_r+0x20>)
 80032f8:	4604      	mov	r4, r0
 80032fa:	4608      	mov	r0, r1
 80032fc:	4611      	mov	r1, r2
 80032fe:	2200      	movs	r2, #0
 8003300:	602a      	str	r2, [r5, #0]
 8003302:	461a      	mov	r2, r3
 8003304:	f7fd fc4f 	bl	8000ba6 <_write>
 8003308:	1c43      	adds	r3, r0, #1
 800330a:	d102      	bne.n	8003312 <_write_r+0x1e>
 800330c:	682b      	ldr	r3, [r5, #0]
 800330e:	b103      	cbz	r3, 8003312 <_write_r+0x1e>
 8003310:	6023      	str	r3, [r4, #0]
 8003312:	bd38      	pop	{r3, r4, r5, pc}
 8003314:	20000104 	.word	0x20000104

08003318 <__swsetup_r>:
 8003318:	4b32      	ldr	r3, [pc, #200]	; (80033e4 <__swsetup_r+0xcc>)
 800331a:	b570      	push	{r4, r5, r6, lr}
 800331c:	681d      	ldr	r5, [r3, #0]
 800331e:	4606      	mov	r6, r0
 8003320:	460c      	mov	r4, r1
 8003322:	b125      	cbz	r5, 800332e <__swsetup_r+0x16>
 8003324:	69ab      	ldr	r3, [r5, #24]
 8003326:	b913      	cbnz	r3, 800332e <__swsetup_r+0x16>
 8003328:	4628      	mov	r0, r5
 800332a:	f7ff fb1b 	bl	8002964 <__sinit>
 800332e:	4b2e      	ldr	r3, [pc, #184]	; (80033e8 <__swsetup_r+0xd0>)
 8003330:	429c      	cmp	r4, r3
 8003332:	d10f      	bne.n	8003354 <__swsetup_r+0x3c>
 8003334:	686c      	ldr	r4, [r5, #4]
 8003336:	89a3      	ldrh	r3, [r4, #12]
 8003338:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800333c:	0719      	lsls	r1, r3, #28
 800333e:	d42c      	bmi.n	800339a <__swsetup_r+0x82>
 8003340:	06dd      	lsls	r5, r3, #27
 8003342:	d411      	bmi.n	8003368 <__swsetup_r+0x50>
 8003344:	2309      	movs	r3, #9
 8003346:	6033      	str	r3, [r6, #0]
 8003348:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800334c:	81a3      	strh	r3, [r4, #12]
 800334e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003352:	e03e      	b.n	80033d2 <__swsetup_r+0xba>
 8003354:	4b25      	ldr	r3, [pc, #148]	; (80033ec <__swsetup_r+0xd4>)
 8003356:	429c      	cmp	r4, r3
 8003358:	d101      	bne.n	800335e <__swsetup_r+0x46>
 800335a:	68ac      	ldr	r4, [r5, #8]
 800335c:	e7eb      	b.n	8003336 <__swsetup_r+0x1e>
 800335e:	4b24      	ldr	r3, [pc, #144]	; (80033f0 <__swsetup_r+0xd8>)
 8003360:	429c      	cmp	r4, r3
 8003362:	bf08      	it	eq
 8003364:	68ec      	ldreq	r4, [r5, #12]
 8003366:	e7e6      	b.n	8003336 <__swsetup_r+0x1e>
 8003368:	0758      	lsls	r0, r3, #29
 800336a:	d512      	bpl.n	8003392 <__swsetup_r+0x7a>
 800336c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800336e:	b141      	cbz	r1, 8003382 <__swsetup_r+0x6a>
 8003370:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003374:	4299      	cmp	r1, r3
 8003376:	d002      	beq.n	800337e <__swsetup_r+0x66>
 8003378:	4630      	mov	r0, r6
 800337a:	f000 f991 	bl	80036a0 <_free_r>
 800337e:	2300      	movs	r3, #0
 8003380:	6363      	str	r3, [r4, #52]	; 0x34
 8003382:	89a3      	ldrh	r3, [r4, #12]
 8003384:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003388:	81a3      	strh	r3, [r4, #12]
 800338a:	2300      	movs	r3, #0
 800338c:	6063      	str	r3, [r4, #4]
 800338e:	6923      	ldr	r3, [r4, #16]
 8003390:	6023      	str	r3, [r4, #0]
 8003392:	89a3      	ldrh	r3, [r4, #12]
 8003394:	f043 0308 	orr.w	r3, r3, #8
 8003398:	81a3      	strh	r3, [r4, #12]
 800339a:	6923      	ldr	r3, [r4, #16]
 800339c:	b94b      	cbnz	r3, 80033b2 <__swsetup_r+0x9a>
 800339e:	89a3      	ldrh	r3, [r4, #12]
 80033a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80033a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033a8:	d003      	beq.n	80033b2 <__swsetup_r+0x9a>
 80033aa:	4621      	mov	r1, r4
 80033ac:	4630      	mov	r0, r6
 80033ae:	f000 f92b 	bl	8003608 <__smakebuf_r>
 80033b2:	89a0      	ldrh	r0, [r4, #12]
 80033b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80033b8:	f010 0301 	ands.w	r3, r0, #1
 80033bc:	d00a      	beq.n	80033d4 <__swsetup_r+0xbc>
 80033be:	2300      	movs	r3, #0
 80033c0:	60a3      	str	r3, [r4, #8]
 80033c2:	6963      	ldr	r3, [r4, #20]
 80033c4:	425b      	negs	r3, r3
 80033c6:	61a3      	str	r3, [r4, #24]
 80033c8:	6923      	ldr	r3, [r4, #16]
 80033ca:	b943      	cbnz	r3, 80033de <__swsetup_r+0xc6>
 80033cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80033d0:	d1ba      	bne.n	8003348 <__swsetup_r+0x30>
 80033d2:	bd70      	pop	{r4, r5, r6, pc}
 80033d4:	0781      	lsls	r1, r0, #30
 80033d6:	bf58      	it	pl
 80033d8:	6963      	ldrpl	r3, [r4, #20]
 80033da:	60a3      	str	r3, [r4, #8]
 80033dc:	e7f4      	b.n	80033c8 <__swsetup_r+0xb0>
 80033de:	2000      	movs	r0, #0
 80033e0:	e7f7      	b.n	80033d2 <__swsetup_r+0xba>
 80033e2:	bf00      	nop
 80033e4:	2000001c 	.word	0x2000001c
 80033e8:	08003824 	.word	0x08003824
 80033ec:	08003844 	.word	0x08003844
 80033f0:	08003804 	.word	0x08003804

080033f4 <_close_r>:
 80033f4:	b538      	push	{r3, r4, r5, lr}
 80033f6:	4d06      	ldr	r5, [pc, #24]	; (8003410 <_close_r+0x1c>)
 80033f8:	2300      	movs	r3, #0
 80033fa:	4604      	mov	r4, r0
 80033fc:	4608      	mov	r0, r1
 80033fe:	602b      	str	r3, [r5, #0]
 8003400:	f7fd fbed 	bl	8000bde <_close>
 8003404:	1c43      	adds	r3, r0, #1
 8003406:	d102      	bne.n	800340e <_close_r+0x1a>
 8003408:	682b      	ldr	r3, [r5, #0]
 800340a:	b103      	cbz	r3, 800340e <_close_r+0x1a>
 800340c:	6023      	str	r3, [r4, #0]
 800340e:	bd38      	pop	{r3, r4, r5, pc}
 8003410:	20000104 	.word	0x20000104

08003414 <__sflush_r>:
 8003414:	898a      	ldrh	r2, [r1, #12]
 8003416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800341a:	4605      	mov	r5, r0
 800341c:	0710      	lsls	r0, r2, #28
 800341e:	460c      	mov	r4, r1
 8003420:	d458      	bmi.n	80034d4 <__sflush_r+0xc0>
 8003422:	684b      	ldr	r3, [r1, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	dc05      	bgt.n	8003434 <__sflush_r+0x20>
 8003428:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800342a:	2b00      	cmp	r3, #0
 800342c:	dc02      	bgt.n	8003434 <__sflush_r+0x20>
 800342e:	2000      	movs	r0, #0
 8003430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003434:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003436:	2e00      	cmp	r6, #0
 8003438:	d0f9      	beq.n	800342e <__sflush_r+0x1a>
 800343a:	2300      	movs	r3, #0
 800343c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003440:	682f      	ldr	r7, [r5, #0]
 8003442:	602b      	str	r3, [r5, #0]
 8003444:	d032      	beq.n	80034ac <__sflush_r+0x98>
 8003446:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003448:	89a3      	ldrh	r3, [r4, #12]
 800344a:	075a      	lsls	r2, r3, #29
 800344c:	d505      	bpl.n	800345a <__sflush_r+0x46>
 800344e:	6863      	ldr	r3, [r4, #4]
 8003450:	1ac0      	subs	r0, r0, r3
 8003452:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003454:	b10b      	cbz	r3, 800345a <__sflush_r+0x46>
 8003456:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003458:	1ac0      	subs	r0, r0, r3
 800345a:	2300      	movs	r3, #0
 800345c:	4602      	mov	r2, r0
 800345e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003460:	6a21      	ldr	r1, [r4, #32]
 8003462:	4628      	mov	r0, r5
 8003464:	47b0      	blx	r6
 8003466:	1c43      	adds	r3, r0, #1
 8003468:	89a3      	ldrh	r3, [r4, #12]
 800346a:	d106      	bne.n	800347a <__sflush_r+0x66>
 800346c:	6829      	ldr	r1, [r5, #0]
 800346e:	291d      	cmp	r1, #29
 8003470:	d82c      	bhi.n	80034cc <__sflush_r+0xb8>
 8003472:	4a2a      	ldr	r2, [pc, #168]	; (800351c <__sflush_r+0x108>)
 8003474:	40ca      	lsrs	r2, r1
 8003476:	07d6      	lsls	r6, r2, #31
 8003478:	d528      	bpl.n	80034cc <__sflush_r+0xb8>
 800347a:	2200      	movs	r2, #0
 800347c:	6062      	str	r2, [r4, #4]
 800347e:	04d9      	lsls	r1, r3, #19
 8003480:	6922      	ldr	r2, [r4, #16]
 8003482:	6022      	str	r2, [r4, #0]
 8003484:	d504      	bpl.n	8003490 <__sflush_r+0x7c>
 8003486:	1c42      	adds	r2, r0, #1
 8003488:	d101      	bne.n	800348e <__sflush_r+0x7a>
 800348a:	682b      	ldr	r3, [r5, #0]
 800348c:	b903      	cbnz	r3, 8003490 <__sflush_r+0x7c>
 800348e:	6560      	str	r0, [r4, #84]	; 0x54
 8003490:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003492:	602f      	str	r7, [r5, #0]
 8003494:	2900      	cmp	r1, #0
 8003496:	d0ca      	beq.n	800342e <__sflush_r+0x1a>
 8003498:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800349c:	4299      	cmp	r1, r3
 800349e:	d002      	beq.n	80034a6 <__sflush_r+0x92>
 80034a0:	4628      	mov	r0, r5
 80034a2:	f000 f8fd 	bl	80036a0 <_free_r>
 80034a6:	2000      	movs	r0, #0
 80034a8:	6360      	str	r0, [r4, #52]	; 0x34
 80034aa:	e7c1      	b.n	8003430 <__sflush_r+0x1c>
 80034ac:	6a21      	ldr	r1, [r4, #32]
 80034ae:	2301      	movs	r3, #1
 80034b0:	4628      	mov	r0, r5
 80034b2:	47b0      	blx	r6
 80034b4:	1c41      	adds	r1, r0, #1
 80034b6:	d1c7      	bne.n	8003448 <__sflush_r+0x34>
 80034b8:	682b      	ldr	r3, [r5, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0c4      	beq.n	8003448 <__sflush_r+0x34>
 80034be:	2b1d      	cmp	r3, #29
 80034c0:	d001      	beq.n	80034c6 <__sflush_r+0xb2>
 80034c2:	2b16      	cmp	r3, #22
 80034c4:	d101      	bne.n	80034ca <__sflush_r+0xb6>
 80034c6:	602f      	str	r7, [r5, #0]
 80034c8:	e7b1      	b.n	800342e <__sflush_r+0x1a>
 80034ca:	89a3      	ldrh	r3, [r4, #12]
 80034cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034d0:	81a3      	strh	r3, [r4, #12]
 80034d2:	e7ad      	b.n	8003430 <__sflush_r+0x1c>
 80034d4:	690f      	ldr	r7, [r1, #16]
 80034d6:	2f00      	cmp	r7, #0
 80034d8:	d0a9      	beq.n	800342e <__sflush_r+0x1a>
 80034da:	0793      	lsls	r3, r2, #30
 80034dc:	680e      	ldr	r6, [r1, #0]
 80034de:	bf08      	it	eq
 80034e0:	694b      	ldreq	r3, [r1, #20]
 80034e2:	600f      	str	r7, [r1, #0]
 80034e4:	bf18      	it	ne
 80034e6:	2300      	movne	r3, #0
 80034e8:	eba6 0807 	sub.w	r8, r6, r7
 80034ec:	608b      	str	r3, [r1, #8]
 80034ee:	f1b8 0f00 	cmp.w	r8, #0
 80034f2:	dd9c      	ble.n	800342e <__sflush_r+0x1a>
 80034f4:	6a21      	ldr	r1, [r4, #32]
 80034f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80034f8:	4643      	mov	r3, r8
 80034fa:	463a      	mov	r2, r7
 80034fc:	4628      	mov	r0, r5
 80034fe:	47b0      	blx	r6
 8003500:	2800      	cmp	r0, #0
 8003502:	dc06      	bgt.n	8003512 <__sflush_r+0xfe>
 8003504:	89a3      	ldrh	r3, [r4, #12]
 8003506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800350a:	81a3      	strh	r3, [r4, #12]
 800350c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003510:	e78e      	b.n	8003430 <__sflush_r+0x1c>
 8003512:	4407      	add	r7, r0
 8003514:	eba8 0800 	sub.w	r8, r8, r0
 8003518:	e7e9      	b.n	80034ee <__sflush_r+0xda>
 800351a:	bf00      	nop
 800351c:	20400001 	.word	0x20400001

08003520 <_fflush_r>:
 8003520:	b538      	push	{r3, r4, r5, lr}
 8003522:	690b      	ldr	r3, [r1, #16]
 8003524:	4605      	mov	r5, r0
 8003526:	460c      	mov	r4, r1
 8003528:	b913      	cbnz	r3, 8003530 <_fflush_r+0x10>
 800352a:	2500      	movs	r5, #0
 800352c:	4628      	mov	r0, r5
 800352e:	bd38      	pop	{r3, r4, r5, pc}
 8003530:	b118      	cbz	r0, 800353a <_fflush_r+0x1a>
 8003532:	6983      	ldr	r3, [r0, #24]
 8003534:	b90b      	cbnz	r3, 800353a <_fflush_r+0x1a>
 8003536:	f7ff fa15 	bl	8002964 <__sinit>
 800353a:	4b14      	ldr	r3, [pc, #80]	; (800358c <_fflush_r+0x6c>)
 800353c:	429c      	cmp	r4, r3
 800353e:	d11b      	bne.n	8003578 <_fflush_r+0x58>
 8003540:	686c      	ldr	r4, [r5, #4]
 8003542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d0ef      	beq.n	800352a <_fflush_r+0xa>
 800354a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800354c:	07d0      	lsls	r0, r2, #31
 800354e:	d404      	bmi.n	800355a <_fflush_r+0x3a>
 8003550:	0599      	lsls	r1, r3, #22
 8003552:	d402      	bmi.n	800355a <_fflush_r+0x3a>
 8003554:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003556:	f7ff faa3 	bl	8002aa0 <__retarget_lock_acquire_recursive>
 800355a:	4628      	mov	r0, r5
 800355c:	4621      	mov	r1, r4
 800355e:	f7ff ff59 	bl	8003414 <__sflush_r>
 8003562:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003564:	07da      	lsls	r2, r3, #31
 8003566:	4605      	mov	r5, r0
 8003568:	d4e0      	bmi.n	800352c <_fflush_r+0xc>
 800356a:	89a3      	ldrh	r3, [r4, #12]
 800356c:	059b      	lsls	r3, r3, #22
 800356e:	d4dd      	bmi.n	800352c <_fflush_r+0xc>
 8003570:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003572:	f7ff fa96 	bl	8002aa2 <__retarget_lock_release_recursive>
 8003576:	e7d9      	b.n	800352c <_fflush_r+0xc>
 8003578:	4b05      	ldr	r3, [pc, #20]	; (8003590 <_fflush_r+0x70>)
 800357a:	429c      	cmp	r4, r3
 800357c:	d101      	bne.n	8003582 <_fflush_r+0x62>
 800357e:	68ac      	ldr	r4, [r5, #8]
 8003580:	e7df      	b.n	8003542 <_fflush_r+0x22>
 8003582:	4b04      	ldr	r3, [pc, #16]	; (8003594 <_fflush_r+0x74>)
 8003584:	429c      	cmp	r4, r3
 8003586:	bf08      	it	eq
 8003588:	68ec      	ldreq	r4, [r5, #12]
 800358a:	e7da      	b.n	8003542 <_fflush_r+0x22>
 800358c:	08003824 	.word	0x08003824
 8003590:	08003844 	.word	0x08003844
 8003594:	08003804 	.word	0x08003804

08003598 <_lseek_r>:
 8003598:	b538      	push	{r3, r4, r5, lr}
 800359a:	4d07      	ldr	r5, [pc, #28]	; (80035b8 <_lseek_r+0x20>)
 800359c:	4604      	mov	r4, r0
 800359e:	4608      	mov	r0, r1
 80035a0:	4611      	mov	r1, r2
 80035a2:	2200      	movs	r2, #0
 80035a4:	602a      	str	r2, [r5, #0]
 80035a6:	461a      	mov	r2, r3
 80035a8:	f7fd fb40 	bl	8000c2c <_lseek>
 80035ac:	1c43      	adds	r3, r0, #1
 80035ae:	d102      	bne.n	80035b6 <_lseek_r+0x1e>
 80035b0:	682b      	ldr	r3, [r5, #0]
 80035b2:	b103      	cbz	r3, 80035b6 <_lseek_r+0x1e>
 80035b4:	6023      	str	r3, [r4, #0]
 80035b6:	bd38      	pop	{r3, r4, r5, pc}
 80035b8:	20000104 	.word	0x20000104

080035bc <__swhatbuf_r>:
 80035bc:	b570      	push	{r4, r5, r6, lr}
 80035be:	460e      	mov	r6, r1
 80035c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035c4:	2900      	cmp	r1, #0
 80035c6:	b096      	sub	sp, #88	; 0x58
 80035c8:	4614      	mov	r4, r2
 80035ca:	461d      	mov	r5, r3
 80035cc:	da08      	bge.n	80035e0 <__swhatbuf_r+0x24>
 80035ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80035d2:	2200      	movs	r2, #0
 80035d4:	602a      	str	r2, [r5, #0]
 80035d6:	061a      	lsls	r2, r3, #24
 80035d8:	d410      	bmi.n	80035fc <__swhatbuf_r+0x40>
 80035da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035de:	e00e      	b.n	80035fe <__swhatbuf_r+0x42>
 80035e0:	466a      	mov	r2, sp
 80035e2:	f000 f8bb 	bl	800375c <_fstat_r>
 80035e6:	2800      	cmp	r0, #0
 80035e8:	dbf1      	blt.n	80035ce <__swhatbuf_r+0x12>
 80035ea:	9a01      	ldr	r2, [sp, #4]
 80035ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80035f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80035f4:	425a      	negs	r2, r3
 80035f6:	415a      	adcs	r2, r3
 80035f8:	602a      	str	r2, [r5, #0]
 80035fa:	e7ee      	b.n	80035da <__swhatbuf_r+0x1e>
 80035fc:	2340      	movs	r3, #64	; 0x40
 80035fe:	2000      	movs	r0, #0
 8003600:	6023      	str	r3, [r4, #0]
 8003602:	b016      	add	sp, #88	; 0x58
 8003604:	bd70      	pop	{r4, r5, r6, pc}
	...

08003608 <__smakebuf_r>:
 8003608:	898b      	ldrh	r3, [r1, #12]
 800360a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800360c:	079d      	lsls	r5, r3, #30
 800360e:	4606      	mov	r6, r0
 8003610:	460c      	mov	r4, r1
 8003612:	d507      	bpl.n	8003624 <__smakebuf_r+0x1c>
 8003614:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003618:	6023      	str	r3, [r4, #0]
 800361a:	6123      	str	r3, [r4, #16]
 800361c:	2301      	movs	r3, #1
 800361e:	6163      	str	r3, [r4, #20]
 8003620:	b002      	add	sp, #8
 8003622:	bd70      	pop	{r4, r5, r6, pc}
 8003624:	ab01      	add	r3, sp, #4
 8003626:	466a      	mov	r2, sp
 8003628:	f7ff ffc8 	bl	80035bc <__swhatbuf_r>
 800362c:	9900      	ldr	r1, [sp, #0]
 800362e:	4605      	mov	r5, r0
 8003630:	4630      	mov	r0, r6
 8003632:	f7ff fa57 	bl	8002ae4 <_malloc_r>
 8003636:	b948      	cbnz	r0, 800364c <__smakebuf_r+0x44>
 8003638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800363c:	059a      	lsls	r2, r3, #22
 800363e:	d4ef      	bmi.n	8003620 <__smakebuf_r+0x18>
 8003640:	f023 0303 	bic.w	r3, r3, #3
 8003644:	f043 0302 	orr.w	r3, r3, #2
 8003648:	81a3      	strh	r3, [r4, #12]
 800364a:	e7e3      	b.n	8003614 <__smakebuf_r+0xc>
 800364c:	4b0d      	ldr	r3, [pc, #52]	; (8003684 <__smakebuf_r+0x7c>)
 800364e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003650:	89a3      	ldrh	r3, [r4, #12]
 8003652:	6020      	str	r0, [r4, #0]
 8003654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003658:	81a3      	strh	r3, [r4, #12]
 800365a:	9b00      	ldr	r3, [sp, #0]
 800365c:	6163      	str	r3, [r4, #20]
 800365e:	9b01      	ldr	r3, [sp, #4]
 8003660:	6120      	str	r0, [r4, #16]
 8003662:	b15b      	cbz	r3, 800367c <__smakebuf_r+0x74>
 8003664:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003668:	4630      	mov	r0, r6
 800366a:	f000 f889 	bl	8003780 <_isatty_r>
 800366e:	b128      	cbz	r0, 800367c <__smakebuf_r+0x74>
 8003670:	89a3      	ldrh	r3, [r4, #12]
 8003672:	f023 0303 	bic.w	r3, r3, #3
 8003676:	f043 0301 	orr.w	r3, r3, #1
 800367a:	81a3      	strh	r3, [r4, #12]
 800367c:	89a0      	ldrh	r0, [r4, #12]
 800367e:	4305      	orrs	r5, r0
 8003680:	81a5      	strh	r5, [r4, #12]
 8003682:	e7cd      	b.n	8003620 <__smakebuf_r+0x18>
 8003684:	080028fd 	.word	0x080028fd

08003688 <__malloc_lock>:
 8003688:	4801      	ldr	r0, [pc, #4]	; (8003690 <__malloc_lock+0x8>)
 800368a:	f7ff ba09 	b.w	8002aa0 <__retarget_lock_acquire_recursive>
 800368e:	bf00      	nop
 8003690:	200000f9 	.word	0x200000f9

08003694 <__malloc_unlock>:
 8003694:	4801      	ldr	r0, [pc, #4]	; (800369c <__malloc_unlock+0x8>)
 8003696:	f7ff ba04 	b.w	8002aa2 <__retarget_lock_release_recursive>
 800369a:	bf00      	nop
 800369c:	200000f9 	.word	0x200000f9

080036a0 <_free_r>:
 80036a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80036a2:	2900      	cmp	r1, #0
 80036a4:	d044      	beq.n	8003730 <_free_r+0x90>
 80036a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036aa:	9001      	str	r0, [sp, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f1a1 0404 	sub.w	r4, r1, #4
 80036b2:	bfb8      	it	lt
 80036b4:	18e4      	addlt	r4, r4, r3
 80036b6:	f7ff ffe7 	bl	8003688 <__malloc_lock>
 80036ba:	4a1e      	ldr	r2, [pc, #120]	; (8003734 <_free_r+0x94>)
 80036bc:	9801      	ldr	r0, [sp, #4]
 80036be:	6813      	ldr	r3, [r2, #0]
 80036c0:	b933      	cbnz	r3, 80036d0 <_free_r+0x30>
 80036c2:	6063      	str	r3, [r4, #4]
 80036c4:	6014      	str	r4, [r2, #0]
 80036c6:	b003      	add	sp, #12
 80036c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80036cc:	f7ff bfe2 	b.w	8003694 <__malloc_unlock>
 80036d0:	42a3      	cmp	r3, r4
 80036d2:	d908      	bls.n	80036e6 <_free_r+0x46>
 80036d4:	6825      	ldr	r5, [r4, #0]
 80036d6:	1961      	adds	r1, r4, r5
 80036d8:	428b      	cmp	r3, r1
 80036da:	bf01      	itttt	eq
 80036dc:	6819      	ldreq	r1, [r3, #0]
 80036de:	685b      	ldreq	r3, [r3, #4]
 80036e0:	1949      	addeq	r1, r1, r5
 80036e2:	6021      	streq	r1, [r4, #0]
 80036e4:	e7ed      	b.n	80036c2 <_free_r+0x22>
 80036e6:	461a      	mov	r2, r3
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	b10b      	cbz	r3, 80036f0 <_free_r+0x50>
 80036ec:	42a3      	cmp	r3, r4
 80036ee:	d9fa      	bls.n	80036e6 <_free_r+0x46>
 80036f0:	6811      	ldr	r1, [r2, #0]
 80036f2:	1855      	adds	r5, r2, r1
 80036f4:	42a5      	cmp	r5, r4
 80036f6:	d10b      	bne.n	8003710 <_free_r+0x70>
 80036f8:	6824      	ldr	r4, [r4, #0]
 80036fa:	4421      	add	r1, r4
 80036fc:	1854      	adds	r4, r2, r1
 80036fe:	42a3      	cmp	r3, r4
 8003700:	6011      	str	r1, [r2, #0]
 8003702:	d1e0      	bne.n	80036c6 <_free_r+0x26>
 8003704:	681c      	ldr	r4, [r3, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	6053      	str	r3, [r2, #4]
 800370a:	4421      	add	r1, r4
 800370c:	6011      	str	r1, [r2, #0]
 800370e:	e7da      	b.n	80036c6 <_free_r+0x26>
 8003710:	d902      	bls.n	8003718 <_free_r+0x78>
 8003712:	230c      	movs	r3, #12
 8003714:	6003      	str	r3, [r0, #0]
 8003716:	e7d6      	b.n	80036c6 <_free_r+0x26>
 8003718:	6825      	ldr	r5, [r4, #0]
 800371a:	1961      	adds	r1, r4, r5
 800371c:	428b      	cmp	r3, r1
 800371e:	bf04      	itt	eq
 8003720:	6819      	ldreq	r1, [r3, #0]
 8003722:	685b      	ldreq	r3, [r3, #4]
 8003724:	6063      	str	r3, [r4, #4]
 8003726:	bf04      	itt	eq
 8003728:	1949      	addeq	r1, r1, r5
 800372a:	6021      	streq	r1, [r4, #0]
 800372c:	6054      	str	r4, [r2, #4]
 800372e:	e7ca      	b.n	80036c6 <_free_r+0x26>
 8003730:	b003      	add	sp, #12
 8003732:	bd30      	pop	{r4, r5, pc}
 8003734:	200000fc 	.word	0x200000fc

08003738 <_read_r>:
 8003738:	b538      	push	{r3, r4, r5, lr}
 800373a:	4d07      	ldr	r5, [pc, #28]	; (8003758 <_read_r+0x20>)
 800373c:	4604      	mov	r4, r0
 800373e:	4608      	mov	r0, r1
 8003740:	4611      	mov	r1, r2
 8003742:	2200      	movs	r2, #0
 8003744:	602a      	str	r2, [r5, #0]
 8003746:	461a      	mov	r2, r3
 8003748:	f7fd fa10 	bl	8000b6c <_read>
 800374c:	1c43      	adds	r3, r0, #1
 800374e:	d102      	bne.n	8003756 <_read_r+0x1e>
 8003750:	682b      	ldr	r3, [r5, #0]
 8003752:	b103      	cbz	r3, 8003756 <_read_r+0x1e>
 8003754:	6023      	str	r3, [r4, #0]
 8003756:	bd38      	pop	{r3, r4, r5, pc}
 8003758:	20000104 	.word	0x20000104

0800375c <_fstat_r>:
 800375c:	b538      	push	{r3, r4, r5, lr}
 800375e:	4d07      	ldr	r5, [pc, #28]	; (800377c <_fstat_r+0x20>)
 8003760:	2300      	movs	r3, #0
 8003762:	4604      	mov	r4, r0
 8003764:	4608      	mov	r0, r1
 8003766:	4611      	mov	r1, r2
 8003768:	602b      	str	r3, [r5, #0]
 800376a:	f7fd fa44 	bl	8000bf6 <_fstat>
 800376e:	1c43      	adds	r3, r0, #1
 8003770:	d102      	bne.n	8003778 <_fstat_r+0x1c>
 8003772:	682b      	ldr	r3, [r5, #0]
 8003774:	b103      	cbz	r3, 8003778 <_fstat_r+0x1c>
 8003776:	6023      	str	r3, [r4, #0]
 8003778:	bd38      	pop	{r3, r4, r5, pc}
 800377a:	bf00      	nop
 800377c:	20000104 	.word	0x20000104

08003780 <_isatty_r>:
 8003780:	b538      	push	{r3, r4, r5, lr}
 8003782:	4d06      	ldr	r5, [pc, #24]	; (800379c <_isatty_r+0x1c>)
 8003784:	2300      	movs	r3, #0
 8003786:	4604      	mov	r4, r0
 8003788:	4608      	mov	r0, r1
 800378a:	602b      	str	r3, [r5, #0]
 800378c:	f7fd fa43 	bl	8000c16 <_isatty>
 8003790:	1c43      	adds	r3, r0, #1
 8003792:	d102      	bne.n	800379a <_isatty_r+0x1a>
 8003794:	682b      	ldr	r3, [r5, #0]
 8003796:	b103      	cbz	r3, 800379a <_isatty_r+0x1a>
 8003798:	6023      	str	r3, [r4, #0]
 800379a:	bd38      	pop	{r3, r4, r5, pc}
 800379c:	20000104 	.word	0x20000104

080037a0 <_init>:
 80037a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037a2:	bf00      	nop
 80037a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037a6:	bc08      	pop	{r3}
 80037a8:	469e      	mov	lr, r3
 80037aa:	4770      	bx	lr

080037ac <_fini>:
 80037ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ae:	bf00      	nop
 80037b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037b2:	bc08      	pop	{r3}
 80037b4:	469e      	mov	lr, r3
 80037b6:	4770      	bx	lr
