Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 31 21:39:28 2022
| Host         : LAPTOP-NCO9BMV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | state/EN1_reg_0[0]                  | counter1/Q[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | ena_IBUF                            | divider16/Q[3]_i_1_n_0   |                2 |              4 |
|  clk_16_OBUF   | state/E[0]                          | counter2/Q[3]_i_1__1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | state/FSM_sequential_cs_reg[0]_0[0] |                          |                3 |              8 |
|  clk_16_OBUF   |                                     |                          |                3 |              8 |
|  clk_IBUF_BUFG |                                     |                          |                7 |             16 |
+----------------+-------------------------------------+--------------------------+------------------+----------------+


