{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 17:30:20 2018 " "Info: Processing started: Thu Apr 12 17:30:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Instr_Reg:inst_reg\|Instr25_21\[4\] memory Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 82.84 MHz 12.072 ns Internal " "Info: Clock \"clock\" has Internal fmax of 82.84 MHz between source register \"Instr_Reg:inst_reg\|Instr25_21\[4\]\" and destination memory \"Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5\" (period= 12.072 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.837 ns + Longest register memory " "Info: + Longest register to memory delay is 11.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst_reg\|Instr25_21\[4\] 1 REG LCFF_X51_Y29_N11 46 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y29_N11; Fanout = 46; REG Node = 'Instr_Reg:inst_reg\|Instr25_21\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst_reg|Instr25_21[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.544 ns) 1.581 ns Banco_reg:BancoDeRegistradores\|Mux30~10 2 COMB LCCOMB_X51_Y31_N22 1 " "Info: 2: + IC(1.037 ns) + CELL(0.544 ns) = 1.581 ns; Loc. = LCCOMB_X51_Y31_N22; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux30~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { Instr_Reg:inst_reg|Instr25_21[4] Banco_reg:BancoDeRegistradores|Mux30~10 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.178 ns) 2.580 ns Banco_reg:BancoDeRegistradores\|Mux30~11 3 COMB LCCOMB_X50_Y31_N20 1 " "Info: 3: + IC(0.821 ns) + CELL(0.178 ns) = 2.580 ns; Loc. = LCCOMB_X50_Y31_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux30~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { Banco_reg:BancoDeRegistradores|Mux30~10 Banco_reg:BancoDeRegistradores|Mux30~11 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.521 ns) 4.226 ns Banco_reg:BancoDeRegistradores\|Mux30~19 4 COMB LCCOMB_X53_Y30_N0 1 " "Info: 4: + IC(1.125 ns) + CELL(0.521 ns) = 4.226 ns; Loc. = LCCOMB_X53_Y30_N0; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux30~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { Banco_reg:BancoDeRegistradores|Mux30~11 Banco_reg:BancoDeRegistradores|Mux30~19 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 4.691 ns Banco_reg:BancoDeRegistradores\|Mux30~20 5 COMB LCCOMB_X53_Y30_N22 2 " "Info: 5: + IC(0.287 ns) + CELL(0.178 ns) = 4.691 ns; Loc. = LCCOMB_X53_Y30_N22; Fanout = 2; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux30~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Banco_reg:BancoDeRegistradores|Mux30~19 Banco_reg:BancoDeRegistradores|Mux30~20 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.178 ns) 5.762 ns mux2entradas32bits_real:EntradaULA1Selection\|saidaMux\[1\]~1 6 COMB LCCOMB_X52_Y27_N10 4 " "Info: 6: + IC(0.893 ns) + CELL(0.178 ns) = 5.762 ns; Loc. = LCCOMB_X52_Y27_N10; Fanout = 4; COMB Node = 'mux2entradas32bits_real:EntradaULA1Selection\|saidaMux\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { Banco_reg:BancoDeRegistradores|Mux30~20 mux2entradas32bits_real:EntradaULA1Selection|saidaMux[1]~1 } "NODE_NAME" } } { "mux2entradas32bits_real.sv" "" { Text "C:/Users/vlma/Desktop/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.545 ns) 6.875 ns Ula32:ULA\|carry_temp\[1\]~2 7 COMB LCCOMB_X53_Y27_N0 3 " "Info: 7: + IC(0.568 ns) + CELL(0.545 ns) = 6.875 ns; Loc. = LCCOMB_X53_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { mux2entradas32bits_real:EntradaULA1Selection|saidaMux[1]~1 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 7.356 ns Ula32:ULA\|Mux28~2 8 COMB LCCOMB_X53_Y27_N2 2 " "Info: 8: + IC(0.303 ns) + CELL(0.178 ns) = 7.356 ns; Loc. = LCCOMB_X53_Y27_N2; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux28~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|Mux28~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 7.832 ns mux2entradas32bits_real:IouDMux\|saidaMux\[3\]~8 9 COMB LCCOMB_X53_Y27_N14 1 " "Info: 9: + IC(0.298 ns) + CELL(0.178 ns) = 7.832 ns; Loc. = LCCOMB_X53_Y27_N14; Fanout = 1; COMB Node = 'mux2entradas32bits_real:IouDMux\|saidaMux\[3\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { Ula32:ULA|Mux28~2 mux2entradas32bits_real:IouDMux|saidaMux[3]~8 } "NODE_NAME" } } { "mux2entradas32bits_real.sv" "" { Text "C:/Users/vlma/Desktop/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 8.451 ns mux2entradas32bits_real:IouDMux\|saidaMux\[3\]~5 10 COMB LCCOMB_X53_Y27_N10 7 " "Info: 10: + IC(0.297 ns) + CELL(0.322 ns) = 8.451 ns; Loc. = LCCOMB_X53_Y27_N10; Fanout = 7; COMB Node = 'mux2entradas32bits_real:IouDMux\|saidaMux\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { mux2entradas32bits_real:IouDMux|saidaMux[3]~8 mux2entradas32bits_real:IouDMux|saidaMux[3]~5 } "NODE_NAME" } } { "mux2entradas32bits_real.sv" "" { Text "C:/Users/vlma/Desktop/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.512 ns) 9.310 ns Memoria:Memory\|Add4~2 11 COMB LCCOMB_X53_Y27_N18 3 " "Info: 11: + IC(0.347 ns) + CELL(0.512 ns) = 9.310 ns; Loc. = LCCOMB_X53_Y27_N18; Fanout = 3; COMB Node = 'Memoria:Memory\|Add4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux2entradas32bits_real:IouDMux|saidaMux[3]~5 Memoria:Memory|Add4~2 } "NODE_NAME" } } { "Memoria.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Memoria.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.521 ns) 10.407 ns Memoria:Memory\|Add4~4 12 COMB LCCOMB_X54_Y27_N22 1 " "Info: 12: + IC(0.576 ns) + CELL(0.521 ns) = 10.407 ns; Loc. = LCCOMB_X54_Y27_N22; Fanout = 1; COMB Node = 'Memoria:Memory\|Add4~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { Memoria:Memory|Add4~2 Memoria:Memory|Add4~4 } "NODE_NAME" } } { "Memoria.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Memoria.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.159 ns) 11.837 ns Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 13 MEM M4K_X55_Y28 8 " "Info: 13: + IC(1.271 ns) + CELL(0.159 ns) = 11.837 ns; Loc. = M4K_X55_Y28; Fanout = 8; MEM Node = 'Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { Memoria:Memory|Add4~4 Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/vlma/Desktop/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.014 ns ( 33.91 % ) " "Info: Total cell delay = 4.014 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.823 ns ( 66.09 % ) " "Info: Total interconnect delay = 7.823 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.837 ns" { Instr_Reg:inst_reg|Instr25_21[4] Banco_reg:BancoDeRegistradores|Mux30~10 Banco_reg:BancoDeRegistradores|Mux30~11 Banco_reg:BancoDeRegistradores|Mux30~19 Banco_reg:BancoDeRegistradores|Mux30~20 mux2entradas32bits_real:EntradaULA1Selection|saidaMux[1]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|Mux28~2 mux2entradas32bits_real:IouDMux|saidaMux[3]~8 mux2entradas32bits_real:IouDMux|saidaMux[3]~5 Memoria:Memory|Add4~2 Memoria:Memory|Add4~4 Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.837 ns" { Instr_Reg:inst_reg|Instr25_21[4] {} Banco_reg:BancoDeRegistradores|Mux30~10 {} Banco_reg:BancoDeRegistradores|Mux30~11 {} Banco_reg:BancoDeRegistradores|Mux30~19 {} Banco_reg:BancoDeRegistradores|Mux30~20 {} mux2entradas32bits_real:EntradaULA1Selection|saidaMux[1]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|Mux28~2 {} mux2entradas32bits_real:IouDMux|saidaMux[3]~8 {} mux2entradas32bits_real:IouDMux|saidaMux[3]~5 {} Memoria:Memory|Add4~2 {} Memoria:Memory|Add4~4 {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 1.037ns 0.821ns 1.125ns 0.287ns 0.893ns 0.568ns 0.303ns 0.298ns 0.297ns 0.347ns 0.576ns 1.271ns } { 0.000ns 0.544ns 0.178ns 0.521ns 0.178ns 0.178ns 0.545ns 0.178ns 0.178ns 0.322ns 0.512ns 0.521ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.082 ns - Smallest " "Info: - Smallest clock skew is 0.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.151 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 3.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 361 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.747 ns) 3.151 ns Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X55_Y28 8 " "Info: 3: + IC(1.254 ns) + CELL(0.747 ns) = 3.151 ns; Loc. = M4K_X55_Y28; Fanout = 8; MEM Node = 'Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/vlma/Desktop/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 56.27 % ) " "Info: Total cell delay = 1.773 ns ( 56.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.378 ns ( 43.73 % ) " "Info: Total interconnect delay = 1.378 ns ( 43.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { clock clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { clock {} clock~combout {} clock~clkctrl {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.254ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.069 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 361 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.602 ns) 3.069 ns Instr_Reg:inst_reg\|Instr25_21\[4\] 3 REG LCFF_X51_Y29_N11 46 " "Info: 3: + IC(1.317 ns) + CELL(0.602 ns) = 3.069 ns; Loc. = LCFF_X51_Y29_N11; Fanout = 46; REG Node = 'Instr_Reg:inst_reg\|Instr25_21\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { clock~clkctrl Instr_Reg:inst_reg|Instr25_21[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.05 % ) " "Info: Total cell delay = 1.628 ns ( 53.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 46.95 % ) " "Info: Total interconnect delay = 1.441 ns ( 46.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr25_21[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.069 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr25_21[4] {} } { 0.000ns 0.000ns 0.124ns 1.317ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { clock clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { clock {} clock~combout {} clock~clkctrl {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.254ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr25_21[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.069 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr25_21[4] {} } { 0.000ns 0.000ns 0.124ns 1.317ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/vlma/Desktop/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.837 ns" { Instr_Reg:inst_reg|Instr25_21[4] Banco_reg:BancoDeRegistradores|Mux30~10 Banco_reg:BancoDeRegistradores|Mux30~11 Banco_reg:BancoDeRegistradores|Mux30~19 Banco_reg:BancoDeRegistradores|Mux30~20 mux2entradas32bits_real:EntradaULA1Selection|saidaMux[1]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|Mux28~2 mux2entradas32bits_real:IouDMux|saidaMux[3]~8 mux2entradas32bits_real:IouDMux|saidaMux[3]~5 Memoria:Memory|Add4~2 Memoria:Memory|Add4~4 Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.837 ns" { Instr_Reg:inst_reg|Instr25_21[4] {} Banco_reg:BancoDeRegistradores|Mux30~10 {} Banco_reg:BancoDeRegistradores|Mux30~11 {} Banco_reg:BancoDeRegistradores|Mux30~19 {} Banco_reg:BancoDeRegistradores|Mux30~20 {} mux2entradas32bits_real:EntradaULA1Selection|saidaMux[1]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|Mux28~2 {} mux2entradas32bits_real:IouDMux|saidaMux[3]~8 {} mux2entradas32bits_real:IouDMux|saidaMux[3]~5 {} Memoria:Memory|Add4~2 {} Memoria:Memory|Add4~4 {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 1.037ns 0.821ns 1.125ns 0.287ns 0.893ns 0.568ns 0.303ns 0.298ns 0.297ns 0.347ns 0.576ns 1.271ns } { 0.000ns 0.544ns 0.178ns 0.521ns 0.178ns 0.178ns 0.545ns 0.178ns 0.178ns 0.322ns 0.512ns 0.521ns 0.159ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { clock clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.151 ns" { clock {} clock~combout {} clock~clkctrl {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.254ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr25_21[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.069 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr25_21[4] {} } { 0.000ns 0.000ns 0.124ns 1.317ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controlador:ctrl\|state\[3\] reset clock 1.233 ns register " "Info: tsu for register \"controlador:ctrl\|state\[3\]\" (data pin = \"reset\", clock pin = \"clock\") is 1.233 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.343 ns + Longest pin register " "Info: + Longest pin to register delay is 4.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_T3 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.451 ns) 3.784 ns controlador:ctrl\|state~14 2 COMB LCCOMB_X50_Y27_N30 1 " "Info: 2: + IC(2.307 ns) + CELL(0.451 ns) = 3.784 ns; Loc. = LCCOMB_X50_Y27_N30; Fanout = 1; COMB Node = 'controlador:ctrl\|state~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { reset controlador:ctrl|state~14 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 4.247 ns controlador:ctrl\|state~15 3 COMB LCCOMB_X50_Y27_N6 1 " "Info: 3: + IC(0.285 ns) + CELL(0.178 ns) = 4.247 ns; Loc. = LCCOMB_X50_Y27_N6; Fanout = 1; COMB Node = 'controlador:ctrl\|state~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { controlador:ctrl|state~14 controlador:ctrl|state~15 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.343 ns controlador:ctrl\|state\[3\] 4 REG LCFF_X50_Y27_N7 13 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.343 ns; Loc. = LCFF_X50_Y27_N7; Fanout = 13; REG Node = 'controlador:ctrl\|state\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlador:ctrl|state~15 controlador:ctrl|state[3] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.751 ns ( 40.32 % ) " "Info: Total cell delay = 1.751 ns ( 40.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.592 ns ( 59.68 % ) " "Info: Total interconnect delay = 2.592 ns ( 59.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.343 ns" { reset controlador:ctrl|state~14 controlador:ctrl|state~15 controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.343 ns" { reset {} reset~combout {} controlador:ctrl|state~14 {} controlador:ctrl|state~15 {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 2.307ns 0.285ns 0.000ns } { 0.000ns 1.026ns 0.451ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.072 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 361 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.602 ns) 3.072 ns controlador:ctrl\|state\[3\] 3 REG LCFF_X50_Y27_N7 13 " "Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X50_Y27_N7; Fanout = 13; REG Node = 'controlador:ctrl\|state\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { clock~clkctrl controlador:ctrl|state[3] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.99 % ) " "Info: Total cell delay = 1.628 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.444 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { clock clock~clkctrl controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 0.124ns 1.320ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.343 ns" { reset controlador:ctrl|state~14 controlador:ctrl|state~15 controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.343 ns" { reset {} reset~combout {} controlador:ctrl|state~14 {} controlador:ctrl|state~15 {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 2.307ns 0.285ns 0.000ns } { 0.000ns 1.026ns 0.451ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { clock clock~clkctrl controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 0.124ns 1.320ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ReadData1\[5\] Instr_Reg:inst_reg\|Instr25_21\[1\] 20.461 ns register " "Info: tco from clock \"clock\" to destination pin \"ReadData1\[5\]\" through register \"Instr_Reg:inst_reg\|Instr25_21\[1\]\" is 20.461 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.070 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 361 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.602 ns) 3.070 ns Instr_Reg:inst_reg\|Instr25_21\[1\] 3 REG LCFF_X53_Y30_N19 46 " "Info: 3: + IC(1.318 ns) + CELL(0.602 ns) = 3.070 ns; Loc. = LCFF_X53_Y30_N19; Fanout = 46; REG Node = 'Instr_Reg:inst_reg\|Instr25_21\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { clock~clkctrl Instr_Reg:inst_reg|Instr25_21[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.03 % ) " "Info: Total cell delay = 1.628 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.442 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr25_21[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr25_21[1] {} } { 0.000ns 0.000ns 0.124ns 1.318ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.114 ns + Longest register pin " "Info: + Longest register to pin delay is 17.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst_reg\|Instr25_21\[1\] 1 REG LCFF_X53_Y30_N19 46 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y30_N19; Fanout = 46; REG Node = 'Instr_Reg:inst_reg\|Instr25_21\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst_reg|Instr25_21[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(0.521 ns) 2.746 ns Banco_reg:BancoDeRegistradores\|Mux26~4 2 COMB LCCOMB_X54_Y30_N20 1 " "Info: 2: + IC(2.225 ns) + CELL(0.521 ns) = 2.746 ns; Loc. = LCCOMB_X54_Y30_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux26~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { Instr_Reg:inst_reg|Instr25_21[1] Banco_reg:BancoDeRegistradores|Mux26~4 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.545 ns) 4.564 ns Banco_reg:BancoDeRegistradores\|Mux26~5 3 COMB LCCOMB_X54_Y31_N30 1 " "Info: 3: + IC(1.273 ns) + CELL(0.545 ns) = 4.564 ns; Loc. = LCCOMB_X54_Y31_N30; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux26~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { Banco_reg:BancoDeRegistradores|Mux26~4 Banco_reg:BancoDeRegistradores|Mux26~5 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.521 ns) 6.291 ns Banco_reg:BancoDeRegistradores\|Mux26~6 4 COMB LCCOMB_X51_Y28_N8 1 " "Info: 4: + IC(1.206 ns) + CELL(0.521 ns) = 6.291 ns; Loc. = LCCOMB_X51_Y28_N8; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux26~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { Banco_reg:BancoDeRegistradores|Mux26~5 Banco_reg:BancoDeRegistradores|Mux26~6 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.319 ns) 8.475 ns Banco_reg:BancoDeRegistradores\|Mux26~9 5 COMB LCCOMB_X50_Y30_N30 1 " "Info: 5: + IC(1.865 ns) + CELL(0.319 ns) = 8.475 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux26~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { Banco_reg:BancoDeRegistradores|Mux26~6 Banco_reg:BancoDeRegistradores|Mux26~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.178 ns) 10.132 ns Banco_reg:BancoDeRegistradores\|Mux26~20 6 COMB LCCOMB_X53_Y26_N24 1 " "Info: 6: + IC(1.479 ns) + CELL(0.178 ns) = 10.132 ns; Loc. = LCCOMB_X53_Y26_N24; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux26~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { Banco_reg:BancoDeRegistradores|Mux26~9 Banco_reg:BancoDeRegistradores|Mux26~20 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/vlma/Desktop/projeto/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.966 ns) + CELL(3.016 ns) 17.114 ns ReadData1\[5\] 7 PIN PIN_B14 0 " "Info: 7: + IC(3.966 ns) + CELL(3.016 ns) = 17.114 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'ReadData1\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.982 ns" { Banco_reg:BancoDeRegistradores|Mux26~20 ReadData1[5] } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 29.80 % ) " "Info: Total cell delay = 5.100 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.014 ns ( 70.20 % ) " "Info: Total interconnect delay = 12.014 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.114 ns" { Instr_Reg:inst_reg|Instr25_21[1] Banco_reg:BancoDeRegistradores|Mux26~4 Banco_reg:BancoDeRegistradores|Mux26~5 Banco_reg:BancoDeRegistradores|Mux26~6 Banco_reg:BancoDeRegistradores|Mux26~9 Banco_reg:BancoDeRegistradores|Mux26~20 ReadData1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.114 ns" { Instr_Reg:inst_reg|Instr25_21[1] {} Banco_reg:BancoDeRegistradores|Mux26~4 {} Banco_reg:BancoDeRegistradores|Mux26~5 {} Banco_reg:BancoDeRegistradores|Mux26~6 {} Banco_reg:BancoDeRegistradores|Mux26~9 {} Banco_reg:BancoDeRegistradores|Mux26~20 {} ReadData1[5] {} } { 0.000ns 2.225ns 1.273ns 1.206ns 1.865ns 1.479ns 3.966ns } { 0.000ns 0.521ns 0.545ns 0.521ns 0.319ns 0.178ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr25_21[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.070 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr25_21[1] {} } { 0.000ns 0.000ns 0.124ns 1.318ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.114 ns" { Instr_Reg:inst_reg|Instr25_21[1] Banco_reg:BancoDeRegistradores|Mux26~4 Banco_reg:BancoDeRegistradores|Mux26~5 Banco_reg:BancoDeRegistradores|Mux26~6 Banco_reg:BancoDeRegistradores|Mux26~9 Banco_reg:BancoDeRegistradores|Mux26~20 ReadData1[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.114 ns" { Instr_Reg:inst_reg|Instr25_21[1] {} Banco_reg:BancoDeRegistradores|Mux26~4 {} Banco_reg:BancoDeRegistradores|Mux26~5 {} Banco_reg:BancoDeRegistradores|Mux26~6 {} Banco_reg:BancoDeRegistradores|Mux26~9 {} Banco_reg:BancoDeRegistradores|Mux26~20 {} ReadData1[5] {} } { 0.000ns 2.225ns 1.273ns 1.206ns 1.865ns 1.479ns 3.966ns } { 0.000ns 0.521ns 0.545ns 0.521ns 0.319ns 0.178ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlador:ctrl\|state\[0\] reset clock -0.393 ns register " "Info: th for register \"controlador:ctrl\|state\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.393 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.072 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 361 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.602 ns) 3.072 ns controlador:ctrl\|state\[0\] 3 REG LCFF_X50_Y27_N1 13 " "Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 13; REG Node = 'controlador:ctrl\|state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { clock~clkctrl controlador:ctrl|state[0] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.99 % ) " "Info: Total cell delay = 1.628 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.444 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { clock clock~clkctrl controlador:ctrl|state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[0] {} } { 0.000ns 0.000ns 0.124ns 1.320ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.751 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_T3 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/vlma/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.322 ns) 3.655 ns controlador:ctrl\|state~11 2 COMB LCCOMB_X50_Y27_N0 1 " "Info: 2: + IC(2.307 ns) + CELL(0.322 ns) = 3.655 ns; Loc. = LCCOMB_X50_Y27_N0; Fanout = 1; COMB Node = 'controlador:ctrl\|state~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { reset controlador:ctrl|state~11 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.751 ns controlador:ctrl\|state\[0\] 3 REG LCFF_X50_Y27_N1 13 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.751 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 13; REG Node = 'controlador:ctrl\|state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlador:ctrl|state~11 controlador:ctrl|state[0] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/vlma/Desktop/projeto/controlador.sv" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 38.50 % ) " "Info: Total cell delay = 1.444 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.307 ns ( 61.50 % ) " "Info: Total interconnect delay = 2.307 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.751 ns" { reset controlador:ctrl|state~11 controlador:ctrl|state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.751 ns" { reset {} reset~combout {} controlador:ctrl|state~11 {} controlador:ctrl|state[0] {} } { 0.000ns 0.000ns 2.307ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { clock clock~clkctrl controlador:ctrl|state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[0] {} } { 0.000ns 0.000ns 0.124ns 1.320ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.751 ns" { reset controlador:ctrl|state~11 controlador:ctrl|state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.751 ns" { reset {} reset~combout {} controlador:ctrl|state~11 {} controlador:ctrl|state[0] {} } { 0.000ns 0.000ns 2.307ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 17:30:20 2018 " "Info: Processing ended: Thu Apr 12 17:30:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
