module dac_control(clk,
							clk_high,
							dac_value);
input clk, clk_high;
output reg[7:0] dac_value;

always @ (posedge clk) begin

	dac_value <= 8'b11111111;

end							
							
							
							
endmodule							
