# ğŸ”§ Verilog HDL: PIDåˆ¶å¾¡å™¨ï¼ˆQ8.8å›ºå®šå°æ•°ç‚¹å½¢å¼ï¼‰

æœ¬ãƒ•ã‚¡ã‚¤ãƒ«ã¯ã€å€’ç«‹æŒ¯å­ãªã©ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡ã¸ã®å¿œç”¨ã‚’æƒ³å®šã—ãŸ **PIDåˆ¶å¾¡å™¨ã®HDLè¨˜è¿°ä¾‹** ã§ã™ã€‚  
å›ºå®šå°æ•°ç‚¹ï¼ˆQ8.8ï¼‰ã«ã‚ˆã‚‹åŠ ç®—ãƒ»ä¹—ç®—ã‚’ç”¨ã„ã€**åˆæˆå¯èƒ½ãªVerilogæ§‹æ–‡**ã§è¨˜è¿°ã—ã¦ã„ã¾ã™ã€‚

---

## ğŸ’¡ ä»•æ§˜æ¦‚è¦

- **å…¥åŠ›**
  - `setpoint`, `measured`ï¼š16bit ç¬¦å·ä»˜ã Q8.8 å½¢å¼
- **å‡ºåŠ›**
  - `control_out`ï¼šåˆ¶å¾¡ä¿¡å·ï¼ˆQ8.8ï¼‰
- **å†…éƒ¨å‡¦ç†**
  - æ¯”ä¾‹ã€ç©åˆ†ã€å¾®åˆ†é …ã®åŠ ç®—
  - éå»ã‚¨ãƒ©ãƒ¼å€¤ä¿æŒï¼ˆ`prev_error`ï¼‰

---

## ğŸ“„ Verilogã‚½ãƒ¼ã‚¹ã‚³ãƒ¼ãƒ‰

```verilog
// pid_controller.v
// å›ºå®šå°æ•°ç‚¹Q8.8å½¢å¼ã«ã‚ˆã‚‹ç°¡æ˜“PIDåˆ¶å¾¡å™¨ï¼ˆåˆæˆå¯èƒ½ãªæ§‹æ–‡ï¼‰

module pid_controller (
    input wire clk,
    input wire rst,
    input wire signed [15:0] setpoint,   // Q8.8
    input wire signed [15:0] measured,   // Q8.8
    output reg signed [15:0] control_out // Q8.8
);

// å®šæ•°ä¿‚æ•°ï¼ˆä¾‹: Kp = 1.0, Ki = 0.1, Kd = 0.01ï¼‰
parameter signed [15:0] Kp = 16'd256;  // 1.0 * 256
parameter signed [15:0] Ki = 16'd26;   // 0.1 * 256
parameter signed [15:0] Kd = 16'd3;    // 0.01 * 256

reg signed [15:0] error;
reg signed [31:0] integral;     // æ‹¡å¼µãƒ“ãƒƒãƒˆå¹…
reg signed [15:0] derivative;
reg signed [15:0] prev_error;

always @(posedge clk or posedge rst) begin
    if (rst) begin
        error <= 0;
        integral <= 0;
        derivative <= 0;
        prev_error <= 0;
        control_out <= 0;
    end else begin
        error <= setpoint - measured;
        integral <= integral + error;
        derivative <= error - prev_error;
        control_out <= (Kp * error >>> 8) + (Ki * integral >>> 8) + (Kd * derivative >>> 8);
        prev_error <= error;
    end
end

endmodule
```
