project -fileorder "C:/lscc/diamond/3.12/cae_library/synthesis/vhdl/machxo2.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/packageAdder4bit00.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/packageFA00.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/packageHA00.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/xor00.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/and00.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/or00.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/xnor00.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/HA00.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/FA00.vhd" "D:/ISC/Semestre\ 2021-1/Arquitectura\ de\ Computadoras/practicas/07_adder00/adder4bit00.vhd" 