#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Apr 22 10:27:18 2024
# Process ID: 13364
# Log file: C:/Users/asus/Desktop/硬件综合课设/参考/HardwareProject-main/IP_LZK/I2C/new_iic_ip_lzk/project_1/vivado.log
# Journal file: C:/Users/asus/Desktop/硬件综合课设/参考/HardwareProject-main/IP_LZK/I2C/new_iic_ip_lzk/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/asus/Desktop/硬件综合课设/参考/HardwareProject-main/IP_LZK/I2C/new_iic_ip_lzk/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/asus/Desktop/硬件综合课设/参考/HardwareProject-main/IP_LZK/I2C/new_iic_ip_lzk/project_1'
INFO: [Project 1-313] Project file moved from 'F:/ZYNQ/new_iic_ip_lzk/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asus/Desktop/硬件综合课设/参考/HardwareProject-main/IP_LZK/I2C/new_iic_ip_lzk/ip_repo/i2c_ip_lzk_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/CCDCH/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 886.652 ; gain = 177.617
open_bd_design {C:/Users/asus/Desktop/硬件综合课设/参考/HardwareProject-main/IP_LZK/I2C/new_iic_ip_lzk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:i2c_ip_lzk:1.0 - i2c_ip_lzk_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/asus/Desktop/硬件综合课设/参考/HardwareProject-main/IP_LZK/I2C/new_iic_ip_lzk/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 908.367 ; gain = 21.715
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 10:28:15 2024...
