<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/scdata_ctr_io.v.html" target="file-frame">third_party/tests/utd-sv/scdata_ctr_io.v</a>
time_elapsed: 0.046s
ram usage: 11220 KB
</pre>
<pre class="log">

module scdata_ctr_io (
	so,
	scdata_sctag_decc_c6_ctr,
	scdata_decc_out_c6,
	cache_decc_in_c3,
	cache_col_offset_c3,
	cache_word_en_c3,
	cache_way_sel_c3_0,
	cache_set_c3_0,
	cache_wr_en_c3_0,
	cache_way_sel_c3_1,
	cache_set_c3_1,
	cache_wr_en_c3_1,
	cache_way_sel_c3_2,
	cache_set_c3_2,
	cache_wr_en_c3_2,
	cache_way_sel_c3_3,
	cache_set_c3_3,
	cache_wr_en_c3_3,
	sctag_scdata_way_sel_c2_buf,
	sctag_scdata_rd_wr_c2_buf,
	sctag_scdata_set_c2_buf,
	sctag_scdata_col_offset_c2_buf,
	sctag_scdata_word_en_c2_buf,
	sctag_scdata_fbrd_c3_buf,
	scbuf_scdata_fbdecc_c5,
	sctag_scdata_fb_hit_c3_buf,
	sctag_scdata_stdecc_c2_buf,
	cache_decc_out_c5,
	rclk,
	se,
	si
);
	input [11:0] sctag_scdata_way_sel_c2_buf;
	input sctag_scdata_rd_wr_c2_buf;
	input [9:0] sctag_scdata_set_c2_buf;
	input [3:0] sctag_scdata_col_offset_c2_buf;
	input [15:0] sctag_scdata_word_en_c2_buf;
	input sctag_scdata_fbrd_c3_buf;
	input [623:0] scbuf_scdata_fbdecc_c5;
	input sctag_scdata_fb_hit_c3_buf;
	input [77:0] sctag_scdata_stdecc_c2_buf;
	input [623:0] cache_decc_out_c5;
	input rclk;
	input se;
	input si;
	output so;
	output [155:0] scdata_sctag_decc_c6_ctr;
	output [623:0] scdata_decc_out_c6;
	output [623:0] cache_decc_in_c3;
	output [3:0] cache_col_offset_c3;
	output [15:0] cache_word_en_c3;
	output [11:0] cache_way_sel_c3_0;
	output [9:0] cache_set_c3_0;
	output cache_wr_en_c3_0;
	output [11:0] cache_way_sel_c3_1;
	output [9:0] cache_set_c3_1;
	output cache_wr_en_c3_1;
	output [11:0] cache_way_sel_c3_2;
	output [9:0] cache_set_c3_2;
	output cache_wr_en_c3_2;
	output [11:0] cache_way_sel_c3_3;
	output [9:0] cache_set_c3_3;
	output cache_wr_en_c3_3;
	wire [11:0] cache_way_sel_c3;
	wire [9:0] cache_set_c3;
	wire cache_wr_en_c3;
	wire [77:0] st_decc_out_c3;
	wire [155:0] scdata_sctag_decc_c5;
	wire sel_decc_c5_23;
	wire [155:0] decc_c5_01;
	wire [155:0] decc_c5_23;
	wire [3:0] cache_col_offset_c4;
	wire [3:0] cache_col_offset_c5;
	wire cache_sel_fbdecc_c4;
	wire cache_sel_fbdecc_c5;
	wire cache_fb_hit_c4;
	wire cache_fb_hit_c5;
	wire [155:0] scdata_sctag_decc_c6_ctr;
	wire [623:0] rd_decc_out_c5;
	wire [623:0] scdata_decc_out_c5;
	wire [623:0] scdata_decc_out_c6;
	dff_s #(12) ff_cache_way_sel_c3(
		.q(cache_way_sel_c3[11:0]),
		.din(sctag_scdata_way_sel_c2_buf[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign cache_way_sel_c3_0 = cache_way_sel_c3;
	assign cache_way_sel_c3_1 = cache_way_sel_c3;
	assign cache_way_sel_c3_2 = cache_way_sel_c3;
	assign cache_way_sel_c3_3 = cache_way_sel_c3;
	dff_s #(10) ff_cache_set_c3(
		.q(cache_set_c3[9:0]),
		.din(sctag_scdata_set_c2_buf[9:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign cache_set_c3_0 = cache_set_c3;
	assign cache_set_c3_1 = cache_set_c3;
	assign cache_set_c3_2 = cache_set_c3;
	assign cache_set_c3_3 = cache_set_c3;
	dff_s #(4) ff_cache_col_offset_c3(
		.q(cache_col_offset_c3[3:0]),
		.din(sctag_scdata_col_offset_c2_buf[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_cache_col_offset_c4(
		.q(cache_col_offset_c4[3:0]),
		.din(cache_col_offset_c3[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_cache_col_offset_c5(
		.q(cache_col_offset_c5[3:0]),
		.din(cache_col_offset_c4[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(16) ff_cache_word_en_c3(
		.q(cache_word_en_c3[15:0]),
		.din(sctag_scdata_word_en_c2_buf[15:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_cache_wr_en_c3(
		.q(cache_wr_en_c3),
		.din(~sctag_scdata_rd_wr_c2_buf),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign cache_wr_en_c3_0 = cache_wr_en_c3;
	assign cache_wr_en_c3_1 = cache_wr_en_c3;
	assign cache_wr_en_c3_2 = cache_wr_en_c3;
	assign cache_wr_en_c3_3 = cache_wr_en_c3;
	dff_s #(1) ff_cache_sel_fbdecc_c4(
		.q(cache_sel_fbdecc_c4),
		.din(sctag_scdata_fbrd_c3_buf),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_cache_sel_fbdecc_c5(
		.q(cache_sel_fbdecc_c5),
		.din(cache_sel_fbdecc_c4),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_cache_fb_hit_c4(
		.q(cache_fb_hit_c4),
		.din(sctag_scdata_fb_hit_c3_buf),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_cache_fb_hit_c5(
		.q(cache_fb_hit_c5),
		.din(cache_fb_hit_c4),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(78) ff_st_decc_out_c3(
		.q(st_decc_out_c3[77:0]),
		.din(sctag_scdata_stdecc_c2_buf[77:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(624) mux_cache_decc_in_c3(
		.dout(cache_decc_in_c3[623:0]),
		.in0({8 {st_decc_out_c3[77:0]}}),
		.in1(scbuf_scdata_fbdecc_c5[623:0]),
		.sel0(~cache_sel_fbdecc_c5),
		.sel1(cache_sel_fbdecc_c5)
	);
	dff_s #(156) ff_scdata_sctag_decc_c6(
		.q(scdata_sctag_decc_c6_ctr[155:0]),
		.din(scdata_sctag_decc_c5[155:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(624) mux_rd_decc_out_c5(
		.dout(rd_decc_out_c5[623:0]),
		.in0(cache_decc_out_c5[623:0]),
		.in1(scbuf_scdata_fbdecc_c5[623:0]),
		.sel0(~cache_fb_hit_c5),
		.sel1(cache_fb_hit_c5)
	);
	assign scdata_decc_out_c5[623:0] = rd_decc_out_c5[623:0];
	dff_s #(624) ff_scdata_decc_out_c6(
		.q(scdata_decc_out_c6[623:0]),
		.din(scdata_decc_out_c5[623:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign sel_decc_c5_23 = (cache_col_offset_c5[3] || cache_col_offset_c5[2]);
	mux2ds #(156) mux_decc_c5_01(
		.dout(decc_c5_01[155:0]),
		.in0(rd_decc_out_c5[155:0]),
		.in1(rd_decc_out_c5[311:156]),
		.sel0(cache_col_offset_c5[0]),
		.sel1(~cache_col_offset_c5[0])
	);
	mux2ds #(156) mux_decc_c5_23(
		.dout(decc_c5_23[155:0]),
		.in0(rd_decc_out_c5[467:312]),
		.in1(rd_decc_out_c5[623:468]),
		.sel0(cache_col_offset_c5[2]),
		.sel1(~cache_col_offset_c5[2])
	);
	mux2ds #(156) mux_scdata_sctag_decc_c5(
		.dout(scdata_sctag_decc_c5[155:0]),
		.in0(decc_c5_01[155:0]),
		.in1(decc_c5_23[155:0]),
		.sel0(~sel_decc_c5_23),
		.sel1(sel_decc_c5_23)
	);
endmodule

</pre>
</body>