// Seed: 2459230079
module module_0;
  logic id_1;
  ;
  assign id_1 = -1 - id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output reg id_7;
  inout wire id_6;
  output wire id_5;
  inout uwire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8;
  initial id_7 = id_6;
  assign id_4 = -1;
  reg id_9;
  ;
  initial
    if (1) id_9 <= 1 + 1;
    else id_9 <= #1 id_1;
endmodule
