// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
	DMux8Way(in=load, sel=address[6..8], a=load7, b=load6, c=load5, d=load4, e=load3, f=load2, g=load1, h=load0);
    RAM64(in=in, address=address[0..5], load=load0, out=ram0);
    RAM64(in=in, address=address[0..5], load=load1, out=ram1);
    RAM64(in=in, address=address[0..5], load=load2, out=ram2);
    RAM64(in=in, address=address[0..5], load=load3, out=ram3);
    RAM64(in=in, address=address[0..5], load=load4, out=ram4);
    RAM64(in=in, address=address[0..5], load=load5, out=ram5);
    RAM64(in=in, address=address[0..5], load=load6, out=ram6);
    RAM64(in=in, address=address[0..5], load=load7, out=ram7);
	Mux8Way16(a=ram7, b=ram6, c=ram5, d=ram4, e=ram3, f=ram2, g=ram1, h=ram0, sel=address[6..8], out=out);
}
