// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "conv1x1DSP2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic conv1x1DSP2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic conv1x1DSP2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> conv1x1DSP2::ap_ST_fsm_state1 = "1";
const sc_lv<5> conv1x1DSP2::ap_ST_fsm_state2 = "10";
const sc_lv<5> conv1x1DSP2::ap_ST_fsm_state3 = "100";
const sc_lv<5> conv1x1DSP2::ap_ST_fsm_pp0_stage0 = "1000";
const sc_lv<5> conv1x1DSP2::ap_ST_fsm_state13 = "10000";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool conv1x1DSP2::ap_const_boolean_1 = true;
const bool conv1x1DSP2::ap_const_boolean_0 = false;
const sc_lv<1> conv1x1DSP2::ap_const_lv1_0 = "0";
const sc_lv<1> conv1x1DSP2::ap_const_lv1_1 = "1";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_1 = "1";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_2 = "10";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_3 = "11";
const sc_lv<45> conv1x1DSP2::ap_const_lv45_0 = "000000000000000000000000000000000000000000000";
const sc_lv<14> conv1x1DSP2::ap_const_lv14_0 = "00000000000000";
const sc_lv<10> conv1x1DSP2::ap_const_lv10_0 = "0000000000";
const sc_lv<5> conv1x1DSP2::ap_const_lv5_0 = "00000";
const sc_lv<45> conv1x1DSP2::ap_const_lv45_1680 = "1011010000000";
const sc_lv<45> conv1x1DSP2::ap_const_lv45_1 = "1";
const sc_lv<14> conv1x1DSP2::ap_const_lv14_1680 = "1011010000000";
const sc_lv<14> conv1x1DSP2::ap_const_lv14_1 = "1";
const sc_lv<4> conv1x1DSP2::ap_const_lv4_0 = "0000";
const sc_lv<5> conv1x1DSP2::ap_const_lv5_10 = "10000";
const sc_lv<10> conv1x1DSP2::ap_const_lv10_120 = "100100000";
const sc_lv<5> conv1x1DSP2::ap_const_lv5_1 = "1";
const sc_lv<10> conv1x1DSP2::ap_const_lv10_1 = "1";
const sc_lv<9> conv1x1DSP2::ap_const_lv9_0 = "000000000";
const sc_lv<13> conv1x1DSP2::ap_const_lv13_DD = "11011101";
const sc_lv<10> conv1x1DSP2::ap_const_lv10_366 = "1101100110";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_4 = "100";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_7 = "111";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_8 = "1000";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_B = "1011";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_C = "1100";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_F = "1111";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_10 = "10000";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_17 = "10111";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_18 = "11000";
const sc_lv<32> conv1x1DSP2::ap_const_lv32_1F = "11111";
const sc_lv<5> conv1x1DSP2::ap_const_lv5_F = "1111";

conv1x1DSP2::conv1x1DSP2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    conv_8_bias_new_V_0_U = new conv1x1DSP2_conv_dRK("conv_8_bias_new_V_0_U");
    conv_8_bias_new_V_0_U->clk(ap_clk);
    conv_8_bias_new_V_0_U->reset(ap_rst);
    conv_8_bias_new_V_0_U->address0(conv_8_bias_new_V_0_address0);
    conv_8_bias_new_V_0_U->ce0(conv_8_bias_new_V_0_ce0);
    conv_8_bias_new_V_0_U->q0(conv_8_bias_new_V_0_q0);
    conv_8_bias_new_V_0_U->address1(conv_8_bias_new_V_0_address1);
    conv_8_bias_new_V_0_U->ce1(conv_8_bias_new_V_0_ce1);
    conv_8_bias_new_V_0_U->q1(conv_8_bias_new_V_0_q1);
    conv_8_bias_new_V_1_U = new conv1x1DSP2_conv_dSL("conv_8_bias_new_V_1_U");
    conv_8_bias_new_V_1_U->clk(ap_clk);
    conv_8_bias_new_V_1_U->reset(ap_rst);
    conv_8_bias_new_V_1_U->address0(conv_8_bias_new_V_1_address0);
    conv_8_bias_new_V_1_U->ce0(conv_8_bias_new_V_1_ce0);
    conv_8_bias_new_V_1_U->q0(conv_8_bias_new_V_1_q0);
    conv_8_bias_new_V_1_U->address1(conv_8_bias_new_V_1_address1);
    conv_8_bias_new_V_1_U->ce1(conv_8_bias_new_V_1_ce1);
    conv_8_bias_new_V_1_U->q1(conv_8_bias_new_V_1_q1);
    conv_8_w_new_V_0_U = new conv1x1DSP2_conv_dTL("conv_8_w_new_V_0_U");
    conv_8_w_new_V_0_U->clk(ap_clk);
    conv_8_w_new_V_0_U->reset(ap_rst);
    conv_8_w_new_V_0_U->address0(conv_8_w_new_V_0_address0);
    conv_8_w_new_V_0_U->ce0(conv_8_w_new_V_0_ce0);
    conv_8_w_new_V_0_U->q0(conv_8_w_new_V_0_q0);
    conv_8_w_new_V_1_U = new conv1x1DSP2_conv_dUL("conv_8_w_new_V_1_U");
    conv_8_w_new_V_1_U->clk(ap_clk);
    conv_8_w_new_V_1_U->reset(ap_rst);
    conv_8_w_new_V_1_U->address0(conv_8_w_new_V_1_address0);
    conv_8_w_new_V_1_U->ce0(conv_8_w_new_V_1_ce0);
    conv_8_w_new_V_1_U->q0(conv_8_w_new_V_1_q0);
    grp_simd_mac_DSP2_fu_274 = new simd_mac_DSP2("grp_simd_mac_DSP2_fu_274");
    grp_simd_mac_DSP2_fu_274->ap_clk(ap_clk);
    grp_simd_mac_DSP2_fu_274->ap_rst(ap_rst);
    grp_simd_mac_DSP2_fu_274->invec_0_V_read(grp_simd_mac_DSP2_fu_274_invec_0_V_read);
    grp_simd_mac_DSP2_fu_274->invec_1_V_read(grp_simd_mac_DSP2_fu_274_invec_1_V_read);
    grp_simd_mac_DSP2_fu_274->invec_2_V_read(grp_simd_mac_DSP2_fu_274_invec_2_V_read);
    grp_simd_mac_DSP2_fu_274->invec_3_V_read(grp_simd_mac_DSP2_fu_274_invec_3_V_read);
    grp_simd_mac_DSP2_fu_274->w0vec_0_V_read(grp_simd_mac_DSP2_fu_274_w0vec_0_V_read);
    grp_simd_mac_DSP2_fu_274->w0vec_1_V_read(grp_simd_mac_DSP2_fu_274_w0vec_1_V_read);
    grp_simd_mac_DSP2_fu_274->w0vec_2_V_read(grp_simd_mac_DSP2_fu_274_w0vec_2_V_read);
    grp_simd_mac_DSP2_fu_274->w0vec_3_V_read(grp_simd_mac_DSP2_fu_274_w0vec_3_V_read);
    grp_simd_mac_DSP2_fu_274->w1vec_0_V_read(grp_simd_mac_DSP2_fu_274_w1vec_0_V_read);
    grp_simd_mac_DSP2_fu_274->w1vec_1_V_read(grp_simd_mac_DSP2_fu_274_w1vec_1_V_read);
    grp_simd_mac_DSP2_fu_274->w1vec_2_V_read(grp_simd_mac_DSP2_fu_274_w1vec_2_V_read);
    grp_simd_mac_DSP2_fu_274->w1vec_3_V_read(grp_simd_mac_DSP2_fu_274_w1vec_3_V_read);
    grp_simd_mac_DSP2_fu_274->ap_return_0(grp_simd_mac_DSP2_fu_274_ap_return_0);
    grp_simd_mac_DSP2_fu_274->ap_return_1(grp_simd_mac_DSP2_fu_274_ap_return_1);
    grp_simd_mac_DSP2_fu_274->ap_ce(grp_simd_mac_DSP2_fu_274_ap_ce);
    ultra_net_mul_14ndVL_U735 = new ultra_net_mul_14ndVL<1,2,14,32,45>("ultra_net_mul_14ndVL_U735");
    ultra_net_mul_14ndVL_U735->clk(ap_clk);
    ultra_net_mul_14ndVL_U735->reset(ap_rst);
    ultra_net_mul_14ndVL_U735->din0(grp_fu_311_p0);
    ultra_net_mul_14ndVL_U735->din1(grp_fu_311_p1);
    ultra_net_mul_14ndVL_U735->ce(ap_var_for_const0);
    ultra_net_mul_14ndVL_U735->dout(grp_fu_311_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln213_1_fu_322_p2);
    sensitive << ( indvar_flatten83_reg_219 );

    SC_METHOD(thread_add_ln213_fu_302_p2);
    sensitive << ( shl_ln213_fu_290_p2 );
    sensitive << ( shl_ln213_1_fu_296_p2 );

    SC_METHOD(thread_add_ln214_fu_334_p2);
    sensitive << ( indvar_flatten37_reg_230 );

    SC_METHOD(thread_add_ln215_1_fu_734_p2);
    sensitive << ( outPartialArr_1_V_fu_713_p3 );
    sensitive << ( sext_ln215_80_fu_705_p1 );

    SC_METHOD(thread_add_ln215_5_fu_460_p2);
    sensitive << ( indvar_flatten_reg_241 );

    SC_METHOD(thread_add_ln215_fu_728_p2);
    sensitive << ( select_ln235_fu_708_p3 );
    sensitive << ( sext_ln215_fu_702_p1 );

    SC_METHOD(thread_add_ln224_fu_506_p2);
    sensitive << ( zext_ln216_fu_503_p1 );
    sensitive << ( zext_ln215_fu_494_p1 );

    SC_METHOD(thread_add_ln700_fu_691_p2);
    sensitive << ( sext_ln68_fu_681_p1 );
    sensitive << ( ap_sig_allocacmp_outPartialArr_1_V_2_1 );

    SC_METHOD(thread_and_ln214_1_fu_385_p2);
    sensitive << ( xor_ln214_fu_362_p2 );
    sensitive << ( icmp_ln215_fu_379_p2 );

    SC_METHOD(thread_and_ln214_fu_373_p2);
    sensitive << ( icmp_ln216_fu_367_p2 );
    sensitive << ( xor_ln214_fu_362_p2 );

    SC_METHOD(thread_and_ln215_fu_415_p2);
    sensitive << ( and_ln214_fu_373_p2 );
    sensitive << ( or_ln215_1_fu_410_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( icmp_ln244_reg_981 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( icmp_ln244_reg_981 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001_ignoreCallOp101);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( icmp_ln244_reg_981 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( icmp_ln244_reg_981 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( reps_empty_n );

    SC_METHOD(thread_ap_block_state10_pp0_stage0_iter6);

    SC_METHOD(thread_ap_block_state10_pp0_stage0_iter6_ignore_call56);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter7);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter7_ignore_call56);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter8);
    sensitive << ( out_V_V_full_n );
    sensitive << ( icmp_ln244_reg_981 );

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter8_ignore_call56);
    sensitive << ( out_V_V_full_n );
    sensitive << ( icmp_ln244_reg_981 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter0_ignore_call56);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter1_ignore_call56);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter2_ignore_call56);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter3);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter3_ignore_call56);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter4_ignore_call56);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter5);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter5_ignore_call56);

    SC_METHOD(thread_ap_condition_pp0_exit_iter2_state6);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_ap_sig_allocacmp_outPartialArr_1_V_2_1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter7_reg );
    sensitive << ( outPartialArr_1_V_2_fu_116 );
    sensitive << ( outPartialArr_1_V_fu_713_p3 );

    SC_METHOD(thread_ap_sig_allocacmp_outPartialArr_V_0_3_1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter7_reg );
    sensitive << ( outPartialArr_V_0_3_s_fu_120 );
    sensitive << ( select_ln235_fu_708_p3 );

    SC_METHOD(thread_conv_8_bias_new_V_0_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln247_fu_356_p1 );

    SC_METHOD(thread_conv_8_bias_new_V_0_address1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( zext_ln247_1_fu_498_p1 );

    SC_METHOD(thread_conv_8_bias_new_V_0_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_conv_8_bias_new_V_0_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_conv_8_bias_new_V_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln247_fu_356_p1 );

    SC_METHOD(thread_conv_8_bias_new_V_1_address1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( zext_ln247_1_fu_498_p1 );

    SC_METHOD(thread_conv_8_bias_new_V_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_conv_8_bias_new_V_1_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_conv_8_w_new_V_0_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( zext_ln224_fu_512_p1 );

    SC_METHOD(thread_conv_8_w_new_V_0_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_conv_8_w_new_V_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( zext_ln224_fu_512_p1 );

    SC_METHOD(thread_conv_8_w_new_V_1_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_grp_fu_311_p0);
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_grp_fu_311_p1);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( grp_fu_311_p10 );

    SC_METHOD(thread_grp_fu_311_p10);
    sensitive << ( add_ln213_reg_761 );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_ap_ce);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001_ignoreCallOp101 );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_invec_0_V_read);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_invec_1_V_read);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_invec_2_V_read);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_invec_3_V_read);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_w0vec_0_V_read);
    sensitive << ( conv_8_w_new_V_0_q0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_w0vec_1_V_read);
    sensitive << ( conv_8_w_new_V_0_q0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_w0vec_2_V_read);
    sensitive << ( conv_8_w_new_V_0_q0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_w0vec_3_V_read);
    sensitive << ( conv_8_w_new_V_0_q0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_w1vec_0_V_read);
    sensitive << ( conv_8_w_new_V_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_w1vec_1_V_read);
    sensitive << ( conv_8_w_new_V_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_w1vec_2_V_read);
    sensitive << ( conv_8_w_new_V_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_grp_simd_mac_DSP2_fu_274_w1vec_3_V_read);
    sensitive << ( conv_8_w_new_V_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_icmp_ln213_fu_317_p2);
    sensitive << ( indvar_flatten83_reg_219 );
    sensitive << ( bound46_reg_771 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln214_fu_328_p2);
    sensitive << ( indvar_flatten37_reg_230 );
    sensitive << ( icmp_ln213_fu_317_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln215_fu_379_p2);
    sensitive << ( icmp_ln213_reg_776 );
    sensitive << ( indvar_flatten_reg_241 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_icmp_ln216_fu_367_p2);
    sensitive << ( icmp_ln213_reg_776 );
    sensitive << ( simdIdx_0_i_reg_263 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_icmp_ln235_fu_664_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter6_reg );
    sensitive << ( select_ln215_4_reg_833_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_icmp_ln244_fu_697_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter6_reg );
    sensitive << ( select_ln215_4_reg_833_pp0_iter6_reg );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln213_reg_776_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_or_ln215_1_fu_410_p2);
    sensitive << ( icmp_ln214_reg_785 );
    sensitive << ( xor_ln215_fu_404_p2 );

    SC_METHOD(thread_or_ln215_2_fu_427_p2);
    sensitive << ( and_ln215_fu_415_p2 );
    sensitive << ( and_ln214_1_fu_385_p2 );

    SC_METHOD(thread_or_ln215_3_fu_433_p2);
    sensitive << ( icmp_ln214_reg_785 );
    sensitive << ( or_ln215_2_fu_427_p2 );

    SC_METHOD(thread_or_ln215_fu_391_p2);
    sensitive << ( icmp_ln214_reg_785 );
    sensitive << ( and_ln214_1_fu_385_p2 );

    SC_METHOD(thread_outPartialArr_0_V_2_fu_685_p2);
    sensitive << ( outPartialArr_0_V_fu_677_p1 );
    sensitive << ( ap_sig_allocacmp_outPartialArr_V_0_3_1 );

    SC_METHOD(thread_outPartialArr_0_V_fu_677_p1);
    sensitive << ( grp_simd_mac_DSP2_fu_274_ap_return_0 );

    SC_METHOD(thread_outPartialArr_1_V_fu_713_p3);
    sensitive << ( icmp_ln235_reg_955 );
    sensitive << ( sext_ln68_reg_966 );
    sensitive << ( add_ln700_reg_976 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( icmp_ln244_reg_981 );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( icmp_ln244_reg_981 );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( add_ln215_1_fu_734_p2 );
    sensitive << ( add_ln215_fu_728_p2 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( icmp_ln244_reg_981 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_peIdx_fu_421_p2);
    sensitive << ( select_ln215_fu_396_p3 );

    SC_METHOD(thread_reps_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( reps_empty_n );

    SC_METHOD(thread_reps_read);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( reps_empty_n );

    SC_METHOD(thread_select_ln214_fu_340_p3);
    sensitive << ( icmp_ln214_fu_328_p2 );
    sensitive << ( add_ln214_fu_334_p2 );

    SC_METHOD(thread_select_ln215_1_fu_474_p3);
    sensitive << ( shl_ln_reg_798 );
    sensitive << ( or_ln215_reg_813 );

    SC_METHOD(thread_select_ln215_2_fu_518_p3);
    sensitive << ( or_ln215_reg_813_pp0_iter2_reg );
    sensitive << ( conv_8_bias_new_V_0_1_reg_855 );

    SC_METHOD(thread_select_ln215_3_fu_524_p3);
    sensitive << ( or_ln215_reg_813_pp0_iter2_reg );
    sensitive << ( conv_8_bias_new_V_1_1_reg_860 );

    SC_METHOD(thread_select_ln215_4_fu_438_p3);
    sensitive << ( simdIdx_0_i_reg_263 );
    sensitive << ( or_ln215_3_fu_433_p2 );

    SC_METHOD(thread_select_ln215_5_fu_487_p3);
    sensitive << ( and_ln215_reg_820 );
    sensitive << ( shl_ln224_mid1_fu_480_p3 );
    sensitive << ( select_ln215_1_fu_474_p3 );

    SC_METHOD(thread_select_ln215_6_fu_530_p3);
    sensitive << ( conv_8_bias_new_V_0_q1 );
    sensitive << ( and_ln215_reg_820_pp0_iter2_reg );
    sensitive << ( select_ln215_2_fu_518_p3 );

    SC_METHOD(thread_select_ln215_7_fu_537_p3);
    sensitive << ( conv_8_bias_new_V_1_q1 );
    sensitive << ( and_ln215_reg_820_pp0_iter2_reg );
    sensitive << ( select_ln215_3_fu_524_p3 );

    SC_METHOD(thread_select_ln215_8_fu_446_p3);
    sensitive << ( and_ln215_fu_415_p2 );
    sensitive << ( peIdx_fu_421_p2 );
    sensitive << ( select_ln215_fu_396_p3 );

    SC_METHOD(thread_select_ln215_9_fu_466_p3);
    sensitive << ( or_ln215_fu_391_p2 );
    sensitive << ( add_ln215_5_fu_460_p2 );

    SC_METHOD(thread_select_ln215_fu_396_p3);
    sensitive << ( peIdx_0_i_reg_252 );
    sensitive << ( or_ln215_fu_391_p2 );

    SC_METHOD(thread_select_ln235_fu_708_p3);
    sensitive << ( icmp_ln235_reg_955 );
    sensitive << ( outPartialArr_0_V_reg_961 );
    sensitive << ( outPartialArr_0_V_2_reg_971 );

    SC_METHOD(thread_sext_ln215_80_fu_705_p1);
    sensitive << ( select_ln215_7_reg_890_pp0_iter7_reg );

    SC_METHOD(thread_sext_ln215_fu_702_p1);
    sensitive << ( select_ln215_6_reg_885_pp0_iter7_reg );

    SC_METHOD(thread_sext_ln68_fu_681_p1);
    sensitive << ( grp_simd_mac_DSP2_fu_274_ap_return_1 );

    SC_METHOD(thread_shl_ln213_1_fu_296_p2);
    sensitive << ( reps_dout );

    SC_METHOD(thread_shl_ln213_fu_290_p2);
    sensitive << ( reps_dout );

    SC_METHOD(thread_shl_ln224_mid1_fu_480_p3);
    sensitive << ( peIdx_reg_827 );

    SC_METHOD(thread_shl_ln_fu_348_p3);
    sensitive << ( peIdx_0_i_reg_252 );

    SC_METHOD(thread_simdIdx_fu_454_p2);
    sensitive << ( select_ln215_4_fu_438_p3 );

    SC_METHOD(thread_xor_ln214_fu_362_p2);
    sensitive << ( icmp_ln214_reg_785 );

    SC_METHOD(thread_xor_ln215_fu_404_p2);
    sensitive << ( icmp_ln215_fu_379_p2 );

    SC_METHOD(thread_zext_ln215_fu_494_p1);
    sensitive << ( select_ln215_5_fu_487_p3 );

    SC_METHOD(thread_zext_ln216_fu_503_p1);
    sensitive << ( select_ln215_4_reg_833 );

    SC_METHOD(thread_zext_ln224_fu_512_p1);
    sensitive << ( add_ln224_fu_506_p2 );

    SC_METHOD(thread_zext_ln247_1_fu_498_p1);
    sensitive << ( peIdx_reg_827 );

    SC_METHOD(thread_zext_ln247_fu_356_p1);
    sensitive << ( peIdx_0_i_reg_252 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( reps_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter7 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "00001";
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "conv1x1DSP2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
    sc_trace(mVcdFile, reps_dout, "(port)reps_dout");
    sc_trace(mVcdFile, reps_empty_n, "(port)reps_empty_n");
    sc_trace(mVcdFile, reps_read, "(port)reps_read");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, conv_8_bias_new_V_0_address0, "conv_8_bias_new_V_0_address0");
    sc_trace(mVcdFile, conv_8_bias_new_V_0_ce0, "conv_8_bias_new_V_0_ce0");
    sc_trace(mVcdFile, conv_8_bias_new_V_0_q0, "conv_8_bias_new_V_0_q0");
    sc_trace(mVcdFile, conv_8_bias_new_V_0_address1, "conv_8_bias_new_V_0_address1");
    sc_trace(mVcdFile, conv_8_bias_new_V_0_ce1, "conv_8_bias_new_V_0_ce1");
    sc_trace(mVcdFile, conv_8_bias_new_V_0_q1, "conv_8_bias_new_V_0_q1");
    sc_trace(mVcdFile, conv_8_bias_new_V_1_address0, "conv_8_bias_new_V_1_address0");
    sc_trace(mVcdFile, conv_8_bias_new_V_1_ce0, "conv_8_bias_new_V_1_ce0");
    sc_trace(mVcdFile, conv_8_bias_new_V_1_q0, "conv_8_bias_new_V_1_q0");
    sc_trace(mVcdFile, conv_8_bias_new_V_1_address1, "conv_8_bias_new_V_1_address1");
    sc_trace(mVcdFile, conv_8_bias_new_V_1_ce1, "conv_8_bias_new_V_1_ce1");
    sc_trace(mVcdFile, conv_8_bias_new_V_1_q1, "conv_8_bias_new_V_1_q1");
    sc_trace(mVcdFile, conv_8_w_new_V_0_address0, "conv_8_w_new_V_0_address0");
    sc_trace(mVcdFile, conv_8_w_new_V_0_ce0, "conv_8_w_new_V_0_ce0");
    sc_trace(mVcdFile, conv_8_w_new_V_0_q0, "conv_8_w_new_V_0_q0");
    sc_trace(mVcdFile, conv_8_w_new_V_1_address0, "conv_8_w_new_V_1_address0");
    sc_trace(mVcdFile, conv_8_w_new_V_1_ce0, "conv_8_w_new_V_1_ce0");
    sc_trace(mVcdFile, conv_8_w_new_V_1_q0, "conv_8_w_new_V_1_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln213_reg_776, "icmp_ln213_reg_776");
    sc_trace(mVcdFile, icmp_ln213_reg_776_pp0_iter2_reg, "icmp_ln213_reg_776_pp0_iter2_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter8, "ap_enable_reg_pp0_iter8");
    sc_trace(mVcdFile, icmp_ln244_reg_981, "icmp_ln244_reg_981");
    sc_trace(mVcdFile, reps_blk_n, "reps_blk_n");
    sc_trace(mVcdFile, indvar_flatten83_reg_219, "indvar_flatten83_reg_219");
    sc_trace(mVcdFile, indvar_flatten37_reg_230, "indvar_flatten37_reg_230");
    sc_trace(mVcdFile, indvar_flatten_reg_241, "indvar_flatten_reg_241");
    sc_trace(mVcdFile, peIdx_0_i_reg_252, "peIdx_0_i_reg_252");
    sc_trace(mVcdFile, simdIdx_0_i_reg_263, "simdIdx_0_i_reg_263");
    sc_trace(mVcdFile, add_ln213_fu_302_p2, "add_ln213_fu_302_p2");
    sc_trace(mVcdFile, add_ln213_reg_761, "add_ln213_reg_761");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, grp_fu_311_p2, "grp_fu_311_p2");
    sc_trace(mVcdFile, bound46_reg_771, "bound46_reg_771");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, icmp_ln213_fu_317_p2, "icmp_ln213_fu_317_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter0, "ap_block_state4_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter1, "ap_block_state5_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter2, "ap_block_state6_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter3, "ap_block_state7_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter4, "ap_block_state8_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter5, "ap_block_state9_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage0_iter6, "ap_block_state10_pp0_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter7, "ap_block_state11_pp0_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter8, "ap_block_state12_pp0_stage0_iter8");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln213_reg_776_pp0_iter1_reg, "icmp_ln213_reg_776_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln213_reg_776_pp0_iter3_reg, "icmp_ln213_reg_776_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln213_reg_776_pp0_iter4_reg, "icmp_ln213_reg_776_pp0_iter4_reg");
    sc_trace(mVcdFile, icmp_ln213_reg_776_pp0_iter5_reg, "icmp_ln213_reg_776_pp0_iter5_reg");
    sc_trace(mVcdFile, icmp_ln213_reg_776_pp0_iter6_reg, "icmp_ln213_reg_776_pp0_iter6_reg");
    sc_trace(mVcdFile, icmp_ln213_reg_776_pp0_iter7_reg, "icmp_ln213_reg_776_pp0_iter7_reg");
    sc_trace(mVcdFile, add_ln213_1_fu_322_p2, "add_ln213_1_fu_322_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, icmp_ln214_fu_328_p2, "icmp_ln214_fu_328_p2");
    sc_trace(mVcdFile, icmp_ln214_reg_785, "icmp_ln214_reg_785");
    sc_trace(mVcdFile, select_ln214_fu_340_p3, "select_ln214_fu_340_p3");
    sc_trace(mVcdFile, shl_ln_fu_348_p3, "shl_ln_fu_348_p3");
    sc_trace(mVcdFile, shl_ln_reg_798, "shl_ln_reg_798");
    sc_trace(mVcdFile, or_ln215_fu_391_p2, "or_ln215_fu_391_p2");
    sc_trace(mVcdFile, or_ln215_reg_813, "or_ln215_reg_813");
    sc_trace(mVcdFile, or_ln215_reg_813_pp0_iter2_reg, "or_ln215_reg_813_pp0_iter2_reg");
    sc_trace(mVcdFile, and_ln215_fu_415_p2, "and_ln215_fu_415_p2");
    sc_trace(mVcdFile, and_ln215_reg_820, "and_ln215_reg_820");
    sc_trace(mVcdFile, and_ln215_reg_820_pp0_iter2_reg, "and_ln215_reg_820_pp0_iter2_reg");
    sc_trace(mVcdFile, peIdx_fu_421_p2, "peIdx_fu_421_p2");
    sc_trace(mVcdFile, peIdx_reg_827, "peIdx_reg_827");
    sc_trace(mVcdFile, select_ln215_4_fu_438_p3, "select_ln215_4_fu_438_p3");
    sc_trace(mVcdFile, select_ln215_4_reg_833, "select_ln215_4_reg_833");
    sc_trace(mVcdFile, select_ln215_4_reg_833_pp0_iter2_reg, "select_ln215_4_reg_833_pp0_iter2_reg");
    sc_trace(mVcdFile, select_ln215_4_reg_833_pp0_iter3_reg, "select_ln215_4_reg_833_pp0_iter3_reg");
    sc_trace(mVcdFile, select_ln215_4_reg_833_pp0_iter4_reg, "select_ln215_4_reg_833_pp0_iter4_reg");
    sc_trace(mVcdFile, select_ln215_4_reg_833_pp0_iter5_reg, "select_ln215_4_reg_833_pp0_iter5_reg");
    sc_trace(mVcdFile, select_ln215_4_reg_833_pp0_iter6_reg, "select_ln215_4_reg_833_pp0_iter6_reg");
    sc_trace(mVcdFile, select_ln215_8_fu_446_p3, "select_ln215_8_fu_446_p3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, simdIdx_fu_454_p2, "simdIdx_fu_454_p2");
    sc_trace(mVcdFile, select_ln215_9_fu_466_p3, "select_ln215_9_fu_466_p3");
    sc_trace(mVcdFile, conv_8_bias_new_V_0_1_reg_855, "conv_8_bias_new_V_0_1_reg_855");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, conv_8_bias_new_V_1_1_reg_860, "conv_8_bias_new_V_1_1_reg_860");
    sc_trace(mVcdFile, select_ln215_6_fu_530_p3, "select_ln215_6_fu_530_p3");
    sc_trace(mVcdFile, select_ln215_6_reg_885, "select_ln215_6_reg_885");
    sc_trace(mVcdFile, select_ln215_6_reg_885_pp0_iter4_reg, "select_ln215_6_reg_885_pp0_iter4_reg");
    sc_trace(mVcdFile, select_ln215_6_reg_885_pp0_iter5_reg, "select_ln215_6_reg_885_pp0_iter5_reg");
    sc_trace(mVcdFile, select_ln215_6_reg_885_pp0_iter6_reg, "select_ln215_6_reg_885_pp0_iter6_reg");
    sc_trace(mVcdFile, select_ln215_6_reg_885_pp0_iter7_reg, "select_ln215_6_reg_885_pp0_iter7_reg");
    sc_trace(mVcdFile, select_ln215_7_fu_537_p3, "select_ln215_7_fu_537_p3");
    sc_trace(mVcdFile, select_ln215_7_reg_890, "select_ln215_7_reg_890");
    sc_trace(mVcdFile, select_ln215_7_reg_890_pp0_iter4_reg, "select_ln215_7_reg_890_pp0_iter4_reg");
    sc_trace(mVcdFile, select_ln215_7_reg_890_pp0_iter5_reg, "select_ln215_7_reg_890_pp0_iter5_reg");
    sc_trace(mVcdFile, select_ln215_7_reg_890_pp0_iter6_reg, "select_ln215_7_reg_890_pp0_iter6_reg");
    sc_trace(mVcdFile, select_ln215_7_reg_890_pp0_iter7_reg, "select_ln215_7_reg_890_pp0_iter7_reg");
    sc_trace(mVcdFile, icmp_ln235_fu_664_p2, "icmp_ln235_fu_664_p2");
    sc_trace(mVcdFile, icmp_ln235_reg_955, "icmp_ln235_reg_955");
    sc_trace(mVcdFile, outPartialArr_0_V_fu_677_p1, "outPartialArr_0_V_fu_677_p1");
    sc_trace(mVcdFile, outPartialArr_0_V_reg_961, "outPartialArr_0_V_reg_961");
    sc_trace(mVcdFile, sext_ln68_fu_681_p1, "sext_ln68_fu_681_p1");
    sc_trace(mVcdFile, sext_ln68_reg_966, "sext_ln68_reg_966");
    sc_trace(mVcdFile, outPartialArr_0_V_2_fu_685_p2, "outPartialArr_0_V_2_fu_685_p2");
    sc_trace(mVcdFile, outPartialArr_0_V_2_reg_971, "outPartialArr_0_V_2_reg_971");
    sc_trace(mVcdFile, add_ln700_fu_691_p2, "add_ln700_fu_691_p2");
    sc_trace(mVcdFile, add_ln700_reg_976, "add_ln700_reg_976");
    sc_trace(mVcdFile, icmp_ln244_fu_697_p2, "icmp_ln244_fu_697_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter2_state6, "ap_condition_pp0_exit_iter2_state6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_invec_0_V_read, "grp_simd_mac_DSP2_fu_274_invec_0_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_invec_1_V_read, "grp_simd_mac_DSP2_fu_274_invec_1_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_invec_2_V_read, "grp_simd_mac_DSP2_fu_274_invec_2_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_invec_3_V_read, "grp_simd_mac_DSP2_fu_274_invec_3_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_w0vec_0_V_read, "grp_simd_mac_DSP2_fu_274_w0vec_0_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_w0vec_1_V_read, "grp_simd_mac_DSP2_fu_274_w0vec_1_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_w0vec_2_V_read, "grp_simd_mac_DSP2_fu_274_w0vec_2_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_w0vec_3_V_read, "grp_simd_mac_DSP2_fu_274_w0vec_3_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_w1vec_0_V_read, "grp_simd_mac_DSP2_fu_274_w1vec_0_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_w1vec_1_V_read, "grp_simd_mac_DSP2_fu_274_w1vec_1_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_w1vec_2_V_read, "grp_simd_mac_DSP2_fu_274_w1vec_2_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_w1vec_3_V_read, "grp_simd_mac_DSP2_fu_274_w1vec_3_V_read");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_ap_return_0, "grp_simd_mac_DSP2_fu_274_ap_return_0");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_ap_return_1, "grp_simd_mac_DSP2_fu_274_ap_return_1");
    sc_trace(mVcdFile, grp_simd_mac_DSP2_fu_274_ap_ce, "grp_simd_mac_DSP2_fu_274_ap_ce");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter0_ignore_call56, "ap_block_state4_pp0_stage0_iter0_ignore_call56");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter1_ignore_call56, "ap_block_state5_pp0_stage0_iter1_ignore_call56");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter2_ignore_call56, "ap_block_state6_pp0_stage0_iter2_ignore_call56");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter3_ignore_call56, "ap_block_state7_pp0_stage0_iter3_ignore_call56");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter4_ignore_call56, "ap_block_state8_pp0_stage0_iter4_ignore_call56");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter5_ignore_call56, "ap_block_state9_pp0_stage0_iter5_ignore_call56");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage0_iter6_ignore_call56, "ap_block_state10_pp0_stage0_iter6_ignore_call56");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter7_ignore_call56, "ap_block_state11_pp0_stage0_iter7_ignore_call56");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter8_ignore_call56, "ap_block_state12_pp0_stage0_iter8_ignore_call56");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001_ignoreCallOp101, "ap_block_pp0_stage0_11001_ignoreCallOp101");
    sc_trace(mVcdFile, zext_ln247_fu_356_p1, "zext_ln247_fu_356_p1");
    sc_trace(mVcdFile, zext_ln247_1_fu_498_p1, "zext_ln247_1_fu_498_p1");
    sc_trace(mVcdFile, zext_ln224_fu_512_p1, "zext_ln224_fu_512_p1");
    sc_trace(mVcdFile, outPartialArr_1_V_2_fu_116, "outPartialArr_1_V_2_fu_116");
    sc_trace(mVcdFile, outPartialArr_1_V_fu_713_p3, "outPartialArr_1_V_fu_713_p3");
    sc_trace(mVcdFile, ap_sig_allocacmp_outPartialArr_1_V_2_1, "ap_sig_allocacmp_outPartialArr_1_V_2_1");
    sc_trace(mVcdFile, outPartialArr_V_0_3_s_fu_120, "outPartialArr_V_0_3_s_fu_120");
    sc_trace(mVcdFile, select_ln235_fu_708_p3, "select_ln235_fu_708_p3");
    sc_trace(mVcdFile, ap_sig_allocacmp_outPartialArr_V_0_3_1, "ap_sig_allocacmp_outPartialArr_V_0_3_1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, shl_ln213_fu_290_p2, "shl_ln213_fu_290_p2");
    sc_trace(mVcdFile, shl_ln213_1_fu_296_p2, "shl_ln213_1_fu_296_p2");
    sc_trace(mVcdFile, grp_fu_311_p0, "grp_fu_311_p0");
    sc_trace(mVcdFile, grp_fu_311_p1, "grp_fu_311_p1");
    sc_trace(mVcdFile, add_ln214_fu_334_p2, "add_ln214_fu_334_p2");
    sc_trace(mVcdFile, icmp_ln216_fu_367_p2, "icmp_ln216_fu_367_p2");
    sc_trace(mVcdFile, xor_ln214_fu_362_p2, "xor_ln214_fu_362_p2");
    sc_trace(mVcdFile, icmp_ln215_fu_379_p2, "icmp_ln215_fu_379_p2");
    sc_trace(mVcdFile, and_ln214_1_fu_385_p2, "and_ln214_1_fu_385_p2");
    sc_trace(mVcdFile, xor_ln215_fu_404_p2, "xor_ln215_fu_404_p2");
    sc_trace(mVcdFile, and_ln214_fu_373_p2, "and_ln214_fu_373_p2");
    sc_trace(mVcdFile, or_ln215_1_fu_410_p2, "or_ln215_1_fu_410_p2");
    sc_trace(mVcdFile, select_ln215_fu_396_p3, "select_ln215_fu_396_p3");
    sc_trace(mVcdFile, or_ln215_2_fu_427_p2, "or_ln215_2_fu_427_p2");
    sc_trace(mVcdFile, or_ln215_3_fu_433_p2, "or_ln215_3_fu_433_p2");
    sc_trace(mVcdFile, add_ln215_5_fu_460_p2, "add_ln215_5_fu_460_p2");
    sc_trace(mVcdFile, shl_ln224_mid1_fu_480_p3, "shl_ln224_mid1_fu_480_p3");
    sc_trace(mVcdFile, select_ln215_1_fu_474_p3, "select_ln215_1_fu_474_p3");
    sc_trace(mVcdFile, select_ln215_5_fu_487_p3, "select_ln215_5_fu_487_p3");
    sc_trace(mVcdFile, zext_ln216_fu_503_p1, "zext_ln216_fu_503_p1");
    sc_trace(mVcdFile, zext_ln215_fu_494_p1, "zext_ln215_fu_494_p1");
    sc_trace(mVcdFile, add_ln224_fu_506_p2, "add_ln224_fu_506_p2");
    sc_trace(mVcdFile, select_ln215_2_fu_518_p3, "select_ln215_2_fu_518_p3");
    sc_trace(mVcdFile, select_ln215_3_fu_524_p3, "select_ln215_3_fu_524_p3");
    sc_trace(mVcdFile, sext_ln215_fu_702_p1, "sext_ln215_fu_702_p1");
    sc_trace(mVcdFile, sext_ln215_80_fu_705_p1, "sext_ln215_80_fu_705_p1");
    sc_trace(mVcdFile, add_ln215_1_fu_734_p2, "add_ln215_1_fu_734_p2");
    sc_trace(mVcdFile, add_ln215_fu_728_p2, "add_ln215_fu_728_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_311_p10, "grp_fu_311_p10");
#endif

    }
}

conv1x1DSP2::~conv1x1DSP2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete conv_8_bias_new_V_0_U;
    delete conv_8_bias_new_V_1_U;
    delete conv_8_w_new_V_0_U;
    delete conv_8_w_new_V_1_U;
    delete grp_simd_mac_DSP2_fu_274;
    delete ultra_net_mul_14ndVL_U735;
}

void conv1x1DSP2::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void conv1x1DSP2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln213_fu_317_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter2_state6.read())) {
                ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter1.read();
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter8 = ap_enable_reg_pp0_iter7.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
            ap_enable_reg_pp0_iter8 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln213_fu_317_p2.read()))) {
        indvar_flatten37_reg_230 = select_ln214_fu_340_p3.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        indvar_flatten37_reg_230 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln213_fu_317_p2.read()))) {
        indvar_flatten83_reg_219 = add_ln213_1_fu_322_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        indvar_flatten83_reg_219 = ap_const_lv45_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln213_reg_776.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        indvar_flatten_reg_241 = select_ln215_9_fu_466_p3.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        indvar_flatten_reg_241 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln213_reg_776.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        peIdx_0_i_reg_252 = select_ln215_8_fu_446_p3.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        peIdx_0_i_reg_252 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln213_reg_776.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        simdIdx_0_i_reg_263 = simdIdx_fu_454_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        simdIdx_0_i_reg_263 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, reps_empty_n.read())))) {
        add_ln213_reg_761 = add_ln213_fu_302_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln213_reg_776_pp0_iter6_reg.read()))) {
        add_ln700_reg_976 = add_ln700_fu_691_p2.read();
        icmp_ln235_reg_955 = icmp_ln235_fu_664_p2.read();
        icmp_ln244_reg_981 = icmp_ln244_fu_697_p2.read();
        outPartialArr_0_V_2_reg_971 = outPartialArr_0_V_2_fu_685_p2.read();
        outPartialArr_0_V_reg_961 = outPartialArr_0_V_fu_677_p1.read();
        sext_ln68_reg_966 = sext_ln68_fu_681_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln213_reg_776.read(), ap_const_lv1_0))) {
        and_ln215_reg_820 = and_ln215_fu_415_p2.read();
        or_ln215_reg_813 = or_ln215_fu_391_p2.read();
        peIdx_reg_827 = peIdx_fu_421_p2.read();
        select_ln215_4_reg_833 = select_ln215_4_fu_438_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        and_ln215_reg_820_pp0_iter2_reg = and_ln215_reg_820.read();
        icmp_ln213_reg_776_pp0_iter2_reg = icmp_ln213_reg_776_pp0_iter1_reg.read();
        icmp_ln213_reg_776_pp0_iter3_reg = icmp_ln213_reg_776_pp0_iter2_reg.read();
        icmp_ln213_reg_776_pp0_iter4_reg = icmp_ln213_reg_776_pp0_iter3_reg.read();
        icmp_ln213_reg_776_pp0_iter5_reg = icmp_ln213_reg_776_pp0_iter4_reg.read();
        icmp_ln213_reg_776_pp0_iter6_reg = icmp_ln213_reg_776_pp0_iter5_reg.read();
        icmp_ln213_reg_776_pp0_iter7_reg = icmp_ln213_reg_776_pp0_iter6_reg.read();
        or_ln215_reg_813_pp0_iter2_reg = or_ln215_reg_813.read();
        select_ln215_4_reg_833_pp0_iter2_reg = select_ln215_4_reg_833.read();
        select_ln215_4_reg_833_pp0_iter3_reg = select_ln215_4_reg_833_pp0_iter2_reg.read();
        select_ln215_4_reg_833_pp0_iter4_reg = select_ln215_4_reg_833_pp0_iter3_reg.read();
        select_ln215_4_reg_833_pp0_iter5_reg = select_ln215_4_reg_833_pp0_iter4_reg.read();
        select_ln215_4_reg_833_pp0_iter6_reg = select_ln215_4_reg_833_pp0_iter5_reg.read();
        select_ln215_6_reg_885_pp0_iter4_reg = select_ln215_6_reg_885.read();
        select_ln215_6_reg_885_pp0_iter5_reg = select_ln215_6_reg_885_pp0_iter4_reg.read();
        select_ln215_6_reg_885_pp0_iter6_reg = select_ln215_6_reg_885_pp0_iter5_reg.read();
        select_ln215_6_reg_885_pp0_iter7_reg = select_ln215_6_reg_885_pp0_iter6_reg.read();
        select_ln215_7_reg_890_pp0_iter4_reg = select_ln215_7_reg_890.read();
        select_ln215_7_reg_890_pp0_iter5_reg = select_ln215_7_reg_890_pp0_iter4_reg.read();
        select_ln215_7_reg_890_pp0_iter6_reg = select_ln215_7_reg_890_pp0_iter5_reg.read();
        select_ln215_7_reg_890_pp0_iter7_reg = select_ln215_7_reg_890_pp0_iter6_reg.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        bound46_reg_771 = grp_fu_311_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        conv_8_bias_new_V_0_1_reg_855 = conv_8_bias_new_V_0_q0.read();
        conv_8_bias_new_V_1_1_reg_860 = conv_8_bias_new_V_1_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln213_reg_776 = icmp_ln213_fu_317_p2.read();
        icmp_ln213_reg_776_pp0_iter1_reg = icmp_ln213_reg_776.read();
        shl_ln_reg_798 = shl_ln_fu_348_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln213_fu_317_p2.read()))) {
        icmp_ln214_reg_785 = icmp_ln214_fu_328_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln213_reg_776_pp0_iter7_reg.read()))) {
        outPartialArr_1_V_2_fu_116 = outPartialArr_1_V_fu_713_p3.read();
        outPartialArr_V_0_3_s_fu_120 = select_ln235_fu_708_p3.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln213_reg_776_pp0_iter2_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        select_ln215_6_reg_885 = select_ln215_6_fu_530_p3.read();
        select_ln215_7_reg_890 = select_ln215_7_fu_537_p3.read();
    }
}

void conv1x1DSP2::thread_add_ln213_1_fu_322_p2() {
    add_ln213_1_fu_322_p2 = (!indvar_flatten83_reg_219.read().is_01() || !ap_const_lv45_1.is_01())? sc_lv<45>(): (sc_biguint<45>(indvar_flatten83_reg_219.read()) + sc_biguint<45>(ap_const_lv45_1));
}

void conv1x1DSP2::thread_add_ln213_fu_302_p2() {
    add_ln213_fu_302_p2 = (!shl_ln213_fu_290_p2.read().is_01() || !shl_ln213_1_fu_296_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(shl_ln213_fu_290_p2.read()) + sc_biguint<32>(shl_ln213_1_fu_296_p2.read()));
}

void conv1x1DSP2::thread_add_ln214_fu_334_p2() {
    add_ln214_fu_334_p2 = (!indvar_flatten37_reg_230.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten37_reg_230.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void conv1x1DSP2::thread_add_ln215_1_fu_734_p2() {
    add_ln215_1_fu_734_p2 = (!outPartialArr_1_V_fu_713_p3.read().is_01() || !sext_ln215_80_fu_705_p1.read().is_01())? sc_lv<32>(): (sc_biguint<32>(outPartialArr_1_V_fu_713_p3.read()) + sc_bigint<32>(sext_ln215_80_fu_705_p1.read()));
}

void conv1x1DSP2::thread_add_ln215_5_fu_460_p2() {
    add_ln215_5_fu_460_p2 = (!indvar_flatten_reg_241.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(indvar_flatten_reg_241.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void conv1x1DSP2::thread_add_ln215_fu_728_p2() {
    add_ln215_fu_728_p2 = (!select_ln235_fu_708_p3.read().is_01() || !sext_ln215_fu_702_p1.read().is_01())? sc_lv<32>(): (sc_biguint<32>(select_ln235_fu_708_p3.read()) + sc_bigint<32>(sext_ln215_fu_702_p1.read()));
}

void conv1x1DSP2::thread_add_ln224_fu_506_p2() {
    add_ln224_fu_506_p2 = (!zext_ln216_fu_503_p1.read().is_01() || !zext_ln215_fu_494_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln216_fu_503_p1.read()) + sc_biguint<10>(zext_ln215_fu_494_p1.read()));
}

void conv1x1DSP2::thread_add_ln700_fu_691_p2() {
    add_ln700_fu_691_p2 = (!sext_ln68_fu_681_p1.read().is_01() || !ap_sig_allocacmp_outPartialArr_1_V_2_1.read().is_01())? sc_lv<32>(): (sc_bigint<32>(sext_ln68_fu_681_p1.read()) + sc_biguint<32>(ap_sig_allocacmp_outPartialArr_1_V_2_1.read()));
}

void conv1x1DSP2::thread_and_ln214_1_fu_385_p2() {
    and_ln214_1_fu_385_p2 = (icmp_ln215_fu_379_p2.read() & xor_ln214_fu_362_p2.read());
}

void conv1x1DSP2::thread_and_ln214_fu_373_p2() {
    and_ln214_fu_373_p2 = (icmp_ln216_fu_367_p2.read() & xor_ln214_fu_362_p2.read());
}

void conv1x1DSP2::thread_and_ln215_fu_415_p2() {
    and_ln215_fu_415_p2 = (and_ln214_fu_373_p2.read() & or_ln215_1_fu_410_p2.read());
}

void conv1x1DSP2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[3];
}

void conv1x1DSP2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void conv1x1DSP2::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[4];
}

void conv1x1DSP2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void conv1x1DSP2::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void conv1x1DSP2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(icmp_ln213_reg_776_pp0_iter2_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
  esl_seteq<1,1,1>(icmp_ln244_reg_981.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void conv1x1DSP2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(icmp_ln213_reg_776_pp0_iter2_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
  esl_seteq<1,1,1>(icmp_ln244_reg_981.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void conv1x1DSP2::thread_ap_block_pp0_stage0_11001_ignoreCallOp101() {
    ap_block_pp0_stage0_11001_ignoreCallOp101 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(icmp_ln213_reg_776_pp0_iter2_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
  esl_seteq<1,1,1>(icmp_ln244_reg_981.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void conv1x1DSP2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(icmp_ln213_reg_776_pp0_iter2_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
  esl_seteq<1,1,1>(icmp_ln244_reg_981.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void conv1x1DSP2::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, reps_empty_n.read()));
}

void conv1x1DSP2::thread_ap_block_state10_pp0_stage0_iter6() {
    ap_block_state10_pp0_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state10_pp0_stage0_iter6_ignore_call56() {
    ap_block_state10_pp0_stage0_iter6_ignore_call56 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state11_pp0_stage0_iter7() {
    ap_block_state11_pp0_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state11_pp0_stage0_iter7_ignore_call56() {
    ap_block_state11_pp0_stage0_iter7_ignore_call56 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state12_pp0_stage0_iter8() {
    ap_block_state12_pp0_stage0_iter8 = (esl_seteq<1,1,1>(icmp_ln244_reg_981.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void conv1x1DSP2::thread_ap_block_state12_pp0_stage0_iter8_ignore_call56() {
    ap_block_state12_pp0_stage0_iter8_ignore_call56 = (esl_seteq<1,1,1>(icmp_ln244_reg_981.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void conv1x1DSP2::thread_ap_block_state4_pp0_stage0_iter0() {
    ap_block_state4_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state4_pp0_stage0_iter0_ignore_call56() {
    ap_block_state4_pp0_stage0_iter0_ignore_call56 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state5_pp0_stage0_iter1() {
    ap_block_state5_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state5_pp0_stage0_iter1_ignore_call56() {
    ap_block_state5_pp0_stage0_iter1_ignore_call56 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state6_pp0_stage0_iter2() {
    ap_block_state6_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state6_pp0_stage0_iter2_ignore_call56() {
    ap_block_state6_pp0_stage0_iter2_ignore_call56 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state7_pp0_stage0_iter3() {
    ap_block_state7_pp0_stage0_iter3 = (esl_seteq<1,1,1>(icmp_ln213_reg_776_pp0_iter2_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void conv1x1DSP2::thread_ap_block_state7_pp0_stage0_iter3_ignore_call56() {
    ap_block_state7_pp0_stage0_iter3_ignore_call56 = (esl_seteq<1,1,1>(icmp_ln213_reg_776_pp0_iter2_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void conv1x1DSP2::thread_ap_block_state8_pp0_stage0_iter4() {
    ap_block_state8_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state8_pp0_stage0_iter4_ignore_call56() {
    ap_block_state8_pp0_stage0_iter4_ignore_call56 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state9_pp0_stage0_iter5() {
    ap_block_state9_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_block_state9_pp0_stage0_iter5_ignore_call56() {
    ap_block_state9_pp0_stage0_iter5_ignore_call56 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void conv1x1DSP2::thread_ap_condition_pp0_exit_iter2_state6() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
        ap_condition_pp0_exit_iter2_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter2_state6 = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void conv1x1DSP2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void conv1x1DSP2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter8.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_ap_sig_allocacmp_outPartialArr_1_V_2_1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln213_reg_776_pp0_iter7_reg.read()))) {
        ap_sig_allocacmp_outPartialArr_1_V_2_1 = outPartialArr_1_V_fu_713_p3.read();
    } else {
        ap_sig_allocacmp_outPartialArr_1_V_2_1 = outPartialArr_1_V_2_fu_116.read();
    }
}

void conv1x1DSP2::thread_ap_sig_allocacmp_outPartialArr_V_0_3_1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln213_reg_776_pp0_iter7_reg.read()))) {
        ap_sig_allocacmp_outPartialArr_V_0_3_1 = select_ln235_fu_708_p3.read();
    } else {
        ap_sig_allocacmp_outPartialArr_V_0_3_1 = outPartialArr_V_0_3_s_fu_120.read();
    }
}

void conv1x1DSP2::thread_conv_8_bias_new_V_0_address0() {
    conv_8_bias_new_V_0_address0 =  (sc_lv<5>) (zext_ln247_fu_356_p1.read());
}

void conv1x1DSP2::thread_conv_8_bias_new_V_0_address1() {
    conv_8_bias_new_V_0_address1 =  (sc_lv<5>) (zext_ln247_1_fu_498_p1.read());
}

void conv1x1DSP2::thread_conv_8_bias_new_V_0_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        conv_8_bias_new_V_0_ce0 = ap_const_logic_1;
    } else {
        conv_8_bias_new_V_0_ce0 = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_conv_8_bias_new_V_0_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        conv_8_bias_new_V_0_ce1 = ap_const_logic_1;
    } else {
        conv_8_bias_new_V_0_ce1 = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_conv_8_bias_new_V_1_address0() {
    conv_8_bias_new_V_1_address0 =  (sc_lv<5>) (zext_ln247_fu_356_p1.read());
}

void conv1x1DSP2::thread_conv_8_bias_new_V_1_address1() {
    conv_8_bias_new_V_1_address1 =  (sc_lv<5>) (zext_ln247_1_fu_498_p1.read());
}

void conv1x1DSP2::thread_conv_8_bias_new_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        conv_8_bias_new_V_1_ce0 = ap_const_logic_1;
    } else {
        conv_8_bias_new_V_1_ce0 = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_conv_8_bias_new_V_1_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        conv_8_bias_new_V_1_ce1 = ap_const_logic_1;
    } else {
        conv_8_bias_new_V_1_ce1 = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_conv_8_w_new_V_0_address0() {
    conv_8_w_new_V_0_address0 =  (sc_lv<9>) (zext_ln224_fu_512_p1.read());
}

void conv1x1DSP2::thread_conv_8_w_new_V_0_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        conv_8_w_new_V_0_ce0 = ap_const_logic_1;
    } else {
        conv_8_w_new_V_0_ce0 = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_conv_8_w_new_V_1_address0() {
    conv_8_w_new_V_1_address0 =  (sc_lv<9>) (zext_ln224_fu_512_p1.read());
}

void conv1x1DSP2::thread_conv_8_w_new_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        conv_8_w_new_V_1_ce0 = ap_const_logic_1;
    } else {
        conv_8_w_new_V_1_ce0 = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_grp_fu_311_p0() {
    grp_fu_311_p0 =  (sc_lv<14>) (ap_const_lv45_1680);
}

void conv1x1DSP2::thread_grp_fu_311_p1() {
    grp_fu_311_p1 =  (sc_lv<32>) (grp_fu_311_p10.read());
}

void conv1x1DSP2::thread_grp_fu_311_p10() {
    grp_fu_311_p10 = esl_zext<45,32>(add_ln213_reg_761.read());
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_ap_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001_ignoreCallOp101.read(), ap_const_boolean_0))) {
        grp_simd_mac_DSP2_fu_274_ap_ce = ap_const_logic_1;
    } else {
        grp_simd_mac_DSP2_fu_274_ap_ce = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_invec_0_V_read() {
    grp_simd_mac_DSP2_fu_274_invec_0_V_read = in_V_V_dout.read().range(4-1, 0);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_invec_1_V_read() {
    grp_simd_mac_DSP2_fu_274_invec_1_V_read = in_V_V_dout.read().range(7, 4);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_invec_2_V_read() {
    grp_simd_mac_DSP2_fu_274_invec_2_V_read = in_V_V_dout.read().range(11, 8);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_invec_3_V_read() {
    grp_simd_mac_DSP2_fu_274_invec_3_V_read = in_V_V_dout.read().range(15, 12);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_w0vec_0_V_read() {
    grp_simd_mac_DSP2_fu_274_w0vec_0_V_read = conv_8_w_new_V_0_q0.read().range(8-1, 0);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_w0vec_1_V_read() {
    grp_simd_mac_DSP2_fu_274_w0vec_1_V_read = conv_8_w_new_V_0_q0.read().range(15, 8);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_w0vec_2_V_read() {
    grp_simd_mac_DSP2_fu_274_w0vec_2_V_read = conv_8_w_new_V_0_q0.read().range(23, 16);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_w0vec_3_V_read() {
    grp_simd_mac_DSP2_fu_274_w0vec_3_V_read = conv_8_w_new_V_0_q0.read().range(31, 24);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_w1vec_0_V_read() {
    grp_simd_mac_DSP2_fu_274_w1vec_0_V_read = conv_8_w_new_V_1_q0.read().range(8-1, 0);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_w1vec_1_V_read() {
    grp_simd_mac_DSP2_fu_274_w1vec_1_V_read = conv_8_w_new_V_1_q0.read().range(15, 8);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_w1vec_2_V_read() {
    grp_simd_mac_DSP2_fu_274_w1vec_2_V_read = conv_8_w_new_V_1_q0.read().range(23, 16);
}

void conv1x1DSP2::thread_grp_simd_mac_DSP2_fu_274_w1vec_3_V_read() {
    grp_simd_mac_DSP2_fu_274_w1vec_3_V_read = conv_8_w_new_V_1_q0.read().range(31, 24);
}

void conv1x1DSP2::thread_icmp_ln213_fu_317_p2() {
    icmp_ln213_fu_317_p2 = (!indvar_flatten83_reg_219.read().is_01() || !bound46_reg_771.read().is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten83_reg_219.read() == bound46_reg_771.read());
}

void conv1x1DSP2::thread_icmp_ln214_fu_328_p2() {
    icmp_ln214_fu_328_p2 = (!indvar_flatten37_reg_230.read().is_01() || !ap_const_lv14_1680.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten37_reg_230.read() == ap_const_lv14_1680);
}

void conv1x1DSP2::thread_icmp_ln215_fu_379_p2() {
    icmp_ln215_fu_379_p2 = (!indvar_flatten_reg_241.read().is_01() || !ap_const_lv10_120.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_241.read() == ap_const_lv10_120);
}

void conv1x1DSP2::thread_icmp_ln216_fu_367_p2() {
    icmp_ln216_fu_367_p2 = (!simdIdx_0_i_reg_263.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(simdIdx_0_i_reg_263.read() == ap_const_lv5_10);
}

void conv1x1DSP2::thread_icmp_ln235_fu_664_p2() {
    icmp_ln235_fu_664_p2 = (!select_ln215_4_reg_833_pp0_iter6_reg.read().is_01() || !ap_const_lv5_0.is_01())? sc_lv<1>(): sc_lv<1>(select_ln215_4_reg_833_pp0_iter6_reg.read() == ap_const_lv5_0);
}

void conv1x1DSP2::thread_icmp_ln244_fu_697_p2() {
    icmp_ln244_fu_697_p2 = (!select_ln215_4_reg_833_pp0_iter6_reg.read().is_01() || !ap_const_lv5_F.is_01())? sc_lv<1>(): sc_lv<1>(select_ln215_4_reg_833_pp0_iter6_reg.read() == ap_const_lv5_F);
}

void conv1x1DSP2::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln213_reg_776_pp0_iter2_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void conv1x1DSP2::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(icmp_ln213_reg_776_pp0_iter2_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_or_ln215_1_fu_410_p2() {
    or_ln215_1_fu_410_p2 = (icmp_ln214_reg_785.read() | xor_ln215_fu_404_p2.read());
}

void conv1x1DSP2::thread_or_ln215_2_fu_427_p2() {
    or_ln215_2_fu_427_p2 = (and_ln215_fu_415_p2.read() | and_ln214_1_fu_385_p2.read());
}

void conv1x1DSP2::thread_or_ln215_3_fu_433_p2() {
    or_ln215_3_fu_433_p2 = (or_ln215_2_fu_427_p2.read() | icmp_ln214_reg_785.read());
}

void conv1x1DSP2::thread_or_ln215_fu_391_p2() {
    or_ln215_fu_391_p2 = (and_ln214_1_fu_385_p2.read() | icmp_ln214_reg_785.read());
}

void conv1x1DSP2::thread_outPartialArr_0_V_2_fu_685_p2() {
    outPartialArr_0_V_2_fu_685_p2 = (!outPartialArr_0_V_fu_677_p1.read().is_01() || !ap_sig_allocacmp_outPartialArr_V_0_3_1.read().is_01())? sc_lv<32>(): (sc_bigint<32>(outPartialArr_0_V_fu_677_p1.read()) + sc_biguint<32>(ap_sig_allocacmp_outPartialArr_V_0_3_1.read()));
}

void conv1x1DSP2::thread_outPartialArr_0_V_fu_677_p1() {
    outPartialArr_0_V_fu_677_p1 = esl_sext<32,14>(grp_simd_mac_DSP2_fu_274_ap_return_0.read());
}

void conv1x1DSP2::thread_outPartialArr_1_V_fu_713_p3() {
    outPartialArr_1_V_fu_713_p3 = (!icmp_ln235_reg_955.read()[0].is_01())? sc_lv<32>(): ((icmp_ln235_reg_955.read()[0].to_bool())? sext_ln68_reg_966.read(): add_ln700_reg_976.read());
}

void conv1x1DSP2::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(icmp_ln244_reg_981.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void conv1x1DSP2::thread_out_V_V_din() {
    out_V_V_din = esl_concat<32,32>(add_ln215_1_fu_734_p2.read(), add_ln215_fu_728_p2.read());
}

void conv1x1DSP2::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(icmp_ln244_reg_981.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_peIdx_fu_421_p2() {
    peIdx_fu_421_p2 = (!ap_const_lv5_1.is_01() || !select_ln215_fu_396_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln215_fu_396_p3.read()));
}

void conv1x1DSP2::thread_reps_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        reps_blk_n = reps_empty_n.read();
    } else {
        reps_blk_n = ap_const_logic_1;
    }
}

void conv1x1DSP2::thread_reps_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, reps_empty_n.read())))) {
        reps_read = ap_const_logic_1;
    } else {
        reps_read = ap_const_logic_0;
    }
}

void conv1x1DSP2::thread_select_ln214_fu_340_p3() {
    select_ln214_fu_340_p3 = (!icmp_ln214_fu_328_p2.read()[0].is_01())? sc_lv<14>(): ((icmp_ln214_fu_328_p2.read()[0].to_bool())? ap_const_lv14_1: add_ln214_fu_334_p2.read());
}

void conv1x1DSP2::thread_select_ln215_1_fu_474_p3() {
    select_ln215_1_fu_474_p3 = (!or_ln215_reg_813.read()[0].is_01())? sc_lv<9>(): ((or_ln215_reg_813.read()[0].to_bool())? ap_const_lv9_0: shl_ln_reg_798.read());
}

void conv1x1DSP2::thread_select_ln215_2_fu_518_p3() {
    select_ln215_2_fu_518_p3 = (!or_ln215_reg_813_pp0_iter2_reg.read()[0].is_01())? sc_lv<13>(): ((or_ln215_reg_813_pp0_iter2_reg.read()[0].to_bool())? ap_const_lv13_DD: conv_8_bias_new_V_0_1_reg_855.read());
}

void conv1x1DSP2::thread_select_ln215_3_fu_524_p3() {
    select_ln215_3_fu_524_p3 = (!or_ln215_reg_813_pp0_iter2_reg.read()[0].is_01())? sc_lv<10>(): ((or_ln215_reg_813_pp0_iter2_reg.read()[0].to_bool())? ap_const_lv10_366: conv_8_bias_new_V_1_1_reg_860.read());
}

void conv1x1DSP2::thread_select_ln215_4_fu_438_p3() {
    select_ln215_4_fu_438_p3 = (!or_ln215_3_fu_433_p2.read()[0].is_01())? sc_lv<5>(): ((or_ln215_3_fu_433_p2.read()[0].to_bool())? ap_const_lv5_0: simdIdx_0_i_reg_263.read());
}

void conv1x1DSP2::thread_select_ln215_5_fu_487_p3() {
    select_ln215_5_fu_487_p3 = (!and_ln215_reg_820.read()[0].is_01())? sc_lv<9>(): ((and_ln215_reg_820.read()[0].to_bool())? shl_ln224_mid1_fu_480_p3.read(): select_ln215_1_fu_474_p3.read());
}

void conv1x1DSP2::thread_select_ln215_6_fu_530_p3() {
    select_ln215_6_fu_530_p3 = (!and_ln215_reg_820_pp0_iter2_reg.read()[0].is_01())? sc_lv<13>(): ((and_ln215_reg_820_pp0_iter2_reg.read()[0].to_bool())? conv_8_bias_new_V_0_q1.read(): select_ln215_2_fu_518_p3.read());
}

void conv1x1DSP2::thread_select_ln215_7_fu_537_p3() {
    select_ln215_7_fu_537_p3 = (!and_ln215_reg_820_pp0_iter2_reg.read()[0].is_01())? sc_lv<10>(): ((and_ln215_reg_820_pp0_iter2_reg.read()[0].to_bool())? conv_8_bias_new_V_1_q1.read(): select_ln215_3_fu_524_p3.read());
}

void conv1x1DSP2::thread_select_ln215_8_fu_446_p3() {
    select_ln215_8_fu_446_p3 = (!and_ln215_fu_415_p2.read()[0].is_01())? sc_lv<5>(): ((and_ln215_fu_415_p2.read()[0].to_bool())? peIdx_fu_421_p2.read(): select_ln215_fu_396_p3.read());
}

void conv1x1DSP2::thread_select_ln215_9_fu_466_p3() {
    select_ln215_9_fu_466_p3 = (!or_ln215_fu_391_p2.read()[0].is_01())? sc_lv<10>(): ((or_ln215_fu_391_p2.read()[0].to_bool())? ap_const_lv10_1: add_ln215_5_fu_460_p2.read());
}

void conv1x1DSP2::thread_select_ln215_fu_396_p3() {
    select_ln215_fu_396_p3 = (!or_ln215_fu_391_p2.read()[0].is_01())? sc_lv<5>(): ((or_ln215_fu_391_p2.read()[0].to_bool())? ap_const_lv5_0: peIdx_0_i_reg_252.read());
}

void conv1x1DSP2::thread_select_ln235_fu_708_p3() {
    select_ln235_fu_708_p3 = (!icmp_ln235_reg_955.read()[0].is_01())? sc_lv<32>(): ((icmp_ln235_reg_955.read()[0].to_bool())? outPartialArr_0_V_reg_961.read(): outPartialArr_0_V_2_reg_971.read());
}

void conv1x1DSP2::thread_sext_ln215_80_fu_705_p1() {
    sext_ln215_80_fu_705_p1 = esl_sext<32,10>(select_ln215_7_reg_890_pp0_iter7_reg.read());
}

void conv1x1DSP2::thread_sext_ln215_fu_702_p1() {
    sext_ln215_fu_702_p1 = esl_sext<32,13>(select_ln215_6_reg_885_pp0_iter7_reg.read());
}

void conv1x1DSP2::thread_sext_ln68_fu_681_p1() {
    sext_ln68_fu_681_p1 = esl_sext<32,14>(grp_simd_mac_DSP2_fu_274_ap_return_1.read());
}

void conv1x1DSP2::thread_shl_ln213_1_fu_296_p2() {
    shl_ln213_1_fu_296_p2 = (!ap_const_lv32_1.is_01())? sc_lv<32>(): reps_dout.read() << (unsigned short)ap_const_lv32_1.to_uint();
}

void conv1x1DSP2::thread_shl_ln213_fu_290_p2() {
    shl_ln213_fu_290_p2 = (!ap_const_lv32_3.is_01())? sc_lv<32>(): reps_dout.read() << (unsigned short)ap_const_lv32_3.to_uint();
}

void conv1x1DSP2::thread_shl_ln224_mid1_fu_480_p3() {
    shl_ln224_mid1_fu_480_p3 = esl_concat<5,4>(peIdx_reg_827.read(), ap_const_lv4_0);
}

void conv1x1DSP2::thread_shl_ln_fu_348_p3() {
    shl_ln_fu_348_p3 = esl_concat<5,4>(peIdx_0_i_reg_252.read(), ap_const_lv4_0);
}

void conv1x1DSP2::thread_simdIdx_fu_454_p2() {
    simdIdx_fu_454_p2 = (!select_ln215_4_fu_438_p3.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(select_ln215_4_fu_438_p3.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void conv1x1DSP2::thread_xor_ln214_fu_362_p2() {
    xor_ln214_fu_362_p2 = (icmp_ln214_reg_785.read() ^ ap_const_lv1_1);
}

void conv1x1DSP2::thread_xor_ln215_fu_404_p2() {
    xor_ln215_fu_404_p2 = (icmp_ln215_fu_379_p2.read() ^ ap_const_lv1_1);
}

void conv1x1DSP2::thread_zext_ln215_fu_494_p1() {
    zext_ln215_fu_494_p1 = esl_zext<10,9>(select_ln215_5_fu_487_p3.read());
}

void conv1x1DSP2::thread_zext_ln216_fu_503_p1() {
    zext_ln216_fu_503_p1 = esl_zext<10,5>(select_ln215_4_reg_833.read());
}

void conv1x1DSP2::thread_zext_ln224_fu_512_p1() {
    zext_ln224_fu_512_p1 = esl_zext<64,10>(add_ln224_fu_506_p2.read());
}

void conv1x1DSP2::thread_zext_ln247_1_fu_498_p1() {
    zext_ln247_1_fu_498_p1 = esl_zext<64,5>(peIdx_reg_827.read());
}

void conv1x1DSP2::thread_zext_ln247_fu_356_p1() {
    zext_ln247_fu_356_p1 = esl_zext<64,5>(peIdx_0_i_reg_252.read());
}

void conv1x1DSP2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, reps_empty_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            break;
        case 8 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter7.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter8.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter7.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXXXX";
            break;
    }
}

}

