--Lab 3
--Circuit name: Lab 3 Register
--Student Name: 
--Student ID:
--Student Name: 
--Student ID:

ibrary IEEE; 
use IEEE.std_logic_1164.all;

entity g26_lab3 is
port (d_in : in std_logic_vector(0 to 3);
		clk, reset, enable: in std_logic;
		d_out : out std_logic_vector(0 to 3);
end g26_lab3;

architecture example of g26_lab3 is 
signal internal : std_logic_vector(0 to 3); 
begin process(clk, reset)     
begin if reset ='1' then  
--Asynchreset for data   
internal <="0000"; 
elsif(clk'eventand clk='1') 
	then if enable='1' 
	then   internal(0 to 3) <=d_in; 
end if;  
--signal updated at end of process end if; 
end process; d_out<= internal(0 to 3); 
--update the output ports at the end of the process 
end example; 