<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › radeon_irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>radeon_irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* radeon_irq.c -- IRQ handling for radeon -*- linux-c -*- */</span>
<span class="cm">/*</span>
<span class="cm"> * Copyright (C) The Weather Channel, Inc.  2002.  All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * The Weather Channel (TM) funded Tungsten Graphics to develop the</span>
<span class="cm"> * initial release of the Radeon 8500 driver under the XFree86 license.</span>
<span class="cm"> * This notice must be preserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *    Keith Whitwell &lt;keith@tungstengraphics.com&gt;</span>
<span class="cm"> *    Michel D�zer &lt;michel@daenzer.net&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;radeon_drv.h&quot;</span>

<span class="kt">void</span> <span class="nf">radeon_irq_set_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_enable_reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_enable_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq_enabled</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">RADEON_GEN_INT_CNTL</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_enable_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r500_vbl_irq_set_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r500_disp_irq_reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r500_disp_irq_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq_enabled</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R500_DxMODE_INT_MASK</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r500_disp_irq_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">radeon_enable_vblank</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RS600</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">r500_vbl_irq_set_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">R500_D1MODE_INT_MASK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">r500_vbl_irq_set_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">R500_D2MODE_INT_MASK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;tried to enable vblank on non-existent crtc %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">crtc</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">radeon_irq_set_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">RADEON_CRTC_VBLANK_MASK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">radeon_irq_set_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">RADEON_CRTC2_VBLANK_MASK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;tried to enable vblank on non-existent crtc %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">crtc</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_disable_vblank</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RS600</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">r500_vbl_irq_set_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">R500_D1MODE_INT_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">r500_vbl_irq_set_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">R500_D2MODE_INT_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;tried to enable vblank on non-existent crtc %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">crtc</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">radeon_irq_set_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">RADEON_CRTC_VBLANK_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">radeon_irq_set_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">RADEON_CRTC2_VBLANK_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;tried to enable vblank on non-existent crtc %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">crtc</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">radeon_acknowledge_irqs</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">r500_disp_int</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">irqs</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">RADEON_GEN_INT_STATUS</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">irq_mask</span> <span class="o">=</span> <span class="n">RADEON_SW_INT_TEST</span><span class="p">;</span>

	<span class="o">*</span><span class="n">r500_disp_int</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RS600</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* vbl interrupts in a different place */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">irqs</span> <span class="o">&amp;</span> <span class="n">R500_DISPLAY_INT_STATUS</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* if a display interrupt */</span>
			<span class="n">u32</span> <span class="n">disp_irq</span><span class="p">;</span>

			<span class="n">disp_irq</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R500_DISP_INTERRUPT_STATUS</span><span class="p">);</span>

			<span class="o">*</span><span class="n">r500_disp_int</span> <span class="o">=</span> <span class="n">disp_irq</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">disp_irq</span> <span class="o">&amp;</span> <span class="n">R500_D1_VBLANK_INTERRUPT</span><span class="p">)</span>
				<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R500_D1MODE_VBLANK_STATUS</span><span class="p">,</span> <span class="n">R500_VBLANK_ACK</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">disp_irq</span> <span class="o">&amp;</span> <span class="n">R500_D2_VBLANK_INTERRUPT</span><span class="p">)</span>
				<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R500_D2MODE_VBLANK_STATUS</span><span class="p">,</span> <span class="n">R500_VBLANK_ACK</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">irq_mask</span> <span class="o">|=</span> <span class="n">R500_DISPLAY_INT_STATUS</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">irq_mask</span> <span class="o">|=</span> <span class="n">RADEON_CRTC_VBLANK_STAT</span> <span class="o">|</span> <span class="n">RADEON_CRTC2_VBLANK_STAT</span><span class="p">;</span>

	<span class="n">irqs</span> <span class="o">&amp;=</span>	<span class="n">irq_mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irqs</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">RADEON_GEN_INT_STATUS</span><span class="p">,</span> <span class="n">irqs</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">irqs</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Interrupts - Used for device synchronization and flushing in the</span>
<span class="cm"> * following circumstances:</span>
<span class="cm"> *</span>
<span class="cm"> * - Exclusive FB access with hw idle:</span>
<span class="cm"> *    - Wait for GUI Idle (?) interrupt, then do normal flush.</span>
<span class="cm"> *</span>
<span class="cm"> * - Frame throttling, NV_fence:</span>
<span class="cm"> *    - Drop marker irq&#39;s into command stream ahead of time.</span>
<span class="cm"> *    - Wait on irq&#39;s with lock *not held*</span>
<span class="cm"> *    - Check each for termination condition</span>
<span class="cm"> *</span>
<span class="cm"> * - Internally in cp_getbuffer, etc:</span>
<span class="cm"> *    - as above, but wait with lock held???</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: These functions are misleadingly named -- the irq&#39;s aren&#39;t</span>
<span class="cm"> * tied to dma at all, this is just a hangover from dri prehistory.</span>
<span class="cm"> */</span>

<span class="n">irqreturn_t</span> <span class="nf">radeon_driver_irq_handler</span><span class="p">(</span><span class="n">DRM_IRQ_ARGS</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">)</span> <span class="n">arg</span><span class="p">;</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r500_disp_int</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="cm">/* Only consider the bits we&#39;re interested in - others could be used</span>
<span class="cm">	 * outside the DRM</span>
<span class="cm">	 */</span>
	<span class="n">stat</span> <span class="o">=</span> <span class="n">radeon_acknowledge_irqs</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r500_disp_int</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">stat</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">stat</span> <span class="o">&amp;=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_enable_reg</span><span class="p">;</span>

	<span class="cm">/* SW interrupt */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">RADEON_SW_INT_TEST</span><span class="p">)</span>
		<span class="n">DRM_WAKEUP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">swi_queue</span><span class="p">);</span>

	<span class="cm">/* VBLANK interrupt */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RS600</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r500_disp_int</span> <span class="o">&amp;</span> <span class="n">R500_D1_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r500_disp_int</span> <span class="o">&amp;</span> <span class="n">R500_D2_VBLANK_INTERRUPT</span><span class="p">)</span>
			<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_VBLANK_STAT</span><span class="p">)</span>
			<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC2_VBLANK_STAT</span><span class="p">)</span>
			<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">radeon_emit_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span> <span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">swi_emitted</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">swi_emitted</span><span class="p">);</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
	<span class="n">OUT_RING_REG</span><span class="p">(</span><span class="n">RADEON_LAST_SWI_REG</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
	<span class="n">OUT_RING_REG</span><span class="p">(</span><span class="n">RADEON_GEN_INT_STATUS</span><span class="p">,</span> <span class="n">RADEON_SW_INT_FIRE</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="n">COMMIT_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">radeon_wait_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span> <span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">swi_nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">RADEON_READ</span><span class="p">(</span><span class="n">RADEON_LAST_SWI_REG</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">swi_nr</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">boxes</span> <span class="o">|=</span> <span class="n">RADEON_BOX_WAIT_IDLE</span><span class="p">;</span>

	<span class="n">DRM_WAIT_ON</span><span class="p">(</span><span class="n">ret</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">swi_queue</span><span class="p">,</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">DRM_HZ</span><span class="p">,</span>
		    <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">RADEON_LAST_SWI_REG</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">swi_nr</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">radeon_get_vblank_counter</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;called with no initialization</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">crtc</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid crtc %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">crtc</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RS600</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R500_D1CRTC_FRAME_COUNT</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R500_D2CRTC_FRAME_COUNT</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">RADEON_CRTC_CRNT_FRAME</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">RADEON_CRTC2_CRNT_FRAME</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Needs the lock as it touches the ring.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">radeon_irq_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">drm_radeon_irq_emit_t</span> <span class="o">*</span><span class="n">emit</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">result</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;called with no initialization</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">LOCK_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>

	<span class="n">result</span> <span class="o">=</span> <span class="n">radeon_emit_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">DRM_COPY_TO_USER</span><span class="p">(</span><span class="n">emit</span><span class="o">-&gt;</span><span class="n">irq_seq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">result</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;copy_to_user</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Doesn&#39;t need the hardware lock.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">radeon_irq_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">drm_radeon_irq_wait_t</span> <span class="o">*</span><span class="n">irqwait</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;called with no initialization</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">radeon_wait_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">irqwait</span><span class="o">-&gt;</span><span class="n">irq_seq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* drm_dma.h hooks</span>
<span class="cm">*/</span>
<span class="kt">void</span> <span class="nf">radeon_driver_irq_preinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span> <span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Disable *all* interrupts */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RS600</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R500_DxMODE_INT_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">RADEON_GEN_INT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Clear bits if they&#39;re already high */</span>
	<span class="n">radeon_acknowledge_irqs</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">radeon_driver_irq_postinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">swi_emitted</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">DRM_INIT_WAITQUEUE</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">swi_queue</span><span class="p">);</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">max_vblank_count</span> <span class="o">=</span> <span class="mh">0x001fffff</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">radeon_irq_set_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">RADEON_SW_INT_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_driver_irq_uninstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span> <span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RS600</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R500_DxMODE_INT_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Disable *all* interrupts */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">RADEON_GEN_INT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">int</span> <span class="nf">radeon_vblank_crtc_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vblank_crtc</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">radeon_vblank_crtc_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int64_t</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">DRM_RADEON_VBLANK_CRTC1</span> <span class="o">|</span> <span class="n">DRM_RADEON_VBLANK_CRTC2</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;called with invalid crtc 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">value</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vblank_crtc</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">value</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
