Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Feb  7 08:41:56 2022
| Host         : DESKTOP-PC47C8H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basic_gates_timing_summary_routed.rpt -pb basic_gates_timing_summary_routed.pb -rpx basic_gates_timing_summary_routed.rpx -warn_on_violation
| Design       : basic_gates
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_or
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 4.550ns (61.321%)  route 2.870ns (38.679%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  a_IBUF_inst/O
                         net (fo=7, routed)           0.892     2.193    a_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.097     2.290 r  y_or_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.978     4.268    y_or_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.152     7.420 r  y_or_OBUF_inst/O
                         net (fo=0)                   0.000     7.420    y_or
    E19                                                               r  y_or (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_xnor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 4.527ns (63.180%)  route 2.638ns (36.820%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  a_IBUF_inst/O
                         net (fo=7, routed)           1.128     2.429    a_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.097     2.526 r  y_xnor_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.510     4.036    y_xnor_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.129     7.164 r  y_xnor_OBUF_inst/O
                         net (fo=0)                   0.000     7.164    y_xnor
    U14                                                               r  y_xnor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_xor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 4.666ns (65.285%)  route 2.481ns (34.715%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  a_IBUF_inst/O
                         net (fo=7, routed)           1.128     2.429    a_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.099     2.528 r  y_xor_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.353     3.881    y_xor_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.266     7.148 r  y_xor_OBUF_inst/O
                         net (fo=0)                   0.000     7.148    y_xor
    U19                                                               r  y_xor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_and
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 4.689ns (66.238%)  route 2.390ns (33.762%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  a_IBUF_inst/O
                         net (fo=7, routed)           0.892     2.193    a_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.111     2.304 r  y_and_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.498     3.802    y_and_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.277     7.079 r  y_and_OBUF_inst/O
                         net (fo=0)                   0.000     7.079    y_and
    U16                                                               r  y_and (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_nor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 4.691ns (67.352%)  route 2.274ns (32.648%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  a_IBUF_inst/O
                         net (fo=7, routed)           0.889     2.190    a_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.111     2.301 r  y_nor_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.385     3.686    y_nor_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.279     6.965 r  y_nor_OBUF_inst/O
                         net (fo=0)                   0.000     6.965    y_nor
    U15                                                               r  y_nor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_nand
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 4.529ns (67.067%)  route 2.224ns (32.933%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  a_IBUF_inst/O
                         net (fo=7, routed)           0.889     2.190    a_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.097     2.287 r  y_nand_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.335     3.622    y_nand_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.131     6.753 r  y_nand_OBUF_inst/O
                         net (fo=0)                   0.000     6.753    y_nand
    W18                                                               r  y_nand (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.651ns  (logic 4.529ns (68.103%)  route 2.121ns (31.897%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  a_IBUF_inst/O
                         net (fo=7, routed)           0.923     2.224    a_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.097     2.321 r  y_not_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.198     3.519    y_not_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.131     6.651 r  y_not_OBUF_inst/O
                         net (fo=0)                   0.000     6.651    y_not
    V19                                                               r  y_not (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_nand
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.484ns (66.893%)  route 0.735ns (33.107%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  b_IBUF_inst/O
                         net (fo=6, routed)           0.338     0.567    b_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.612 r  y_nand_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.397     1.009    y_nand_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.219 r  y_nand_OBUF_inst/O
                         net (fo=0)                   0.000     2.219    y_nand
    W18                                                               r  y_nand (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.476ns (64.812%)  route 0.801ns (35.188%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  a_IBUF_inst/O
                         net (fo=7, routed)           0.473     0.694    a_IBUF
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.739 r  y_not_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     1.067    y_not_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.277 r  y_not_OBUF_inst/O
                         net (fo=0)                   0.000     2.277    y_not
    V19                                                               r  y_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_nor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.555ns (67.071%)  route 0.763ns (32.929%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  b_IBUF_inst/O
                         net (fo=6, routed)           0.338     0.567    b_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.048     0.615 r  y_nor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.426     1.041    y_nor_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.318 r  y_nor_OBUF_inst/O
                         net (fo=0)                   0.000     2.318    y_nor
    U15                                                               r  y_nor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_and
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.551ns (65.241%)  route 0.826ns (34.759%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.344     0.573    b_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.049     0.622 r  y_and_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.483     1.105    y_and_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.378 r  y_and_OBUF_inst/O
                         net (fo=0)                   0.000     2.378    y_and
    U16                                                               r  y_and (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_xor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.540ns (63.473%)  route 0.887ns (36.527%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.474     0.704    b_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.044     0.748 r  y_xor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.160    y_xor_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.267     2.427 r  y_xor_OBUF_inst/O
                         net (fo=0)                   0.000     2.427    y_xor
    U19                                                               r  y_xor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_xnor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.482ns (60.653%)  route 0.961ns (39.347%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.474     0.704    b_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     0.749 r  y_xnor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.487     1.236    y_xnor_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.443 r  y_xnor_OBUF_inst/O
                         net (fo=0)                   0.000     2.443    y_xnor
    U14                                                               r  y_xnor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y_or
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.505ns (57.785%)  route 1.099ns (42.215%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.344     0.573    b_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     0.618 r  y_or_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.756     1.374    y_or_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.604 r  y_or_OBUF_inst/O
                         net (fo=0)                   0.000     2.604    y_or
    E19                                                               r  y_or (OUT)
  -------------------------------------------------------------------    -------------------





