<sld_project_info>
  <hub_info ir_width="8" node_count="1"/>
  <node_info>
    <node hpath="Aline_mon:Aline_mon_inst|sld_signaltap:sld_signaltap_component" instance_id="0" mfg_id="110" node_id="2" sld_node_info="0x30106E00" version="6">
      <parameters>
        <parameter name="lpm_type" type="string" value="sld_signaltap"/>
        <parameter name="sld_node_info" type="dec" value="1076736"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="6"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="0"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="sld_data_bits" type="dec" value="14"/>
        <parameter name="sld_trigger_bits" type="dec" value="1"/>
        <parameter name="sld_node_crc_bits" type="dec" value="32"/>
        <parameter name="sld_node_crc_hiword" type="dec" value="19742"/>
        <parameter name="sld_node_crc_loword" type="dec" value="10633"/>
        <parameter name="SLD_INCREMENTAL_ROUTING" type="dec" value="0"/>
        <parameter name="sld_sample_depth" type="dec" value="2048"/>
        <parameter name="SLD_SEGMENT_SIZE" type="dec" value="0"/>
        <parameter name="sld_ram_block_type" type="string" value="Auto"/>
        <parameter name="SLD_STATE_BITS" type="dec" value="11"/>
        <parameter name="SLD_BUFFER_FULL_STOP" type="dec" value="1"/>
        <parameter name="sld_mem_address_bits" type="dec" value="11"/>
        <parameter name="sld_data_bit_cntr_bits" type="dec" value="5"/>
        <parameter name="sld_trigger_level" type="dec" value="1"/>
        <parameter name="sld_trigger_in_enabled" type="dec" value="0"/>
        <parameter name="sld_advanced_trigger_entity" type="string" value="basic,1,"/>
        <parameter name="sld_trigger_level_pipeline" type="dec" value="1"/>
        <parameter name="sld_enable_advanced_trigger" type="dec" value="0"/>
        <parameter name="SLD_ADVANCED_TRIGGER_1" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_2" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_3" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_4" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_5" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_6" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_7" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_8" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_9" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_10" type="string" value="NONE"/>
        <parameter name="SLD_INVERSION_MASK_LENGTH" type="dec" value="1"/>
        <parameter name="SLD_INVERSION_MASK" type="ubin" value="0"/>
        <parameter name="SLD_POWER_UP_TRIGGER" type="dec" value="0"/>
        <parameter name="SLD_STATE_FLOW_MGR_ENTITY" type="string" value="state_flow_mgr_entity.vhd"/>
        <parameter name="SLD_STATE_FLOW_USE_GENERATED" type="dec" value="0"/>
        <parameter name="SLD_CURRENT_RESOURCE_WIDTH" type="dec" value="0"/>
        <parameter name="SLD_ATTRIBUTE_MEM_MODE" type="string" value="OFF"/>
        <parameter name="SLD_STORAGE_QUALIFIER_BITS" type="dec" value="1"/>
        <parameter name="sld_storage_qualifier_gap_record" type="dec" value="0"/>
        <parameter name="sld_storage_qualifier_mode" type="string" value="OFF"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION" type="dec" value="0"/>
        <parameter name="SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH" type="dec" value="0"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY" type="string" value="basic"/>
        <parameter name="SLD_STORAGE_QUALIFIER_PIPELINE" type="dec" value="0"/>
      </parameters>
      <inputs>
        <port name="acq_clk" source="Aline_mon:Aline_mon_inst|acq_clk"/>
        <port name="acq_data_in[0]" source="Aline_mon:Aline_mon_inst|acq_data_in[0]"/>
        <port name="acq_data_in[1]" source="Aline_mon:Aline_mon_inst|acq_data_in[1]"/>
        <port name="acq_data_in[2]" source="Aline_mon:Aline_mon_inst|acq_data_in[2]"/>
        <port name="acq_data_in[3]" source="Aline_mon:Aline_mon_inst|acq_data_in[3]"/>
        <port name="acq_data_in[4]" source="Aline_mon:Aline_mon_inst|acq_data_in[4]"/>
        <port name="acq_data_in[5]" source="Aline_mon:Aline_mon_inst|acq_data_in[5]"/>
        <port name="acq_data_in[6]" source="Aline_mon:Aline_mon_inst|acq_data_in[6]"/>
        <port name="acq_data_in[7]" source="Aline_mon:Aline_mon_inst|acq_data_in[7]"/>
        <port name="acq_data_in[8]" source="Aline_mon:Aline_mon_inst|acq_data_in[8]"/>
        <port name="acq_data_in[9]" source="Aline_mon:Aline_mon_inst|acq_data_in[9]"/>
        <port name="acq_data_in[10]" source="Aline_mon:Aline_mon_inst|acq_data_in[10]"/>
        <port name="acq_data_in[11]" source="Aline_mon:Aline_mon_inst|acq_data_in[11]"/>
        <port name="acq_data_in[12]" source="Aline_mon:Aline_mon_inst|acq_data_in[12]"/>
        <port name="acq_data_in[13]" source="Aline_mon:Aline_mon_inst|acq_data_in[13]"/>
        <port name="acq_trigger_in[0]" source="Aline_mon:Aline_mon_inst|acq_trigger_in[0]"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_raw_tck" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_raw_tck"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_tdi" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_tdi"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_usr1" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_usr1"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_rti" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_rti"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_shift" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_shift"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_update" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_update"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_cdr" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_cdr"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_sdr" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_sdr"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_e1dr" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_e1dr"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_udr" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_udr"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_uir" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_jtag_state_uir"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_clr" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_clr"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ena" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_ena"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_0_" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_0_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_1_" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_1_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_2_" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_2_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_3_" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_3_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_4_" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_4_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_5_" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_5_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_6_" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_6_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_7_" source="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_out_0_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_out_1_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_out_2_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_out_3_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_out_4_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_out_5_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_out_6_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_ir_out_7_"/>
        <port name="jtag.bp.Aline_mon_inst_sld_signaltap_component_tdo"/>
      </outputs>
    </node>
  </node_info>
</sld_project_info>
