/* Generated by Yosys 0.53 (git sha1 53c22ab7c, ccache clang++ 18.1.3 -fPIC -O3) */

(* top =  1  *)
/* verilator lint_off CASEOVERLAP*/
module IEEEFMA_S6(clk, rst, A, B, C, negateAB, negateC, RndMode, R);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire [7:0] _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire [9:0] _081_;
  wire [9:0] _082_;
  wire [9:0] _083_;
  wire [9:0] _084_;
  wire [9:0] _085_;
  wire [9:0] _086_;
  wire [9:0] _087_;
  wire [9:0] _088_;
  wire _089_;
  wire [6:0] _090_;
  wire [6:0] _091_;
  wire [6:0] _092_;
  wire [99:0] _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire [47:0] _120_;
  wire _121_;
  wire [76:0] _122_;
  wire _123_;
  wire [75:0] _124_;
  wire [76:0] _125_;
  wire [76:0] _126_;
  wire [76:0] _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire [75:0] _133_;
  wire _134_;
  wire [5:0] _135_;
  wire [9:0] _136_;
  wire [9:0] _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire [8:0] _152_;
  wire [6:0] _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire [6:0] _157_;
  wire _158_;
  wire [6:0] _159_;
  wire [150:0] _160_;
  wire [9:0] _161_;
  wire [9:0] _162_;
  wire [9:0] _163_;
  wire [9:0] _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire [9:0] _168_;
  wire [9:0] _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire [1:0] _225_;
  wire _226_;
  wire [22:0] _227_;
  wire _228_;
  wire [22:0] _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire [9:0] _248_;
  wire _249_;
  wire [9:0] _250_;
  wire _251_;
  wire [9:0] _252_;
  wire [9:0] _253_;
  wire [32:0] _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire [31:0] _269_;
  wire [31:0] _270_;
  reg _271_;
  reg _272_;
  reg _273_;
  reg _274_;
  reg _275_;
  reg _276_;
  reg _277_;
  wire _278_;
  reg _279_;
  reg _280_;
  reg _281_;
  reg _282_;
  reg _283_;
  reg [8:0] _284_;
  reg [8:0] _285_;
  reg [8:0] _286_;
  reg _287_;
  reg _288_;
  wire _289_;
  reg _290_;
  reg _291_;
  reg _292_;
  reg _293_;
  reg _294_;
  reg _295_;
  reg _296_;
  reg _297_;
  reg _298_;
  reg _299_;
  wire _300_;
  reg _301_;
  reg _302_;
  reg _303_;
  reg _304_;
  reg _305_;
  reg _306_;
  reg _307_;
  reg _308_;
  reg _309_;
  reg [7:0] _310_;
  wire _311_;
  reg [7:0] _312_;
  reg [7:0] _313_;
  reg _314_;
  reg _315_;
  reg _316_;
  reg _317_;
  reg [6:0] _318_;
  reg [6:0] _319_;
  reg [6:0] _320_;
  reg _321_;
  wire _322_;
  reg _323_;
  reg _324_;
  reg _325_;
  reg _326_;
  reg [75:0] _327_;
  reg _328_;
  reg _329_;
  reg [9:0] _330_;
  reg [9:0] _331_;
  reg [9:0] _332_;
  wire _333_;
  wire _334_;
  reg _335_;
  reg _336_;
  reg _337_;
  reg _338_;
  reg _339_;
  reg _340_;
  reg _341_;
  reg _342_;
  reg _343_;
  reg [8:0] _344_;
  wire _345_;
  reg [8:0] _346_;
  reg [8:0] _347_;
  reg [9:0] _348_;
  reg [9:0] _349_;
  reg [9:0] _350_;
  reg [30:0] _351_;
  reg [30:0] _352_;
  reg [30:0] _353_;
  reg [30:0] _354_;
  reg [30:0] _355_;
  wire _356_;
  reg [30:0] _357_;
  reg [30:0] _358_;
  reg [30:0] _359_;
  reg [30:0] _360_;
  reg [30:0] _361_;
  reg [30:0] _362_;
  reg [30:0] _363_;
  reg _364_;
  reg _365_;
  reg _366_;
  wire _367_;
  reg _368_;
  reg _369_;
  reg _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire [7:0] _416_;
  wire [7:0] _417_;
  wire [8:0] _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire _430_;
  wire _431_;
  input [31:0] A;
  wire [31:0] A;
  input [31:0] B;
  wire [31:0] B;
  input [31:0] C;
  wire [31:0] C;
  output [31:0] R;
  wire [31:0] R;
  input [1:0] RndMode;
  wire [1:0] RndMode;
  wire [7:0] aexp;
  wire [7:0] aexpfield;
  wire [8:0] aexpplusbexp;
  wire [8:0] aexpplusbexp_d1;
  wire [8:0] aexpplusbexp_d2;
  wire [8:0] aexpplusbexp_d3;
  wire ahasnonnullsig;
  wire aisinf;
  wire aisinfornan;
  wire aisnan;
  wire aisnormal;
  wire aiszero;
  wire aiszero_d1;
  wire aiszero_d2;
  wire aiszero_d3;
  wire asgn;
  wire asgn_d1;
  wire asgn_d2;
  wire asgn_d3;
  wire [23:0] asig;
  wire [22:0] asigfield;
  wire [7:0] bexp;
  wire [7:0] bexpfield;
  wire bhasnonnullsig;
  wire [76:0] bigsum;
  wire [76:0] bigsum2;
  wire [75:0] bigsumabs;
  wire [51:0] bigsumabslowerbits;
  wire [150:0] bigsumnormd;
  wire bisinf;
  wire bisinfornan;
  wire bisnan;
  wire bisnormal;
  wire biszero;
  wire biszero_d1;
  wire biszero_d2;
  wire biszero_d3;
  wire bsgn;
  wire bsgn_d1;
  wire bsgn_d2;
  wire bsgn_d3;
  wire [23:0] bsig;
  wire [22:0] bsigfield;
  wire [7:0] cexp;
  wire [7:0] cexp_d1;
  wire [7:0] cexp_d2;
  wire [7:0] cexp_d3;
  wire [7:0] cexpfield;
  wire chasnonnullsig;
  wire cisinf;
  wire cisinfornan;
  wire cisnan;
  wire cisnormal;
  wire cisnormal_d1;
  wire cisnormal_d2;
  wire cisnormal_d3;
  wire ciszero;
  wire ciszero_d1;
  wire ciszero_d2;
  wire ciszero_d3;
  input clk;
  wire clk;
  wire csgn;
  wire csgn_d1;
  wire csgn_d2;
  wire csgn_d3;
  wire [23:0] csig;
  wire [22:0] csigfield;
  wire [76:0] csiginverted;
  wire [99:0] csigshifted;
  wire [75:0] csigshiftedt;
  wire effectivesub;
  wire effectivesub_d1;
  wire [9:0] expdiff;
  wire expdiffnotlarge;
  wire [9:0] expdiffprepare;
  wire expdiffsmall;
  wire expdiffsmall_d1;
  wire expdiffsmall_d2;
  wire expdiffsmall_d3;
  wire expdiffverysmall;
  wire [9:0] exponentresult1;
  wire [9:0] exptentative;
  wire [9:0] exptentative_d1;
  wire [9:0] exptentative_d2;
  wire [9:0] exptentative_d3;
  wire [9:0] expupdate;
  wire finalrisinf;
  wire [1:0] fracleadingbits;
  wire [1:0] fracleadingbitsnormal;
  wire [22:0] fracresultnormd;
  wire fracresultroundbit;
  wire fracresultstickybit;
  wire [26:0] fractentative;
  wire [5:0] \ieeefpfma_8_23_freq400_uid2leadingzerocounter:701 ;
  wire [30:0] inf;
  wire [30:0] inf_d1;
  wire [30:0] inf_d2;
  wire [30:0] inf_d3;
  wire [30:0] inf_d4;
  wire [30:0] inf_d5;
  wire [30:0] inf_d6;
  wire [5:0] l;
  wire [30:0] nan;
  wire [30:0] nan_d1;
  wire [30:0] nan_d2;
  wire [30:0] nan_d3;
  wire [30:0] nan_d4;
  wire [30:0] nan_d5;
  wire [30:0] nan_d6;
  input negateAB;
  wire negateAB;
  input negateC;
  wire negateC;
  wire negateab_d1;
  wire negateab_d2;
  wire negateab_d3;
  wire negatec_d1;
  wire negatec_d2;
  wire negatec_d3;
  wire [150:0] \normalizationshifter:740 ;
  wire [6:0] normshiftvalue;
  wire [47:0] p;
  wire [75:0] paligned;
  wire [75:0] paligned_d1;
  wire [32:0] resultbeforeround;
  wire [32:0] resultrounded;
  wire [99:0] \rightshiftercomponent:616 ;
  wire risnan;
  wire risnan_d1;
  wire risnan_d2;
  wire risnan_d3;
  wire risnan_d4;
  wire risnan_d5;
  wire risnan_d6;
  wire rissubnormal;
  wire rissubnormal_d1;
  wire rissubnormal_d2;
  wire rissubnormal_d3;
  wire riszero;
  wire riszero_d1;
  wire riszero_d2;
  wire riszero_d3;
  wire round;
  wire roverflowed;
  wire rsgn;
  wire rsgn_d1;
  wire rsgn_d2;
  wire rsgn_d3;
  wire rsgntentative;
  wire rsgntentative_d1;
  wire rsgntentative_d2;
  input rst;
  wire rst;
  wire [6:0] shiftvalue;
  wire [6:0] shiftvalue_d1;
  wire [6:0] shiftvalue_d2;
  wire [6:0] shiftvalue_d3;
  wire [8:0] shiftvaluecasesubnormal;
  wire [8:0] shiftvaluecasesubnormal_d1;
  wire [8:0] shiftvaluecasesubnormal_d2;
  wire [8:0] shiftvaluecasesubnormal_d3;
  wire sticky1;
  wire sticky1_d1;
  wire sticky1_d2;
  wire sticky1_d3;
  wire sticky1_d4;
  wire sticky1_d5;
  wire sticky2;
  wire tentativerisinf;
  wire tentativerisinf_d1;
  wire tentativerisinf_d2;
  wire tentativerisinf_d3;
  wire tentativerisinf_d4;
  wire tentativerisinf_d5;
  wire tentativerisinf_d6;
  wire [9:0] tmpexpcomp1;
  wire [9:0] tmpexpcomp2;
  wire [9:0] tmpexpcomp3;
  wire [9:0] tmpexpcompres1;
  wire [9:0] tmpexpcompres1_d1;
  wire [9:0] tmpexpcompres1_d2;
  wire [9:0] tmpexpcompres1_d3;
  wire [9:0] tmpexpcompres2;
  always @(posedge clk, posedge rst)
    if (rst) _327_ <= 76'h0000000000000000000;
    else _327_ <= paligned;
  always @(posedge clk, posedge rst)
    if (rst) _328_ <= 1'h0;
    else _328_ <= rsgntentative;
  always @(posedge clk, posedge rst)
    if (rst) _329_ <= 1'h0;
    else _329_ <= rsgntentative_d1;
  always @(posedge clk, posedge rst)
    if (rst) _330_ <= 10'h000;
    else _330_ <= tmpexpcompres1;
  always @(posedge clk, posedge rst)
    if (rst) _331_ <= 10'h000;
    else _331_ <= tmpexpcompres1_d1;
  always @(posedge clk, posedge rst)
    if (rst) _332_ <= 10'h000;
    else _332_ <= tmpexpcompres1_d2;
  always @(posedge clk, posedge rst)
    if (rst) _335_ <= 1'h0;
    else _335_ <= rissubnormal;
  always @(posedge clk, posedge rst)
    if (rst) _336_ <= 1'h0;
    else _336_ <= rissubnormal_d1;
  always @(posedge clk, posedge rst)
    if (rst) _337_ <= 1'h0;
    else _337_ <= rissubnormal_d2;
  always @(posedge clk, posedge rst)
    if (rst) _338_ <= 1'h0;
    else _338_ <= riszero;
  always @(posedge clk, posedge rst)
    if (rst) _339_ <= 1'h0;
    else _339_ <= riszero_d1;
  always @(posedge clk, posedge rst)
    if (rst) _340_ <= 1'h0;
    else _340_ <= riszero_d2;
  always @(posedge clk, posedge rst)
    if (rst) _341_ <= 1'h0;
    else _341_ <= rsgn;
  always @(posedge clk, posedge rst)
    if (rst) _342_ <= 1'h0;
    else _342_ <= rsgn_d1;
  always @(posedge clk, posedge rst)
    if (rst) _343_ <= 1'h0;
    else _343_ <= rsgn_d2;
  always @(posedge clk, posedge rst)
    if (rst) _344_ <= 9'h000;
    else _344_ <= shiftvaluecasesubnormal;
  always @(posedge clk, posedge rst)
    if (rst) _346_ <= 9'h000;
    else _346_ <= shiftvaluecasesubnormal_d1;
  always @(posedge clk, posedge rst)
    if (rst) _347_ <= 9'h000;
    else _347_ <= shiftvaluecasesubnormal_d2;
  always @(posedge clk, posedge rst)
    if (rst) _348_ <= 10'h000;
    else _348_ <= exptentative;
  always @(posedge clk, posedge rst)
    if (rst) _349_ <= 10'h000;
    else _349_ <= exptentative_d1;
  always @(posedge clk, posedge rst)
    if (rst) _350_ <= 10'h000;
    else _350_ <= exptentative_d2;
  always @(posedge clk, posedge rst)
    if (rst) _351_ <= 31'h00000000;
    else _351_ <= inf;
  always @(posedge clk, posedge rst)
    if (rst) _352_ <= 31'h00000000;
    else _352_ <= inf_d1;
  always @(posedge clk, posedge rst)
    if (rst) _353_ <= 31'h00000000;
    else _353_ <= inf_d2;
  always @(posedge clk, posedge rst)
    if (rst) _354_ <= 31'h00000000;
    else _354_ <= inf_d3;
  always @(posedge clk, posedge rst)
    if (rst) _355_ <= 31'h00000000;
    else _355_ <= inf_d4;
  always @(posedge clk, posedge rst)
    if (rst) _357_ <= 31'h00000000;
    else _357_ <= inf_d5;
  always @(posedge clk, posedge rst)
    if (rst) _358_ <= 31'h00000000;
    else _358_ <= nan;
  always @(posedge clk, posedge rst)
    if (rst) _359_ <= 31'h00000000;
    else _359_ <= nan_d1;
  always @(posedge clk, posedge rst)
    if (rst) _360_ <= 31'h00000000;
    else _360_ <= nan_d2;
  always @(posedge clk, posedge rst)
    if (rst) _361_ <= 31'h00000000;
    else _361_ <= nan_d3;
  always @(posedge clk, posedge rst)
    if (rst) _362_ <= 31'h00000000;
    else _362_ <= nan_d4;
  always @(posedge clk, posedge rst)
    if (rst) _363_ <= 31'h00000000;
    else _363_ <= nan_d5;
  always @(posedge clk, posedge rst)
    if (rst) _364_ <= 1'h0;
    else _364_ <= negateAB;
  always @(posedge clk, posedge rst)
    if (rst) _365_ <= 1'h0;
    else _365_ <= negateab_d1;
  always @(posedge clk, posedge rst)
    if (rst) _366_ <= 1'h0;
    else _366_ <= negateab_d2;
  always @(posedge clk, posedge rst)
    if (rst) _368_ <= 1'h0;
    else _368_ <= negateC;
  always @(posedge clk, posedge rst)
    if (rst) _369_ <= 1'h0;
    else _369_ <= negatec_d1;
  always @(posedge clk, posedge rst)
    if (rst) _370_ <= 1'h0;
    else _370_ <= negatec_d2;
  assign _000_ = A[23] | A[24];
  assign _111_ = _000_ | A[25];
  assign _222_ = _111_ | A[26];
  assign _333_ = _222_ | A[27];
  assign _377_ = _333_ | A[28];
  assign _388_ = _377_ | A[29];
  assign _399_ = _388_ | A[30];
  assign _410_ = A[23] & A[24];
  assign _421_ = _410_ & A[25];
  assign _001_ = _421_ & A[26];
  assign _012_ = _001_ & A[27];
  assign _023_ = _012_ & A[28];
  assign _034_ = _023_ & A[29];
  assign _045_ = _034_ & A[30];
  assign _056_ = A[0] | A[1];
  assign _067_ = _056_ | A[2];
  assign _078_ = _067_ | A[3];
  assign _089_ = _078_ | A[4];
  assign _100_ = _089_ | A[5];
  assign _112_ = _100_ | A[6];
  assign _123_ = _112_ | A[7];
  assign _134_ = _123_ | A[8];
  assign _145_ = _134_ | A[9];
  assign _156_ = _145_ | A[10];
  assign _167_ = _156_ | A[11];
  assign _178_ = _167_ | A[12];
  assign _189_ = _178_ | A[13];
  assign _200_ = _189_ | A[14];
  assign _211_ = _200_ | A[15];
  assign _223_ = _211_ | A[16];
  assign _234_ = _223_ | A[17];
  assign _245_ = _234_ | A[18];
  assign _256_ = _245_ | A[19];
  assign _267_ = _256_ | A[20];
  assign _278_ = _267_ | A[21];
  assign _289_ = _278_ | A[22];
  assign _300_ = ~ aisnormal;
  assign _311_ = ~ ahasnonnullsig;
  assign _322_ = _300_ & _311_;
  assign _334_ = ~ ahasnonnullsig;
  assign _345_ = aisinfornan & _334_;
  assign _356_ = aisinfornan & ahasnonnullsig;
  assign _367_ = B[23] | B[24];
  assign _371_ = _367_ | B[25];
  assign _372_ = _371_ | B[26];
  assign _373_ = _372_ | B[27];
  assign _374_ = _373_ | B[28];
  assign _375_ = _374_ | B[29];
  assign _376_ = _375_ | B[30];
  assign _378_ = B[23] & B[24];
  assign _379_ = _378_ & B[25];
  assign _380_ = _379_ & B[26];
  assign _381_ = _380_ & B[27];
  assign _382_ = _381_ & B[28];
  assign _383_ = _382_ & B[29];
  assign _384_ = _383_ & B[30];
  assign _385_ = B[0] | B[1];
  assign _386_ = _385_ | B[2];
  assign _387_ = _386_ | B[3];
  assign _389_ = _387_ | B[4];
  assign _390_ = _389_ | B[5];
  assign _391_ = _390_ | B[6];
  assign _392_ = _391_ | B[7];
  assign _393_ = _392_ | B[8];
  assign _394_ = _393_ | B[9];
  assign _395_ = _394_ | B[10];
  assign _396_ = _395_ | B[11];
  assign _397_ = _396_ | B[12];
  assign _398_ = _397_ | B[13];
  assign _400_ = _398_ | B[14];
  assign _401_ = _400_ | B[15];
  assign _402_ = _401_ | B[16];
  assign _403_ = _402_ | B[17];
  assign _404_ = _403_ | B[18];
  assign _405_ = _404_ | B[19];
  assign _406_ = _405_ | B[20];
  assign _407_ = _406_ | B[21];
  assign _408_ = _407_ | B[22];
  assign _409_ = ~ bisnormal;
  assign _411_ = ~ bhasnonnullsig;
  assign _412_ = _409_ & _411_;
  assign _413_ = ~ bhasnonnullsig;
  assign _414_ = bisinfornan & _413_;
  assign _415_ = bisinfornan & bhasnonnullsig;
  assign _416_ = aexpfield - { 7'h3f, aisnormal };
  assign _417_ = bexpfield - { 7'h3f, bisnormal };
  assign _418_ = { aexp[7], aexp } + { bexp[7], bexp };
  assign _419_ = C[23] | C[24];
  assign _420_ = _419_ | C[25];
  assign _422_ = _420_ | C[26];
  assign _423_ = _422_ | C[27];
  assign _424_ = _423_ | C[28];
  assign _425_ = _424_ | C[29];
  assign _426_ = _425_ | C[30];
  assign _427_ = C[23] & C[24];
  assign _428_ = _427_ & C[25];
  assign _429_ = _428_ & C[26];
  assign _430_ = _429_ & C[27];
  assign _431_ = _430_ & C[28];
  assign _002_ = _431_ & C[29];
  assign _003_ = _002_ & C[30];
  assign _004_ = C[0] | C[1];
  assign _005_ = _004_ | C[2];
  assign _006_ = _005_ | C[3];
  assign _007_ = _006_ | C[4];
  assign _008_ = _007_ | C[5];
  assign _009_ = _008_ | C[6];
  assign _010_ = _009_ | C[7];
  assign _011_ = _010_ | C[8];
  assign _013_ = _011_ | C[9];
  assign _014_ = _013_ | C[10];
  assign _015_ = _014_ | C[11];
  assign _016_ = _015_ | C[12];
  assign _017_ = _016_ | C[13];
  assign _018_ = _017_ | C[14];
  assign _019_ = _018_ | C[15];
  assign _020_ = _019_ | C[16];
  assign _021_ = _020_ | C[17];
  assign _022_ = _021_ | C[18];
  assign _024_ = _022_ | C[19];
  assign _025_ = _024_ | C[20];
  assign _026_ = _025_ | C[21];
  assign _027_ = _026_ | C[22];
  assign _028_ = ~ cisnormal;
  assign _029_ = ~ chasnonnullsig;
  assign _030_ = _028_ & _029_;
  assign _031_ = ~ chasnonnullsig;
  assign _032_ = cisinfornan & _031_;
  assign _033_ = cisinfornan & chasnonnullsig;
  assign _035_ = aisnan | bisnan;
  assign _036_ = _035_ | cisnan;
  assign _037_ = aisinf | bisinf;
  assign _038_ = _037_ & cisinf;
  assign _039_ = asgn ^ bsgn;
  assign _040_ = _039_ ^ csgn;
  assign _041_ = _038_ & _040_;
  assign _042_ = _036_ | _041_;
  assign _043_ = biszero | bisnan;
  assign _044_ = ~ _043_;
  assign _046_ = aisinf & _044_;
  assign _047_ = aiszero | aisnan;
  assign _048_ = ~ _047_;
  assign _049_ = bisinf & _048_;
  assign _050_ = _046_ | _049_;
  assign _051_ = ~ cisnan;
  assign _052_ = _050_ & _051_;
  assign _053_ = asgn ^ bsgn;
  assign _054_ = _053_ ^ csgn;
  assign _055_ = ~ _054_;
  assign _057_ = cisinf & _055_;
  assign _058_ = ~ cisinf;
  assign _059_ = _057_ | _058_;
  assign _060_ = _052_ & _059_;
  assign _061_ = aisnan | bisnan;
  assign _062_ = ~ _061_;
  assign _063_ = cisinf & _062_;
  assign _064_ = aisinf | bisinf;
  assign _065_ = asgn ^ bsgn;
  assign _066_ = _065_ ^ csgn;
  assign _068_ = ~ _066_;
  assign _069_ = _064_ & _068_;
  assign _070_ = aisinf | bisinf;
  assign _071_ = ~ _070_;
  assign _072_ = _069_ | _071_;
  assign _073_ = _063_ & _072_;
  assign _074_ = _060_ | _073_;
  assign _075_ = cexpfield - { 7'h3f, cisnormal };
  assign _076_ = negateAB ^ asgn;
  assign _077_ = _076_ ^ bsgn;
  assign _079_ = negateC ^ csgn;
  assign _080_ = _077_ ^ _079_;
  assign _081_ = { 2'h0, aexpfield } + { 2'h0, bexpfield };
  assign _082_ = _081_ - { 9'h03f, aisnormal };
  assign _083_ = _082_ - { 9'h000, bisnormal };
  assign _084_ = { 2'h0, cexpfield } - expdiffprepare;
  assign _085_ = _084_ - { 9'h000, cisnormal };
  assign _086_ = expdiff + 10'h030;
  assign _087_ = expdiff - 10'h003;
  assign _088_ = expdiff - 10'h01b;
  assign _090_ = expdiffverysmall ? 7'h4c : _092_;
  assign _091_ = 7'h1b - expdiff[6:0];
  assign _092_ = expdiffnotlarge ? _091_ : 7'h00;
  assign _094_ = csigshifted[0] | csigshifted[1];
  assign _095_ = _094_ | csigshifted[2];
  assign _096_ = _095_ | csigshifted[3];
  assign _097_ = _096_ | csigshifted[4];
  assign _098_ = _097_ | csigshifted[5];
  assign _099_ = _098_ | csigshifted[6];
  assign _101_ = _099_ | csigshifted[7];
  assign _102_ = _101_ | csigshifted[8];
  assign _103_ = _102_ | csigshifted[9];
  assign _104_ = _103_ | csigshifted[10];
  assign _105_ = _104_ | csigshifted[11];
  assign _106_ = _105_ | csigshifted[12];
  assign _107_ = _106_ | csigshifted[13];
  assign _108_ = _107_ | csigshifted[14];
  assign _109_ = _108_ | csigshifted[15];
  assign _110_ = _109_ | csigshifted[16];
  assign _113_ = _110_ | csigshifted[17];
  assign _114_ = _113_ | csigshifted[18];
  assign _115_ = _114_ | csigshifted[19];
  assign _116_ = _115_ | csigshifted[20];
  assign _117_ = _116_ | csigshifted[21];
  assign _118_ = _117_ | csigshifted[22];
  assign _119_ = _118_ | csigshifted[23];
  assign _120_ = { 24'h000000, asig } * { 24'h000000, bsig };
  assign _121_ = ~ effectivesub_d1;
  assign _122_ = _121_ ? { 1'h0, csigshiftedt } : { 1'h1, _124_ };
  assign _124_ = ~ csigshiftedt;
  assign _125_ = csiginverted + { 1'h0, paligned_d1 };
  assign _126_ = _125_ + { 76'h0000000000000000000, effectivesub_d1 };
  assign _127_ = { 1'h0, csigshiftedt } - { 1'h0, paligned_d1 };
  assign _128_ = asgn_d1 ^ bsgn_d1;
  assign _129_ = _128_ ^ negateab_d1;
  assign _130_ = _129_ ^ bigsum[76];
  assign _131_ = ~ effectivesub_d1;
  assign _132_ = bigsum2[76] | _131_;
  assign _133_ = _132_ ? bigsum[75:0] : bigsum2[75:0];
  assign _136_ = { aexpplusbexp[8], aexpplusbexp } + 10'h081;
  assign _137_ = tmpexpcompres1_d3 - { 4'h0, l };
  assign _138_ = ~ cisnormal_d3;
  assign _139_ = expdiffsmall_d3 | _138_;
  assign _140_ = _139_ & tmpexpcompres2[9];
  assign _141_ = l == 6'h34;
  assign _142_ = _141_ ? expdiffsmall_d3 : 1'h0;
  assign _143_ = asgn_d3 ^ bsgn_d3;
  assign _144_ = _143_ ^ negateab_d3;
  assign _146_ = csgn_d3 ^ negatec_d3;
  assign _147_ = _144_ & _146_;
  assign _148_ = aiszero_d3 | biszero_d3;
  assign _149_ = _148_ & ciszero_d3;
  assign _150_ = _149_ ? _147_ : _151_;
  assign _151_ = riszero ? 1'h0 : rsgntentative_d2;
  assign _152_ = aexpplusbexp + 9'h099;
  assign _153_ = { 1'h0, l } + 7'h19;
  assign _154_ = ~ rissubnormal;
  assign _155_ = expdiffsmall_d3 & _154_;
  assign _157_ = _155_ ? _153_ : _159_;
  assign _158_ = expdiffsmall_d3 & rissubnormal;
  assign _159_ = _158_ ? shiftvaluecasesubnormal_d3[6:0] : shiftvalue_d3;
  assign _161_ = riszero ? 10'h383 : _162_;
  assign _162_ = rissubnormal ? 10'h382 : _168_;
  assign _163_ = { aexpplusbexp_d3[8], aexpplusbexp_d3 } - { 4'h0, l };
  assign _164_ = _163_ + 10'h003;
  assign _165_ = ~ rissubnormal;
  assign _166_ = expdiffsmall_d3 & _165_;
  assign _168_ = _166_ ? _164_ : _169_;
  assign _169_ = { cexp_d3[7], cexp_d3[7], cexp_d3 } + 10'h001;
  assign _170_ = bigsumnormd[0] | bigsumnormd[1];
  assign _171_ = _170_ | bigsumnormd[2];
  assign _172_ = _171_ | bigsumnormd[3];
  assign _173_ = _172_ | bigsumnormd[4];
  assign _174_ = _173_ | bigsumnormd[5];
  assign _175_ = _174_ | bigsumnormd[6];
  assign _176_ = _175_ | bigsumnormd[7];
  assign _177_ = _176_ | bigsumnormd[8];
  assign _179_ = _177_ | bigsumnormd[9];
  assign _180_ = _179_ | bigsumnormd[10];
  assign _181_ = _180_ | bigsumnormd[11];
  assign _182_ = _181_ | bigsumnormd[12];
  assign _183_ = _182_ | bigsumnormd[13];
  assign _184_ = _183_ | bigsumnormd[14];
  assign _185_ = _184_ | bigsumnormd[15];
  assign _186_ = _185_ | bigsumnormd[16];
  assign _187_ = _186_ | bigsumnormd[17];
  assign _188_ = _187_ | bigsumnormd[18];
  assign _190_ = _188_ | bigsumnormd[19];
  assign _191_ = _190_ | bigsumnormd[20];
  assign _192_ = _191_ | bigsumnormd[21];
  assign _193_ = _192_ | bigsumnormd[22];
  assign _194_ = _193_ | bigsumnormd[23];
  assign _195_ = _194_ | bigsumnormd[24];
  assign _196_ = _195_ | bigsumnormd[25];
  assign _197_ = _196_ | bigsumnormd[26];
  assign _198_ = _197_ | bigsumnormd[27];
  assign _199_ = _198_ | bigsumnormd[28];
  assign _201_ = _199_ | bigsumnormd[29];
  assign _202_ = _201_ | bigsumnormd[30];
  assign _203_ = _202_ | bigsumnormd[31];
  assign _204_ = _203_ | bigsumnormd[32];
  assign _205_ = _204_ | bigsumnormd[33];
  assign _206_ = _205_ | bigsumnormd[34];
  assign _207_ = _206_ | bigsumnormd[35];
  assign _208_ = _207_ | bigsumnormd[36];
  assign _209_ = _208_ | bigsumnormd[37];
  assign _210_ = _209_ | bigsumnormd[38];
  assign _212_ = _210_ | bigsumnormd[39];
  assign _213_ = _212_ | bigsumnormd[40];
  assign _214_ = _213_ | bigsumnormd[41];
  assign _215_ = _214_ | bigsumnormd[42];
  assign _216_ = _215_ | bigsumnormd[43];
  assign _217_ = _216_ | bigsumnormd[44];
  assign _218_ = _217_ | bigsumnormd[45];
  assign _219_ = _218_ | bigsumnormd[46];
  assign _220_ = _219_ | bigsumnormd[47];
  assign _221_ = _220_ | bigsumnormd[48];
  assign _224_ = _221_ | bigsumnormd[49];
  assign _225_ = rissubnormal_d3 ? 2'h1 : fracleadingbitsnormal;
  assign _226_ = fracleadingbits == 2'h0;
  assign _227_ = _226_ ? fractentative[23:1] : _229_;
  assign _228_ = fracleadingbits == 2'h1;
  assign _229_ = _228_ ? fractentative[24:2] : fractentative[25:3];
  assign _230_ = fracleadingbits == 2'h0;
  assign _231_ = _230_ ? fractentative[0] : _233_;
  assign _232_ = fracleadingbits == 2'h1;
  assign _233_ = _232_ ? fractentative[1] : fractentative[2];
  assign _235_ = sticky1_d5 | sticky2;
  assign _236_ = fracleadingbits == 2'h0;
  assign _237_ = _236_ ? _235_ : _241_;
  assign _238_ = fractentative[0] | sticky1_d5;
  assign _239_ = _238_ | sticky2;
  assign _240_ = fracleadingbits == 2'h1;
  assign _241_ = _240_ ? _239_ : _244_;
  assign _242_ = fractentative[1] | fractentative[0];
  assign _243_ = _242_ | sticky1_d5;
  assign _244_ = _243_ | sticky2;
  assign _246_ = fracresultstickybit | fracresultnormd[0];
  assign _247_ = fracresultroundbit & _246_;
  assign _248_ = riszero_d3 ? 10'h07d : _250_;
  assign _249_ = fracleadingbits == 2'h0;
  assign _250_ = _249_ ? 10'h07d : _252_;
  assign _251_ = fracleadingbits == 2'h1;
  assign _252_ = _251_ ? 10'h07e : 10'h07f;
  assign _253_ = exptentative_d3 + expupdate;
  assign _254_ = resultbeforeround + { 32'h00000000, round };
  assign _255_ = resultrounded[32] | resultrounded[31];
  assign _257_ = resultrounded[30] & resultrounded[29];
  assign _258_ = _257_ & resultrounded[28];
  assign _259_ = _258_ & resultrounded[27];
  assign _260_ = _259_ & resultrounded[26];
  assign _261_ = _260_ & resultrounded[25];
  assign _262_ = _261_ & resultrounded[24];
  assign _263_ = _262_ & resultrounded[23];
  assign _264_ = _255_ | _263_;
  assign _265_ = tentativerisinf_d6 | roverflowed;
  assign _266_ = ~ risnan_d6;
  assign _268_ = _266_ & finalrisinf;
  assign _269_ = _268_ ? { rsgn_d3, inf_d6 } : _270_;
  assign _270_ = risnan_d6 ? { 1'h0, nan_d6 } : { rsgn_d3, resultrounded[30:0] };
  always @(posedge clk, posedge rst)
    if (rst) _271_ <= 1'h0;
    else _271_ <= asgn;
  always @(posedge clk, posedge rst)
    if (rst) _272_ <= 1'h0;
    else _272_ <= asgn_d1;
  always @(posedge clk, posedge rst)
    if (rst) _273_ <= 1'h0;
    else _273_ <= asgn_d2;
  always @(posedge clk, posedge rst)
    if (rst) _274_ <= 1'h0;
    else _274_ <= aiszero;
  always @(posedge clk, posedge rst)
    if (rst) _275_ <= 1'h0;
    else _275_ <= aiszero_d1;
  always @(posedge clk, posedge rst)
    if (rst) _276_ <= 1'h0;
    else _276_ <= aiszero_d2;
  always @(posedge clk, posedge rst)
    if (rst) _277_ <= 1'h0;
    else _277_ <= bsgn;
  always @(posedge clk, posedge rst)
    if (rst) _279_ <= 1'h0;
    else _279_ <= bsgn_d1;
  always @(posedge clk, posedge rst)
    if (rst) _280_ <= 1'h0;
    else _280_ <= bsgn_d2;
  always @(posedge clk, posedge rst)
    if (rst) _281_ <= 1'h0;
    else _281_ <= biszero;
  always @(posedge clk, posedge rst)
    if (rst) _282_ <= 1'h0;
    else _282_ <= biszero_d1;
  always @(posedge clk, posedge rst)
    if (rst) _283_ <= 1'h0;
    else _283_ <= biszero_d2;
  always @(posedge clk, posedge rst)
    if (rst) _284_ <= 9'h000;
    else _284_ <= aexpplusbexp;
  always @(posedge clk, posedge rst)
    if (rst) _285_ <= 9'h000;
    else _285_ <= aexpplusbexp_d1;
  always @(posedge clk, posedge rst)
    if (rst) _286_ <= 9'h000;
    else _286_ <= aexpplusbexp_d2;
  always @(posedge clk, posedge rst)
    if (rst) _287_ <= 1'h0;
    else _287_ <= csgn;
  always @(posedge clk, posedge rst)
    if (rst) _288_ <= 1'h0;
    else _288_ <= csgn_d1;
  always @(posedge clk, posedge rst)
    if (rst) _290_ <= 1'h0;
    else _290_ <= csgn_d2;
  always @(posedge clk, posedge rst)
    if (rst) _291_ <= 1'h0;
    else _291_ <= cisnormal;
  always @(posedge clk, posedge rst)
    if (rst) _292_ <= 1'h0;
    else _292_ <= cisnormal_d1;
  always @(posedge clk, posedge rst)
    if (rst) _293_ <= 1'h0;
    else _293_ <= cisnormal_d2;
  always @(posedge clk, posedge rst)
    if (rst) _294_ <= 1'h0;
    else _294_ <= ciszero;
  always @(posedge clk, posedge rst)
    if (rst) _295_ <= 1'h0;
    else _295_ <= ciszero_d1;
  always @(posedge clk, posedge rst)
    if (rst) _296_ <= 1'h0;
    else _296_ <= ciszero_d2;
  always @(posedge clk, posedge rst)
    if (rst) _297_ <= 1'h0;
    else _297_ <= risnan;
  always @(posedge clk, posedge rst)
    if (rst) _298_ <= 1'h0;
    else _298_ <= risnan_d1;
  always @(posedge clk, posedge rst)
    if (rst) _299_ <= 1'h0;
    else _299_ <= risnan_d2;
  always @(posedge clk, posedge rst)
    if (rst) _301_ <= 1'h0;
    else _301_ <= risnan_d3;
  always @(posedge clk, posedge rst)
    if (rst) _302_ <= 1'h0;
    else _302_ <= risnan_d4;
  always @(posedge clk, posedge rst)
    if (rst) _303_ <= 1'h0;
    else _303_ <= risnan_d5;
  always @(posedge clk, posedge rst)
    if (rst) _304_ <= 1'h0;
    else _304_ <= tentativerisinf;
  always @(posedge clk, posedge rst)
    if (rst) _305_ <= 1'h0;
    else _305_ <= tentativerisinf_d1;
  always @(posedge clk, posedge rst)
    if (rst) _306_ <= 1'h0;
    else _306_ <= tentativerisinf_d2;
  always @(posedge clk, posedge rst)
    if (rst) _307_ <= 1'h0;
    else _307_ <= tentativerisinf_d3;
  always @(posedge clk, posedge rst)
    if (rst) _308_ <= 1'h0;
    else _308_ <= tentativerisinf_d4;
  always @(posedge clk, posedge rst)
    if (rst) _309_ <= 1'h0;
    else _309_ <= tentativerisinf_d5;
  always @(posedge clk, posedge rst)
    if (rst) _310_ <= 8'h00;
    else _310_ <= cexp;
  always @(posedge clk, posedge rst)
    if (rst) _312_ <= 8'h00;
    else _312_ <= cexp_d1;
  always @(posedge clk, posedge rst)
    if (rst) _313_ <= 8'h00;
    else _313_ <= cexp_d2;
  always @(posedge clk, posedge rst)
    if (rst) _314_ <= 1'h0;
    else _314_ <= effectivesub;
  always @(posedge clk, posedge rst)
    if (rst) _315_ <= 1'h0;
    else _315_ <= expdiffsmall;
  always @(posedge clk, posedge rst)
    if (rst) _316_ <= 1'h0;
    else _316_ <= expdiffsmall_d1;
  always @(posedge clk, posedge rst)
    if (rst) _317_ <= 1'h0;
    else _317_ <= expdiffsmall_d2;
  always @(posedge clk, posedge rst)
    if (rst) _318_ <= 7'h00;
    else _318_ <= shiftvalue;
  always @(posedge clk, posedge rst)
    if (rst) _319_ <= 7'h00;
    else _319_ <= shiftvalue_d1;
  always @(posedge clk, posedge rst)
    if (rst) _320_ <= 7'h00;
    else _320_ <= shiftvalue_d2;
  always @(posedge clk, posedge rst)
    if (rst) _321_ <= 1'h0;
    else _321_ <= sticky1;
  always @(posedge clk, posedge rst)
    if (rst) _323_ <= 1'h0;
    else _323_ <= sticky1_d1;
  always @(posedge clk, posedge rst)
    if (rst) _324_ <= 1'h0;
    else _324_ <= sticky1_d2;
  always @(posedge clk, posedge rst)
    if (rst) _325_ <= 1'h0;
    else _325_ <= sticky1_d3;
  always @(posedge clk, posedge rst)
    if (rst) _326_ <= 1'h0;
    else _326_ <= sticky1_d4;
  lzc_52_freq400_uid6_IEEEFMA_S6 ieeefpfma_8_23_freq400_uid2leadingzerocounter (
    .clk(clk),
    .i(bigsumabslowerbits),
    .o(_135_),
    .rst(rst)
  );
  leftshifter76_by_max_75_freq400_uid8_IEEEFMA_S6 normalizationshifter (
    .clk(clk),
    .r(_160_),
    .rst(rst),
    .s(normshiftvalue),
    .x(bigsumabs)
  );
  rightshifter24_by_max_76_freq400_uid4_IEEEFMA_S6 rightshiftercomponent (
    .clk(clk),
    .r(_093_),
    .rst(rst),
    .s(shiftvalue),
    .x(csig)
  );
  assign asgn = A[31];
  assign asgn_d1 = _271_;
  assign asgn_d2 = _272_;
  assign asgn_d3 = _273_;
  assign aexpfield = A[30:23];
  assign asigfield = A[22:0];
  assign aisnormal = _399_;
  assign aisinfornan = _045_;
  assign ahasnonnullsig = _289_;
  assign aiszero = _322_;
  assign aiszero_d1 = _274_;
  assign aiszero_d2 = _275_;
  assign aiszero_d3 = _276_;
  assign aisinf = _345_;
  assign aisnan = _356_;
  assign bsgn = B[31];
  assign bsgn_d1 = _277_;
  assign bsgn_d2 = _279_;
  assign bsgn_d3 = _280_;
  assign bexpfield = B[30:23];
  assign bsigfield = B[22:0];
  assign bisnormal = _376_;
  assign bisinfornan = _384_;
  assign bhasnonnullsig = _408_;
  assign biszero = _412_;
  assign biszero_d1 = _281_;
  assign biszero_d2 = _282_;
  assign biszero_d3 = _283_;
  assign bisinf = _414_;
  assign bisnan = _415_;
  assign aexp = _416_;
  assign bexp = _417_;
  assign asig = { aisnormal, asigfield };
  assign bsig = { bisnormal, bsigfield };
  assign aexpplusbexp = _418_;
  assign aexpplusbexp_d1 = _284_;
  assign aexpplusbexp_d2 = _285_;
  assign aexpplusbexp_d3 = _286_;
  assign csgn = C[31];
  assign csgn_d1 = _287_;
  assign csgn_d2 = _288_;
  assign csgn_d3 = _290_;
  assign cexpfield = C[30:23];
  assign csigfield = C[22:0];
  assign cisnormal = _426_;
  assign cisnormal_d1 = _291_;
  assign cisnormal_d2 = _292_;
  assign cisnormal_d3 = _293_;
  assign cisinfornan = _003_;
  assign chasnonnullsig = _027_;
  assign ciszero = _030_;
  assign ciszero_d1 = _294_;
  assign ciszero_d2 = _295_;
  assign ciszero_d3 = _296_;
  assign cisinf = _032_;
  assign cisnan = _033_;
  assign risnan = _042_;
  assign risnan_d1 = _297_;
  assign risnan_d2 = _298_;
  assign risnan_d3 = _299_;
  assign risnan_d4 = _301_;
  assign risnan_d5 = _302_;
  assign risnan_d6 = _303_;
  assign tentativerisinf = _074_;
  assign tentativerisinf_d1 = _304_;
  assign tentativerisinf_d2 = _305_;
  assign tentativerisinf_d3 = _306_;
  assign tentativerisinf_d4 = _307_;
  assign tentativerisinf_d5 = _308_;
  assign tentativerisinf_d6 = _309_;
  assign cexp = _075_;
  assign cexp_d1 = _310_;
  assign cexp_d2 = _312_;
  assign cexp_d3 = _313_;
  assign effectivesub = _080_;
  assign effectivesub_d1 = _314_;
  assign csig = { cisnormal, csigfield };
  assign expdiffprepare = _083_;
  assign expdiff = _085_;
  assign tmpexpcomp1 = _086_;
  assign expdiffverysmall = tmpexpcomp1[9];
  assign tmpexpcomp2 = _087_;
  assign expdiffsmall = tmpexpcomp2[9];
  assign expdiffsmall_d1 = _315_;
  assign expdiffsmall_d2 = _316_;
  assign expdiffsmall_d3 = _317_;
  assign tmpexpcomp3 = _088_;
  assign expdiffnotlarge = tmpexpcomp3[9];
  assign shiftvalue = _090_;
  assign shiftvalue_d1 = _318_;
  assign shiftvalue_d2 = _319_;
  assign shiftvalue_d3 = _320_;
  assign csigshifted = \rightshiftercomponent:616 ;
  assign sticky1 = _119_;
  assign sticky1_d1 = _321_;
  assign sticky1_d2 = _323_;
  assign sticky1_d3 = _324_;
  assign sticky1_d4 = _325_;
  assign sticky1_d5 = _326_;
  assign csigshiftedt = csigshifted[99:24];
  assign p = _120_;
  assign paligned = { 26'h0000000, p, 2'h0 };
  assign paligned_d1 = _327_;
  assign csiginverted = _122_;
  assign bigsum = _126_;
  assign bigsum2 = _127_;
  assign rsgntentative = _130_;
  assign rsgntentative_d1 = _328_;
  assign rsgntentative_d2 = _329_;
  assign bigsumabs = _133_;
  assign bigsumabslowerbits = bigsumabs[51:0];
  assign l = \ieeefpfma_8_23_freq400_uid2leadingzerocounter:701 ;
  assign tmpexpcompres1 = _136_;
  assign tmpexpcompres1_d1 = _330_;
  assign tmpexpcompres1_d2 = _331_;
  assign tmpexpcompres1_d3 = _332_;
  assign tmpexpcompres2 = _137_;
  assign rissubnormal = _140_;
  assign rissubnormal_d1 = _335_;
  assign rissubnormal_d2 = _336_;
  assign rissubnormal_d3 = _337_;
  assign riszero = _142_;
  assign riszero_d1 = _338_;
  assign riszero_d2 = _339_;
  assign riszero_d3 = _340_;
  assign rsgn = _150_;
  assign rsgn_d1 = _341_;
  assign rsgn_d2 = _342_;
  assign rsgn_d3 = _343_;
  assign shiftvaluecasesubnormal = _152_;
  assign shiftvaluecasesubnormal_d1 = _344_;
  assign shiftvaluecasesubnormal_d2 = _346_;
  assign shiftvaluecasesubnormal_d3 = _347_;
  assign normshiftvalue = _157_;
  assign bigsumnormd = \normalizationshifter:740 ;
  assign exptentative = _161_;
  assign exptentative_d1 = _348_;
  assign exptentative_d2 = _349_;
  assign exptentative_d3 = _350_;
  assign sticky2 = _224_;
  assign fractentative = bigsumnormd[76:50];
  assign fracleadingbitsnormal = fractentative[26:25];
  assign fracleadingbits = _225_;
  assign fracresultnormd = _227_;
  assign fracresultroundbit = _231_;
  assign fracresultstickybit = _237_;
  assign round = _247_;
  assign expupdate = _248_;
  assign exponentresult1 = _253_;
  assign resultbeforeround = { exponentresult1, fracresultnormd };
  assign resultrounded = _254_;
  assign roverflowed = _264_;
  assign finalrisinf = _265_;
  assign inf = 31'h7f800000;
  assign inf_d1 = _351_;
  assign inf_d2 = _352_;
  assign inf_d3 = _353_;
  assign inf_d4 = _354_;
  assign inf_d5 = _355_;
  assign inf_d6 = _357_;
  assign nan = 31'h7fffffff;
  assign nan_d1 = _358_;
  assign nan_d2 = _359_;
  assign nan_d3 = _360_;
  assign nan_d4 = _361_;
  assign nan_d5 = _362_;
  assign nan_d6 = _363_;
  assign negateab_d1 = _364_;
  assign negateab_d2 = _365_;
  assign negateab_d3 = _366_;
  assign negatec_d1 = _368_;
  assign negatec_d2 = _369_;
  assign negatec_d3 = _370_;
  assign \rightshiftercomponent:616  = _093_;
  assign \ieeefpfma_8_23_freq400_uid2leadingzerocounter:701  = _135_;
  assign \normalizationshifter:740  = _160_;
  assign R = _269_;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module leftshifter76_by_max_75_freq400_uid8_IEEEFMA_S6(clk, rst, x, s, r);
  wire [76:0] _00_;
  wire [78:0] _01_;
  wire [82:0] _02_;
  wire [90:0] _03_;
  wire [106:0] _04_;
  wire [138:0] _05_;
  wire [202:0] _06_;
  reg [6:0] _07_;
  reg [6:0] _08_;
  reg [6:0] _09_;
  reg [75:0] _10_;
  reg [75:0] _11_;
  reg [76:0] _12_;
  reg [82:0] _13_;
  reg [106:0] _14_;
  input clk;
  wire clk;
  wire [75:0] level0;
  wire [75:0] level0_d1;
  wire [75:0] level0_d2;
  wire [76:0] level1;
  wire [76:0] level1_d1;
  wire [78:0] level2;
  wire [82:0] level3;
  wire [82:0] level3_d1;
  wire [90:0] level4;
  wire [106:0] level5;
  wire [106:0] level5_d1;
  wire [138:0] level6;
  wire [202:0] level7;
  wire [6:0] ps;
  wire [6:0] ps_d1;
  wire [6:0] ps_d2;
  wire [6:0] ps_d3;
  output [150:0] r;
  wire [150:0] r;
  input rst;
  wire rst;
  input [6:0] s;
  wire [6:0] s;
  input [75:0] x;
  wire [75:0] x;
  assign _00_ = ps[0] ? { level0_d2, 1'h0 } : { 1'h0, level0_d2 };
  assign _01_ = ps_d1[1] ? { level1_d1, 2'h0 } : { 2'h0, level1_d1 };
  assign _02_ = ps_d1[2] ? { level2, 4'h0 } : { 4'h0, level2 };
  assign _03_ = ps_d2[3] ? { level3_d1, 8'h00 } : { 8'h00, level3_d1 };
  assign _04_ = ps_d2[4] ? { level4, 16'h0000 } : { 16'h0000, level4 };
  assign _05_ = ps_d3[5] ? { level5_d1, 32'h00000000 } : { 32'h00000000, level5_d1 };
  assign _06_ = ps_d3[6] ? { level6, 64'h0000000000000000 } : { 64'h0000000000000000, level6 };
  always @(posedge clk, posedge rst)
    if (rst) _07_ <= 7'h00;
    else _07_ <= ps;
  always @(posedge clk, posedge rst)
    if (rst) _08_ <= 7'h00;
    else _08_ <= ps_d1;
  always @(posedge clk, posedge rst)
    if (rst) _09_ <= 7'h00;
    else _09_ <= ps_d2;
  always @(posedge clk, posedge rst)
    if (rst) _10_ <= 76'h0000000000000000000;
    else _10_ <= level0;
  always @(posedge clk, posedge rst)
    if (rst) _11_ <= 76'h0000000000000000000;
    else _11_ <= level0_d1;
  always @(posedge clk, posedge rst)
    if (rst) _12_ <= 77'h00000000000000000000;
    else _12_ <= level1;
  always @(posedge clk, posedge rst)
    if (rst) _13_ <= 83'h000000000000000000000;
    else _13_ <= level3;
  always @(posedge clk, posedge rst)
    if (rst) _14_ <= 107'h000000000000000000000000000;
    else _14_ <= level5;
  assign ps = s;
  assign ps_d1 = _07_;
  assign ps_d2 = _08_;
  assign ps_d3 = _09_;
  assign level0 = x;
  assign level0_d1 = _10_;
  assign level0_d2 = _11_;
  assign level1 = _00_;
  assign level1_d1 = _12_;
  assign level2 = _01_;
  assign level3 = _02_;
  assign level3_d1 = _13_;
  assign level4 = _03_;
  assign level5 = _04_;
  assign level5_d1 = _14_;
  assign level6 = _05_;
  assign level7 = _06_;
  assign r = level7[150:0];
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module lzc_52_freq400_uid6_IEEEFMA_S6(clk, rst, i, o);
  wire _00_;
  wire _01_;
  wire [30:0] _02_;
  wire _03_;
  wire _04_;
  wire [14:0] _05_;
  wire _06_;
  wire _07_;
  wire [6:0] _08_;
  wire _09_;
  wire _10_;
  wire [2:0] _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire [1:0] _16_;
  reg [62:0] _17_;
  reg _18_;
  reg _19_;
  reg [14:0] _20_;
  reg _21_;
  input clk;
  wire clk;
  wire digit2;
  wire digit3;
  wire digit3_d1;
  wire digit4;
  wire digit4_d1;
  wire digit5;
  wire digit5_d1;
  input [51:0] i;
  wire [51:0] i;
  wire [2:0] level2;
  wire [6:0] level3;
  wire [14:0] level4;
  wire [14:0] level4_d1;
  wire [30:0] level5;
  wire [62:0] level6;
  wire [62:0] level6_d1;
  wire [1:0] lowbits;
  output [5:0] o;
  wire [5:0] o;
  wire [3:0] outhighbits;
  input rst;
  wire rst;
  assign _00_ = level6_d1[62:31] == 32'd0;
  assign _01_ = _00_ ? 1'h1 : 1'h0;
  assign _02_ = digit5 ? level6_d1[30:0] : level6_d1[62:32];
  assign _03_ = level5[30:15] == 16'h0000;
  assign _04_ = _03_ ? 1'h1 : 1'h0;
  assign _05_ = digit4 ? level5[14:0] : level5[30:16];
  assign _06_ = level4[14:7] == 8'h00;
  assign _07_ = _06_ ? 1'h1 : 1'h0;
  assign _08_ = digit3_d1 ? level4_d1[6:0] : level4_d1[14:8];
  assign _09_ = level3[6:3] == 4'h0;
  assign _10_ = _09_ ? 1'h1 : 1'h0;
  assign _11_ = digit2 ? level3[2:0] : level3[6:4];
  assign _12_ = level2 == 3'h0;
  assign _13_ = level2 == 3'h1;
  assign _14_ = level2 == 3'h2;
  assign _15_ = level2 == 3'h3;
  function [1:0] \:1167 ;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \:1167  = b[1:0];
      4'b??1?:
        \:1167  = b[3:2];
      4'b?1??:
        \:1167  = b[5:4];
      4'b1???:
        \:1167  = b[7:6];
      default:
        \:1167  = a;
    endcase
  endfunction
  assign _16_ = \:1167 (2'h0, 8'h5b, { _15_, _14_, _13_, _12_ });
  always @(posedge clk, posedge rst)
    if (rst) _17_ <= 63'h0000000000000000;
    else _17_ <= level6;
  always @(posedge clk, posedge rst)
    if (rst) _18_ <= 1'h0;
    else _18_ <= digit5;
  always @(posedge clk, posedge rst)
    if (rst) _19_ <= 1'h0;
    else _19_ <= digit4;
  always @(posedge clk, posedge rst)
    if (rst) _20_ <= 15'h0000;
    else _20_ <= level4;
  always @(posedge clk, posedge rst)
    if (rst) _21_ <= 1'h0;
    else _21_ <= digit3;
  assign level6 = { i, 11'h7ff };
  assign level6_d1 = _17_;
  assign digit5 = _01_;
  assign digit5_d1 = _18_;
  assign level5 = _02_;
  assign digit4 = _04_;
  assign digit4_d1 = _19_;
  assign level4 = _05_;
  assign level4_d1 = _20_;
  assign digit3 = _07_;
  assign digit3_d1 = _21_;
  assign level3 = _08_;
  assign digit2 = _10_;
  assign level2 = _11_;
  assign lowbits = _16_;
  assign outhighbits = { digit5_d1, digit4_d1, digit3_d1, digit2 };
  assign o = { outhighbits, lowbits };
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module rightshifter24_by_max_76_freq400_uid4_IEEEFMA_S6(clk, rst, x, s, r);
  wire [24:0] _0_;
  wire [26:0] _1_;
  wire [30:0] _2_;
  wire [38:0] _3_;
  wire [54:0] _4_;
  wire [86:0] _5_;
  wire [150:0] _6_;
  reg [6:0] _7_;
  reg [54:0] _8_;
  input clk;
  wire clk;
  wire [23:0] level0;
  wire [24:0] level1;
  wire [26:0] level2;
  wire [30:0] level3;
  wire [38:0] level4;
  wire [54:0] level5;
  wire [54:0] level5_d1;
  wire [86:0] level6;
  wire [150:0] level7;
  wire [6:0] ps;
  wire [6:0] ps_d1;
  output [99:0] r;
  wire [99:0] r;
  input rst;
  wire rst;
  input [6:0] s;
  wire [6:0] s;
  input [23:0] x;
  wire [23:0] x;
  assign _0_ = ps[0] ? { 1'h0, level0 } : { level0, 1'h0 };
  assign _1_ = ps[1] ? { 2'h0, level1 } : { level1, 2'h0 };
  assign _2_ = ps[2] ? { 4'h0, level2 } : { level2, 4'h0 };
  assign _3_ = ps[3] ? { 8'h00, level3 } : { level3, 8'h00 };
  assign _4_ = ps[4] ? { 16'h0000, level4 } : { level4, 16'h0000 };
  assign _5_ = ps_d1[5] ? { 32'h00000000, level5_d1 } : { level5_d1, 32'h00000000 };
  assign _6_ = ps_d1[6] ? { 64'h0000000000000000, level6 } : { level6, 64'h0000000000000000 };
  always @(posedge clk, posedge rst)
    if (rst) _7_ <= 7'h00;
    else _7_ <= ps;
  always @(posedge clk, posedge rst)
    if (rst) _8_ <= 55'h00000000000000;
    else _8_ <= level5;
  assign ps = s;
  assign ps_d1 = _7_;
  assign level0 = x;
  assign level1 = _0_;
  assign level2 = _1_;
  assign level3 = _2_;
  assign level4 = _3_;
  assign level5 = _4_;
  assign level5_d1 = _8_;
  assign level6 = _5_;
  assign level7 = _6_;
  assign r = level7[150:51];
endmodule
/* verilator lint_on CASEOVERLAP*/
