Analysis & Synthesis report for uk101_16K
Wed Apr 24 18:19:46 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |uk101_16K|bufferedUART:UART|txState
 11. State Machine - |uk101_16K|bufferedUART:UART|rxState
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for BasicRom:rom|altsyncram:altsyncram_component|altsyncram_m771:auto_generated
 19. Source assignments for InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated
 20. Source assignments for InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated
 21. Source assignments for InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated
 22. Source assignments for DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated
 23. Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 24. Parameter Settings for User Entity Instance: BasicRom:rom|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: InternalRam16K:u3|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: InternalRam2K:u3a|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: InternalRam1K:u3b|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: OUT_LATCH:io3
 29. Parameter Settings for User Entity Instance: OUT_LATCH:io3B
 30. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 31. Parameter Settings for User Entity Instance: DisplayRam:u8|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: UK101keyboard:u9|ps2_intf:ps2
 33. Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0
 34. altsyncram Parameter Settings by Entity Instance
 35. altpll Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "UK101keyboard:u9|ps2_intf:ps2"
 37. Port Connectivity Checks: "DisplayRam:u8"
 38. Port Connectivity Checks: "pll:pll"
 39. Port Connectivity Checks: "OUT_LATCH:io3B"
 40. Port Connectivity Checks: "OUT_LATCH:io3"
 41. Port Connectivity Checks: "bufferedUART:UART"
 42. Port Connectivity Checks: "T65:u1|T65_ALU:alu"
 43. Port Connectivity Checks: "T65:u1"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 24 18:19:45 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; uk101_16K                                   ;
; Top-level Entity Name              ; uk101_16K                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,099                                       ;
;     Total combinational functions  ; 3,899                                       ;
;     Dedicated logic registers      ; 542                                         ;
; Total registers                    ; 542                                         ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 237,696                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; uk101_16K          ; uk101_16K          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                         ; Library ;
+---------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; ../../MultiComp (VHDL Template)/Components/SoundGen/Counter16Bit.vhd            ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SoundGen/Counter16Bit.vhd              ;         ;
; ../../MultiComp (VHDL Template)/Components/VGA/pll.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/pll.vhd                            ;         ;
; ../../MultiComp (VHDL Template)/Components/VGA/vga.vhd                          ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/vga.vhd                            ;         ;
; ../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                      ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                        ;         ;
; ../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd      ; yes             ; User Wizard-Generated File   ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd        ;         ;
; ../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd       ; yes             ; User Wizard-Generated File   ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd         ;         ;
; ../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd       ; yes             ; User Wizard-Generated File   ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd         ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                  ;         ;
; ../../MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd          ; yes             ; User Wizard-Generated File   ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd            ;         ;
; ../../MultiComp (VHDL Template)/Components/M6502/T65_Pack.vhd                   ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_Pack.vhd                     ;         ;
; ../../MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd                  ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd                    ;         ;
; ../../MultiComp (VHDL Template)/Components/M6502/T65_ALU.vhd                    ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_ALU.vhd                      ;         ;
; ../../MultiComp (VHDL Template)/Components/M6502/T65.vhd                        ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd                          ;         ;
; ../../MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd              ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd                ;         ;
; ../../MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd                   ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd                     ;         ;
; ../../MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd                ; yes             ; User Wizard-Generated File   ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd                  ;         ;
; ../../MultiComp (VHDL Template)/Components/CharROM/CharRom.VHD                  ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CharROM/CharRom.VHD                    ;         ;
; ../../MultiComp (VHDL Template)/Components/ROMs/OSI/CegmonRom_Patched_64x32.VHD ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/CegmonRom_Patched_64x32.VHD   ;         ;
; uk101_16K.vhd                                                                   ; yes             ; User VHDL File               ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd          ;         ;
; altsyncram.tdf                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; aglobal181.inc                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                ;         ;
; a_rdenreg.inc                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_m771.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_m771.tdf ;         ;
; db/altsyncram_m3q3.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_m3q3.tdf ;         ;
; db/decode_jsa.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/decode_jsa.tdf      ;         ;
; db/decode_c8a.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/decode_c8a.tdf      ;         ;
; db/mux_3nb.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/mux_3nb.tdf         ;         ;
; db/altsyncram_r1q3.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_r1q3.tdf ;         ;
; db/altsyncram_j1q3.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_j1q3.tdf ;         ;
; altpll.tdf                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                    ;         ;
; stratix_pll.inc                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                               ;         ;
; stratixii_pll.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;         ;
; cycloneii_pll.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;         ;
; db/pll_altpll.v                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/pll_altpll.v        ;         ;
; db/altsyncram_sn52.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_sn52.tdf ;         ;
; db/altsyncram_3ce1.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_3ce1.tdf ;         ;
+---------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,099          ;
;                                             ;                ;
; Total combinational functions               ; 3899           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3050           ;
;     -- 3 input functions                    ; 423            ;
;     -- <=2 input functions                  ; 426            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3578           ;
;     -- arithmetic mode                      ; 321            ;
;                                             ;                ;
; Total registers                             ; 542            ;
;     -- Dedicated logic registers            ; 542            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 33             ;
; Total memory bits                           ; 237696         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; T65:u1|Mux76~1 ;
; Maximum fan-out                             ; 720            ;
; Total fan-out                               ; 16875          ;
; Average fan-out                             ; 3.70           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |uk101_16K                                ; 3899 (138)          ; 542 (23)                  ; 237696      ; 0            ; 0       ; 0         ; 33   ; 0            ; |uk101_16K                                                                                                     ; uk101_16K       ; work         ;
;    |BasicRom:rom|                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|BasicRom:rom                                                                                        ; BasicRom        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|BasicRom:rom|altsyncram:altsyncram_component                                                        ; altsyncram      ; work         ;
;          |altsyncram_m771:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|BasicRom:rom|altsyncram:altsyncram_component|altsyncram_m771:auto_generated                         ; altsyncram_m771 ; work         ;
;    |CegmonRom:u4|                         ; 1659 (1659)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|CegmonRom:u4                                                                                        ; CegmonRom       ; work         ;
;    |Counter16Bit:buzzCounter|             ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|Counter16Bit:buzzCounter                                                                            ; Counter16Bit    ; work         ;
;    |DisplayRam:u8|                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|DisplayRam:u8                                                                                       ; DisplayRam      ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|DisplayRam:u8|altsyncram:altsyncram_component                                                       ; altsyncram      ; work         ;
;          |altsyncram_sn52:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated                        ; altsyncram_sn52 ; work         ;
;    |InternalRam16K:u3|                    ; 2 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam16K:u3                                                                                   ; InternalRam16K  ; work         ;
;       |altsyncram:altsyncram_component|   ; 2 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam16K:u3|altsyncram:altsyncram_component                                                   ; altsyncram      ; work         ;
;          |altsyncram_m3q3:auto_generated| ; 2 (0)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated                    ; altsyncram_m3q3 ; work         ;
;             |decode_jsa:decode3|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|decode_jsa:decode3 ; decode_jsa      ; work         ;
;    |InternalRam1K:u3b|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam1K:u3b                                                                                   ; InternalRam1K   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam1K:u3b|altsyncram:altsyncram_component                                                   ; altsyncram      ; work         ;
;          |altsyncram_j1q3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated                    ; altsyncram_j1q3 ; work         ;
;    |InternalRam2K:u3a|                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam2K:u3a                                                                                   ; InternalRam2K   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam2K:u3a|altsyncram:altsyncram_component                                                   ; altsyncram      ; work         ;
;          |altsyncram_r1q3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated                    ; altsyncram_r1q3 ; work         ;
;    |OUT_LATCH:io3|                        ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|OUT_LATCH:io3                                                                                       ; OUT_LATCH       ; work         ;
;    |T65:u1|                               ; 793 (399)           ; 126 (126)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|T65:u1                                                                                              ; T65             ; work         ;
;       |T65_ALU:alu|                       ; 159 (159)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|T65:u1|T65_ALU:alu                                                                                  ; T65_ALU         ; work         ;
;       |T65_MCode:mcode|                   ; 235 (235)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|T65:u1|T65_MCode:mcode                                                                              ; T65_MCode       ; work         ;
;    |UK101keyboard:u9|                     ; 131 (107)           ; 86 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|UK101keyboard:u9                                                                                    ; UK101keyboard   ; work         ;
;       |ps2_intf:ps2|                      ; 24 (24)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|UK101keyboard:u9|ps2_intf:ps2                                                                       ; ps2_intf        ; work         ;
;    |bufferedUART:UART|                    ; 159 (159)           ; 94 (94)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|bufferedUART:UART                                                                                   ; bufferedUART    ; work         ;
;       |altsyncram:rxBuffer_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                         ; altsyncram      ; work         ;
;          |altsyncram_3ce1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                          ; altsyncram_3ce1 ; work         ;
;    |pll:pll|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|pll:pll                                                                                             ; pll             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|pll:pll|altpll:altpll_component                                                                     ; altpll          ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                           ; pll_altpll      ; work         ;
;    |vga:u6|                               ; 1001 (1001)         ; 191 (191)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uk101_16K|vga:u6                                                                                              ; vga             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; BasicRom:rom|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536  ; BASIC.HEX ;
; DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None      ;
; InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 16384        ; 8            ; --           ; --           ; 131072 ; None      ;
; InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192   ; None      ;
; InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; None      ;
; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None      ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------+--------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File                                        ;
+--------+--------------+---------+--------------+--------------+--------------------+--------------------------------------------------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |uk101_16K|pll:pll ; ../../MultiComp (VHDL Template)/Components/VGA/pll.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |uk101_16K|bufferedUART:UART|txState               ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |uk101_16K|bufferedUART:UART|rxState               ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; kbRowSel[0]                                        ; process_0           ; yes                    ;
; kbRowSel[1]                                        ; process_0           ; yes                    ;
; kbRowSel[2]                                        ; process_0           ; yes                    ;
; kbRowSel[3]                                        ; process_0           ; yes                    ;
; kbRowSel[4]                                        ; process_0           ; yes                    ;
; kbRowSel[6]                                        ; process_0           ; yes                    ;
; kbRowSel[7]                                        ; process_0           ; yes                    ;
; kbRowSel[5]                                        ; process_0           ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; vga:u6|X1vp1[1,8]                      ; Stuck at GND due to stuck port data_in ;
; T65:u1|SO_n_o                          ; Lost fanout                            ;
; T65:u1|NMI_n_o                         ; Stuck at VCC due to stuck port data_in ;
; T65:u1|IRQ_n_o                         ; Stuck at VCC due to stuck port data_in ;
; T65:u1|Mode_r[0,1]                     ; Stuck at GND due to stuck port data_in ;
; T65:u1|NMIAct                          ; Stuck at GND due to stuck port data_in ;
; T65:u1|IRQCycle                        ; Stuck at GND due to stuck port data_in ;
; T65:u1|NMICycle                        ; Stuck at GND due to stuck port data_in ;
; vga:u6|X1vp1[15]                       ; Merged with vga:u6|X1vp1[14]           ;
; vga:u6|X1vp1[14]                       ; Merged with vga:u6|X1vp1[13]           ;
; vga:u6|X1vp1[13]                       ; Merged with vga:u6|X1vp1[2]            ;
; vga:u6|X1vp1[2]                        ; Merged with vga:u6|X1vp1[3]            ;
; vga:u6|X1vp1[3]                        ; Merged with vga:u6|X1vp1[4]            ;
; vga:u6|X1vp1[4]                        ; Merged with vga:u6|X1vp1[5]            ;
; vga:u6|X1vp1[5]                        ; Merged with vga:u6|X1vp1[6]            ;
; vga:u6|X1vp1[6]                        ; Merged with vga:u6|X1vp1[7]            ;
; vga:u6|X1vp1[7]                        ; Merged with vga:u6|X1vp1[9]            ;
; vga:u6|X1vp1[9]                        ; Merged with vga:u6|X1vp1[10]           ;
; vga:u6|X1vp1[10]                       ; Merged with vga:u6|X1vp1[11]           ;
; vga:u6|X1vp1[11]                       ; Merged with vga:u6|X1vp1[12]           ;
; vga:u6|Pixel_Colour[0]                 ; Merged with vga:u6|Pixel_Colour[1]     ;
; vga:u6|Pixel_Colour[1]                 ; Merged with vga:u6|Pixel_Colour[2]     ;
; vga:u6|Pixel_Colour[2]                 ; Merged with vga:u6|Pixel_Colour[3]     ;
; vga:u6|Pixel_Colour[3]                 ; Merged with vga:u6|Pixel_Colour[4]     ;
; T65:u1|P[5]                            ; Merged with T65:u1|P[4]                ;
; vga:u6|Y0vp1[7]                        ; Merged with vga:u6|Y1vp1[7]            ;
; vga:u6|Y0vp1[6]                        ; Merged with vga:u6|Y1vp1[6]            ;
; vga:u6|Y0vp1[5]                        ; Merged with vga:u6|Y1vp1[5]            ;
; vga:u6|Y0vp1[4]                        ; Merged with vga:u6|Y1vp1[4]            ;
; vga:u6|Y0vp1[3]                        ; Merged with vga:u6|Y1vp1[3]            ;
; vga:u6|Pixel_Colour[11..14]            ; Merged with vga:u6|Pixel_Colour[15]    ;
; vga:u6|Pixel_Colour[5..9]              ; Merged with vga:u6|Pixel_Colour[10]    ;
; T65:u1|S[8..15]                        ; Lost fanout                            ;
; Total Number of Removed Registers = 49 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                         ;
+----------------+---------------------------+----------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------+---------------------------+----------------------------------------+
; T65:u1|NMI_n_o ; Stuck at VCC              ; T65:u1|NMIAct                          ;
;                ; due to stuck port data_in ;                                        ;
; T65:u1|IRQ_n_o ; Stuck at VCC              ; T65:u1|IRQCycle                        ;
;                ; due to stuck port data_in ;                                        ;
+----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 542   ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 226   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 242   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; T65:u1|MCycle[0]                            ; 41      ;
; T65:u1|R_W_n_i                              ; 6       ;
; T65:u1|ALU_Op_r[3]                          ; 31      ;
; T65:u1|ALU_Op_r[2]                          ; 16      ;
; T65:u1|RstCycle                             ; 4       ;
; UK101keyboard:u9|keys[3][5]                 ; 2       ;
; UK101keyboard:u9|keys[2][5]                 ; 2       ;
; UK101keyboard:u9|keys[5][5]                 ; 2       ;
; UK101keyboard:u9|keys[4][5]                 ; 2       ;
; UK101keyboard:u9|keys[7][5]                 ; 2       ;
; UK101keyboard:u9|keys[6][5]                 ; 2       ;
; UK101keyboard:u9|keys[1][5]                 ; 2       ;
; UK101keyboard:u9|keys[3][4]                 ; 2       ;
; UK101keyboard:u9|keys[2][4]                 ; 2       ;
; UK101keyboard:u9|keys[5][4]                 ; 2       ;
; UK101keyboard:u9|keys[4][4]                 ; 2       ;
; UK101keyboard:u9|keys[7][4]                 ; 2       ;
; UK101keyboard:u9|keys[1][4]                 ; 2       ;
; UK101keyboard:u9|keys[6][4]                 ; 2       ;
; UK101keyboard:u9|keys[1][6]                 ; 2       ;
; UK101keyboard:u9|keys[0][6]                 ; 2       ;
; UK101keyboard:u9|keys[3][6]                 ; 2       ;
; UK101keyboard:u9|keys[2][6]                 ; 2       ;
; UK101keyboard:u9|keys[5][6]                 ; 2       ;
; UK101keyboard:u9|keys[4][6]                 ; 2       ;
; UK101keyboard:u9|keys[7][6]                 ; 2       ;
; UK101keyboard:u9|keys[6][6]                 ; 2       ;
; UK101keyboard:u9|keys[3][7]                 ; 2       ;
; UK101keyboard:u9|keys[2][7]                 ; 2       ;
; UK101keyboard:u9|keys[5][7]                 ; 2       ;
; UK101keyboard:u9|keys[4][7]                 ; 2       ;
; UK101keyboard:u9|keys[7][7]                 ; 2       ;
; UK101keyboard:u9|keys[6][7]                 ; 2       ;
; UK101keyboard:u9|keys[1][7]                 ; 2       ;
; UK101keyboard:u9|keys[1][1]                 ; 2       ;
; UK101keyboard:u9|keys[2][1]                 ; 2       ;
; UK101keyboard:u9|keys[4][1]                 ; 2       ;
; UK101keyboard:u9|keys[3][1]                 ; 2       ;
; UK101keyboard:u9|keys[7][1]                 ; 2       ;
; UK101keyboard:u9|keys[6][1]                 ; 2       ;
; UK101keyboard:u9|keys[0][1]                 ; 2       ;
; UK101keyboard:u9|keys[7][3]                 ; 2       ;
; UK101keyboard:u9|keys[6][3]                 ; 2       ;
; UK101keyboard:u9|keys[1][3]                 ; 2       ;
; UK101keyboard:u9|keys[3][3]                 ; 2       ;
; UK101keyboard:u9|keys[2][3]                 ; 2       ;
; UK101keyboard:u9|keys[5][3]                 ; 2       ;
; UK101keyboard:u9|keys[4][3]                 ; 2       ;
; UK101keyboard:u9|keys[1][2]                 ; 2       ;
; UK101keyboard:u9|keys[2][2]                 ; 2       ;
; UK101keyboard:u9|keys[4][2]                 ; 2       ;
; UK101keyboard:u9|keys[3][2]                 ; 2       ;
; UK101keyboard:u9|keys[7][2]                 ; 2       ;
; UK101keyboard:u9|keys[6][2]                 ; 2       ;
; UK101keyboard:u9|keys[0][2]                 ; 2       ;
; bufferedUART:UART|rxdFiltered               ; 5       ;
; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in    ; 4       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5] ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1] ; 3       ;
; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0] ; 2       ;
; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in    ; 2       ;
; Total number of inverted registers = 66     ;         ;
+---------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |uk101_16K|T65:u1|S[11]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uk101_16K|UK101keyboard:u9|ps2_intf:ps2|bit_count[3] ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |uk101_16K|vga:u6|Y0vp1[13]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |uk101_16K|vga:u6|X0vp1[1]                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |uk101_16K|vga:u6|X0vp1[14]                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |uk101_16K|bufferedUART:UART|dataOut[2]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |uk101_16K|bufferedUART:UART|dataOut[0]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |uk101_16K|T65:u1|DL[4]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uk101_16K|T65:u1|PC[4]                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |uk101_16K|T65:u1|S[4]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |uk101_16K|T65:u1|BAH[4]                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |uk101_16K|bufferedUART:UART|rxClockCount[4]          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |uk101_16K|T65:u1|AD[5]                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |uk101_16K|T65:u1|BAL[7]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uk101_16K|T65:u1|BAL[0]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |uk101_16K|bufferedUART:UART|rxBitCount[2]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |uk101_16K|bufferedUART:UART|txBitCount[0]            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |uk101_16K|bufferedUART:UART|txBuffer[2]              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |uk101_16K|T65:u1|PC[8]                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |uk101_16K|bufferedUART:UART|txClockCount[5]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |uk101_16K|T65:u1|T65_MCode:mcode|Mux118              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |uk101_16K|T65:u1|T65_MCode:mcode|Mux124              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |uk101_16K|T65:u1|Mux84                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |uk101_16K|T65:u1|Mux48                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |uk101_16K|bufferedUART:UART|txState.stopBit          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |uk101_16K|bufferedUART:UART|rxState.dataBit          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |uk101_16K|T65:u1|T65_ALU:alu|Mux3                    ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |uk101_16K|T65:u1|T65_ALU:alu|Mux4                    ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |uk101_16K|T65:u1|T65_ALU:alu|Mux2                    ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |uk101_16K|cpuDataIn[4]                               ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |uk101_16K|cpuDataIn[0]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for BasicRom:rom|altsyncram:altsyncram_component|altsyncram_m771:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BasicRom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; BASIC.HEX            ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_m771      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam16K:u3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_m3q3      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam2K:u3a|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_r1q3      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam1K:u3b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_j1q3      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OUT_LATCH:io3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OUT_LATCH:io3B ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 4                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayRam:u8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_sn52      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UK101keyboard:u9|ps2_intf:ps2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; filter_length  ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:UART|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 6                                                 ;
; Entity Instance                           ; BasicRom:rom|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 8192                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; InternalRam16K:u3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 16384                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 0                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; InternalRam2K:u3a|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 2048                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 0                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; InternalRam1K:u3b|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 1024                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 0                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; DisplayRam:u8|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 2048                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 8                                                 ;
;     -- NUMWORDS_B                         ; 2048                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                 ;
;     -- NUMWORDS_A                         ; 16                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 8                                                 ;
;     -- NUMWORDS_B                         ; 16                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UK101keyboard:u9|ps2_intf:ps2"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "DisplayRam:u8" ;
+--------+-------+----------+---------------+
; Port   ; Type  ; Severity ; Details       ;
+--------+-------+----------+---------------+
; data_b ; Input ; Info     ; Stuck at GND  ;
; wren_b ; Input ; Info     ; Stuck at GND  ;
+--------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OUT_LATCH:io3B"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; latchout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OUT_LATCH:io3"                                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; latchout[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:UART"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:u1|T65_ALU:alu"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; p_out[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:u1"                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; mode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdy       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; abort_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ml_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vp_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vda       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vpa       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 542                         ;
;     CLR               ; 109                         ;
;     CLR SLD           ; 3                           ;
;     ENA               ; 123                         ;
;     ENA CLR           ; 74                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA CLR SLD       ; 22                          ;
;     ENA SCLR          ; 5                           ;
;     SCLR              ; 6                           ;
;     SLD               ; 2                           ;
;     plain             ; 180                         ;
; cycloneiii_lcell_comb ; 3899                        ;
;     arith             ; 321                         ;
;         2 data inputs ; 242                         ;
;         3 data inputs ; 79                          ;
;     normal            ; 3578                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 139                         ;
;         3 data inputs ; 344                         ;
;         4 data inputs ; 3050                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 20.40                       ;
; Average LUT depth     ; 11.46                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:41     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 24 18:17:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uk101_16K -c uk101_16K
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/soundgen/counter16bit.vhd
    Info (12022): Found design unit 1: Counter16Bit-behv File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SoundGen/Counter16Bit.vhd Line: 22
    Info (12023): Found entity 1: Counter16Bit File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SoundGen/Counter16Bit.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/vga/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/pll.vhd Line: 53
    Info (12023): Found entity 1: pll File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/pll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/vga/vga.vhd
    Info (12022): Found design unit 1: vga-Behavioral File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/vga.vhd Line: 26
    Info (12023): Found entity 1: vga File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/vga.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd
    Info (12022): Found design unit 1: OUT_LATCH-behv File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 23
    Info (12023): Found entity 1: OUT_LATCH File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram16k.vhd
    Info (12022): Found design unit 1: internalram16k-SYN File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam16K File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram2k.vhd
    Info (12022): Found design unit 1: internalram2k-SYN File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam2K File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/internal_ram/internalram1k.vhd
    Info (12022): Found design unit 1: internalram1k-SYN File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam1K File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/tv/videoclk.vhd
    Info (12022): Found design unit 1: videoclk-SYN File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TV/VideoClk.vhd Line: 53
    Info (12023): Found entity 1: VideoClk File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TV/VideoClk.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 48
    Info (12023): Found entity 1: bufferedUART File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/displayram/displayram2k.vhd
    Info (12022): Found design unit 1: displayram-SYN File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/roms/osi/monuk02rom.vhd
    Info (12022): Found design unit 1: MonUK02Rom-behavior File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/MonUK02Rom.VHD Line: 15
    Info (12023): Found entity 1: MonUK02Rom File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/MonUK02Rom.VHD Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_Pack.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd Line: 104
    Info (12023): Found entity 1: T65_MCode File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_ALU.vhd Line: 76
    Info (12023): Found entity 1: T65_ALU File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_ALU.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/m6502/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 97
    Info (12023): Found entity 1: T65 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/ps2kb/uk101keyboard.vhd
    Info (12022): Found design unit 1: UK101keyboard-rtl File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 59
    Info (12023): Found entity 1: UK101keyboard File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/ps2kb/ps2_intf.vhd
    Info (12022): Found design unit 1: ps2_intf-ps2_intf_arch File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd Line: 64
    Info (12023): Found entity 1: ps2_intf File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/ps2_intf.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/tv/uk101textdisplay-vga.vhd
    Info (12022): Found design unit 1: UK101TextDisplay-rtl File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TV/UK101TextDisplay-vga.vhd Line: 34
    Info (12023): Found entity 1: UK101TextDisplay File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TV/UK101TextDisplay-vga.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/roms/osi/basicrom.vhd
    Info (12022): Found design unit 1: BasicRom-SYN File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd Line: 52
    Info (12023): Found entity 1: BasicRom File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/charrom/charrom.vhd
    Info (12022): Found design unit 1: CharRom-behavior File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CharROM/CharRom.VHD Line: 14
    Info (12023): Found entity 1: CharRom File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CharROM/CharRom.VHD Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/doug/documents/github/multicomp/multicomp (vhdl template)/components/roms/osi/cegmonrom_patched_64x32.vhd
    Info (12022): Found design unit 1: CegmonRom-behavior File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/CegmonRom_Patched_64x32.VHD Line: 61
    Info (12023): Found entity 1: CegmonRom File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/CegmonRom_Patched_64x32.VHD Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file uk101_16k.vhd
    Info (12022): Found design unit 1: uk101_16K-struct File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 38
    Info (12023): Found entity 1: uk101_16K File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 10
Info (12127): Elaborating entity "uk101_16K" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at uk101_16K.vhd(87): object "CLOCK_100" assigned a value but never read File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 87
Warning (10036): Verilog HDL or VHDL warning at uk101_16K.vhd(101): object "latchedBits2" assigned a value but never read File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 101
Critical Warning (10920): VHDL Incomplete Partial Association warning at uk101_16K.vhd(154): port or argument "A" has 8/24 unassociated elements File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 154
Warning (10492): VHDL Process Statement warning at uk101_16K.vhd(322): signal "cpuDataOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 322
Warning (10631): VHDL Process Statement warning at uk101_16K.vhd(319): inferring latch(es) for signal or variable "kbRowSel", which holds its previous value in one or more paths through the process File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
Info (10041): Inferred latch for "kbRowSel[0]" at uk101_16K.vhd(319) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
Info (10041): Inferred latch for "kbRowSel[1]" at uk101_16K.vhd(319) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
Info (10041): Inferred latch for "kbRowSel[2]" at uk101_16K.vhd(319) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
Info (10041): Inferred latch for "kbRowSel[3]" at uk101_16K.vhd(319) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
Info (10041): Inferred latch for "kbRowSel[4]" at uk101_16K.vhd(319) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
Info (10041): Inferred latch for "kbRowSel[5]" at uk101_16K.vhd(319) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
Info (10041): Inferred latch for "kbRowSel[6]" at uk101_16K.vhd(319) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
Info (10041): Inferred latch for "kbRowSel[7]" at uk101_16K.vhd(319) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
Info (12128): Elaborating entity "T65" for hierarchy "T65:u1" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 154
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(100): object "D" assigned a value but never read File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(125): object "B_o" assigned a value but never read File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 125
Info (12128): Elaborating entity "T65_MCode" for hierarchy "T65:u1|T65_MCode:mcode" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 188
Info (12128): Elaborating entity "T65_ALU" for hierarchy "T65:u1|T65_ALU:alu" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 221
Info (12128): Elaborating entity "BasicRom" for hierarchy "BasicRom:rom" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 171
Info (12128): Elaborating entity "altsyncram" for hierarchy "BasicRom:rom|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "BasicRom:rom|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd Line: 84
Info (12133): Instantiated megafunction "BasicRom:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BasicRom.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "BASIC.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m771.tdf
    Info (12023): Found entity 1: altsyncram_m771 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_m771.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m771" for hierarchy "BasicRom:rom|altsyncram:altsyncram_component|altsyncram_m771:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "InternalRam16K" for hierarchy "InternalRam16K:u3" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 178
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam16K:u3|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "InternalRam16K:u3|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd Line: 61
Info (12133): Instantiated megafunction "InternalRam16K:u3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam16K.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m3q3.tdf
    Info (12023): Found entity 1: altsyncram_m3q3 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_m3q3.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m3q3" for hierarchy "InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|decode_jsa:decode3" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_m3q3.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/decode_c8a.tdf Line: 22
Info (12128): Elaborating entity "decode_c8a" for hierarchy "InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|decode_c8a:rden_decode" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_m3q3.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/mux_3nb.tdf Line: 22
Info (12128): Elaborating entity "mux_3nb" for hierarchy "InternalRam16K:u3|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|mux_3nb:mux2" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_m3q3.tdf Line: 45
Info (12128): Elaborating entity "InternalRam2K" for hierarchy "InternalRam2K:u3a" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam2K:u3a|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "InternalRam2K:u3a|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd Line: 61
Info (12133): Instantiated megafunction "InternalRam2K:u3a|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1q3.tdf
    Info (12023): Found entity 1: altsyncram_r1q3 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_r1q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r1q3" for hierarchy "InternalRam2K:u3a|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "InternalRam1K" for hierarchy "InternalRam1K:u3b" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 198
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam1K:u3b|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "InternalRam1K:u3b|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd Line: 61
Info (12133): Instantiated megafunction "InternalRam1K:u3b|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j1q3.tdf
    Info (12023): Found entity 1: altsyncram_j1q3 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_j1q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j1q3" for hierarchy "InternalRam1K:u3b|altsyncram:altsyncram_component|altsyncram_j1q3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CegmonRom" for hierarchy "CegmonRom:u4" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 208
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:UART" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 215
Info (12128): Elaborating entity "OUT_LATCH" for hierarchy "OUT_LATCH:io3" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 232
Info (12128): Elaborating entity "Counter16Bit" for hierarchy "Counter16Bit:buzzCounter" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 250
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 270
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/pll.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/pll.vhd Line: 149
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/pll.vhd Line: 149
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga" for hierarchy "vga:u6" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 278
Warning (10540): VHDL Signal Declaration warning at vga.vhd(44): used explicit default value for signal "RST" because signal was never assigned a value File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/VGA/vga.vhd Line: 44
Info (12128): Elaborating entity "CharRom" for hierarchy "CharRom:u7" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 288
Info (12128): Elaborating entity "DisplayRam" for hierarchy "DisplayRam:u8" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 295
Info (12128): Elaborating entity "altsyncram" for hierarchy "DisplayRam:u8|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "DisplayRam:u8|altsyncram:altsyncram_component" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd Line: 109
Info (12133): Instantiated megafunction "DisplayRam:u8|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/DisplayRAM/DisplayRam2k.vhd Line: 109
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sn52.tdf
    Info (12023): Found entity 1: altsyncram_sn52 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_sn52.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sn52" for hierarchy "DisplayRam:u8|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UK101keyboard" for hierarchy "UK101keyboard:u9" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 309
Warning (10036): Verilog HDL or VHDL warning at UK101keyboard.vhd(83): object "keyb_error" assigned a value but never read File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at UK101keyboard.vhd(89): object "extended" assigned a value but never read File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at UK101keyboard.vhd(90): object "shiftPressed" assigned a value but never read File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 90
Warning (10631): VHDL Process Statement warning at UK101keyboard.vhd(122): inferring latch(es) for signal or variable "keys", which holds its previous value in one or more paths through the process File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[0][3]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[0][4]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[0][5]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[0][7]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[1][0]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[2][0]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[3][0]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[4][0]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[5][0]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[5][1]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[5][2]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[6][0]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (10041): Inferred latch for "keys[7][0]" at UK101keyboard.vhd(122) File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 122
Info (12128): Elaborating entity "ps2_intf" for hierarchy "UK101keyboard:u9|ps2_intf:ps2" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/PS2KB/UK101keyboard.vhd Line: 93
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer T65:u1|Mux75 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[1] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|T65_MCode:mcode|Mux124 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd Line: 206
    Warning (19017): Found clock multiplexer T65:u1|T65_MCode:mcode|Mux74 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65_MCode.vhd Line: 681
    Warning (19017): Found clock multiplexer T65:u1|Mux74 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[2] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux73 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[3] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux72 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[4] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux71 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[5] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux70 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[6] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux69 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|PCAdder[7] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 119
    Warning (19017): Found clock multiplexer T65:u1|Mux68 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux67 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux66 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux65 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux64 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux63 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux62 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
    Warning (19017): Found clock multiplexer T65:u1|Mux61 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 506
Warning (276027): Inferred dual-clock RAM node "bufferedUART:UART|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:UART|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "bufferedUART:UART|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:UART|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/altsyncram_3ce1.tdf Line: 27
Warning (13012): Latch kbRowSel[2] has unsafe behavior File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[10] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[3] has unsafe behavior File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[11] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[4] has unsafe behavior File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[12] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[6] has unsafe behavior File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[14] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[7] has unsafe behavior File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[15] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 234
Warning (13012): Latch kbRowSel[5] has unsafe behavior File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 319
    Warning (13013): Ports D and ENA on the latch are fed by the same signal T65:u1|PC[13] File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 234
Info (13000): Registers with preset signals will power-up high File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/M6502/T65.vhd Line: 234
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/pll_altpll.v Line: 43
Warning (15899): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/db/pll_altpll.v Line: 43
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switch0" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 21
    Warning (15610): No output dependent on input pin "switch2" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 23
    Warning (15610): No output dependent on input pin "switch1" File: C:/Users/Doug/Documents/GitHub/MultiComp/MultiComp_On_Cyclone IV VGA Card/UK101_16K_64x32_VGA/uk101_16K.vhd Line: 22
Info (21057): Implemented 4224 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 4134 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 705 megabytes
    Info: Processing ended: Wed Apr 24 18:19:46 2019
    Info: Elapsed time: 00:02:32
    Info: Total CPU time (on all processors): 00:01:22


