<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Miscellaneous Register 1"><title>imxrt_ral::pmu::MISC1_SET - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-42caa33d.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.84.0 (9fc6b4312 2025-01-07)" data-channel="1.84.0" data-search-js="search-92e6798f.js" data-settings-js="settings-0f613d39.js" ><script src="../../../static.files/storage-59e33391.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-5f194d8c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module MISC1_<wbr>SET</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>pmu</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><span class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">pmu</a></span><h1>Module <span>MISC1_SET</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1051/pmu.rs.html#2910">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Miscellaneous Register 1</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="IRQ_ANA_BO/index.html" title="mod imxrt_ral::pmu::MISC1_SET::IRQ_ANA_BO">IRQ_<wbr>ANA_<wbr>BO</a></div><div class="desc docblock-short">This status bit is set to one when when any of the analog regulator brownout interrupts assert</div></li><li><div class="item-name"><a class="mod" href="IRQ_DIG_BO/index.html" title="mod imxrt_ral::pmu::MISC1_SET::IRQ_DIG_BO">IRQ_<wbr>DIG_<wbr>BO</a></div><div class="desc docblock-short">This status bit is set to one when when any of the digital regulator brownout interrupts assert</div></li><li><div class="item-name"><a class="mod" href="IRQ_TEMPHIGH/index.html" title="mod imxrt_ral::pmu::MISC1_SET::IRQ_TEMPHIGH">IRQ_<wbr>TEMPHIGH</a></div><div class="desc docblock-short">This status bit is set to one when the temperature sensor high interrupt asserts for high temperature</div></li><li><div class="item-name"><a class="mod" href="IRQ_TEMPLOW/index.html" title="mod imxrt_ral::pmu::MISC1_SET::IRQ_TEMPLOW">IRQ_<wbr>TEMPLOW</a></div><div class="desc docblock-short">This status bit is set to one when the temperature sensor low interrupt asserts for low temperature</div></li><li><div class="item-name"><a class="mod" href="IRQ_TEMPPANIC/index.html" title="mod imxrt_ral::pmu::MISC1_SET::IRQ_TEMPPANIC">IRQ_<wbr>TEMPPANIC</a></div><div class="desc docblock-short">This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature</div></li><li><div class="item-name"><a class="mod" href="LVDS1_CLK_SEL/index.html" title="mod imxrt_ral::pmu::MISC1_SET::LVDS1_CLK_SEL">LVDS1_<wbr>CLK_<wbr>SEL</a></div><div class="desc docblock-short">This field selects the clk to be routed to anaclk1/1b.Not related to PMU.</div></li><li><div class="item-name"><a class="mod" href="LVDS2_CLK_SEL/index.html" title="mod imxrt_ral::pmu::MISC1_SET::LVDS2_CLK_SEL">LVDS2_<wbr>CLK_<wbr>SEL</a></div><div class="desc docblock-short">This field selects the clk to be routed to anaclk2/2b.Not related to PMU.</div></li><li><div class="item-name"><a class="mod" href="LVDSCLK1_IBEN/index.html" title="mod imxrt_ral::pmu::MISC1_SET::LVDSCLK1_IBEN">LVDSCL<wbr>K1_<wbr>IBEN</a></div><div class="desc docblock-short">This enables the LVDS input buffer for anaclk1/1b</div></li><li><div class="item-name"><a class="mod" href="LVDSCLK1_OBEN/index.html" title="mod imxrt_ral::pmu::MISC1_SET::LVDSCLK1_OBEN">LVDSCL<wbr>K1_<wbr>OBEN</a></div><div class="desc docblock-short">This enables the LVDS output buffer for anaclk1/1b</div></li><li><div class="item-name"><a class="mod" href="LVDSCLK2_IBEN/index.html" title="mod imxrt_ral::pmu::MISC1_SET::LVDSCLK2_IBEN">LVDSCL<wbr>K2_<wbr>IBEN</a></div><div class="desc docblock-short">This enables the LVDS input buffer for anaclk2/2b</div></li><li><div class="item-name"><a class="mod" href="LVDSCLK2_OBEN/index.html" title="mod imxrt_ral::pmu::MISC1_SET::LVDSCLK2_OBEN">LVDSCL<wbr>K2_<wbr>OBEN</a></div><div class="desc docblock-short">This enables the LVDS output buffer for anaclk2/2b</div></li><li><div class="item-name"><a class="mod" href="PFD_480_AUTOGATE_EN/index.html" title="mod imxrt_ral::pmu::MISC1_SET::PFD_480_AUTOGATE_EN">PFD_<wbr>480_<wbr>AUTOGATE_<wbr>EN</a></div><div class="desc docblock-short">This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off</div></li><li><div class="item-name"><a class="mod" href="PFD_528_AUTOGATE_EN/index.html" title="mod imxrt_ral::pmu::MISC1_SET::PFD_528_AUTOGATE_EN">PFD_<wbr>528_<wbr>AUTOGATE_<wbr>EN</a></div><div class="desc docblock-short">This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off</div></li></ul></section></div></main></body></html>