// Seed: 348966981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout supply1 id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wor id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_9 = 1;
  wire id_13;
  wire id_14;
  logic [1 : 1 'h0 <<  1] id_15;
  ;
  assign id_4 = -1;
endmodule
module module_1 (
    input wire id_0#(
        .id_2(1),
        .id_3(1),
        .id_4(-1),
        .id_5(1),
        .id_6(1),
        .id_7(-1),
        .id_8(1),
        .id_9(1 - -1)
    )
);
  assign id_3 = id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_3,
      id_9,
      id_3,
      id_3,
      id_9,
      id_9
  );
endmodule
