<dec f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='109' type='bool llvm::LivePhysRegs::available(const llvm::MachineRegisterInfo &amp; MRI, MCPhysReg Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='108'>/// Returns true if register \p Reg and no aliasing register is in the set.</doc>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='433' u='c' c='_ZN4llvm12BranchFolder23replaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='932' u='c' c='_ZN4llvm12BranchFolder16mergeCommonTailsEj'/>
<def f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='143' ll='154' type='bool llvm::LivePhysRegs::available(const llvm::MachineRegisterInfo &amp; MRI, MCPhysReg Reg) const'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='300' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='317' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1068' u='c' c='_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='540' u='c' c='_ZL32findScratchNonCalleeSaveRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERKNS_19TargetRegisterClassE'/>
