var hierarchy =
[
    [ "AxiTrafficGenLfsr", "class_axi_traffic_gen_lfsr.html", null ],
    [ "axi_dma::block_template< R_array_acc, R_acc_arg >", "structaxi__dma_1_1block__template.html", [
      [ "udmaio::UioAxiDmaIf", "classudmaio_1_1_uio_axi_dma_if.html", null ]
    ] ],
    [ "axi_vdma::block_template< R_array_acc, R_acc_arg >", "structaxi__vdma_1_1block__template.html", [
      [ "udmaio::UioAxiVdmaIf", "classudmaio_1_1_uio_axi_vdma_if.html", null ]
    ] ],
    [ "udmaio::ConcurrentQueue< T >", "classudmaio_1_1_concurrent_queue.html", null ],
    [ "udmaio::ConcurrentQueue< std::vector< uint8_t > >", "classudmaio_1_1_concurrent_queue.html", null ],
    [ "udmaio::FrameFormat::dim_t", "structudmaio_1_1_frame_format_1_1dim__t.html", null ],
    [ "UioTrafficGen::ExtTrLength", "struct_uio_traffic_gen_1_1_ext_tr_length.html", null ],
    [ "UioGpioStatus::GpioData", "struct_uio_gpio_status_1_1_gpio_data.html", null ],
    [ "udmaio::Logger", "structudmaio_1_1_logger.html", [
      [ "udmaio::DataHandlerAbstract", "classudmaio_1_1_data_handler_abstract.html", [
        [ "DataHandlerPrint", "class_data_handler_print.html", null ],
        [ "udmaio::DataHandlerSync", "classudmaio_1_1_data_handler_sync.html", null ]
      ] ],
      [ "udmaio::FrameFormat", "classudmaio_1_1_frame_format.html", null ],
      [ "udmaio::HwAccessor", "classudmaio_1_1_hw_accessor.html", [
        [ "udmaio::HwAccessorMmap< uint64_t >", "classudmaio_1_1_hw_accessor_mmap.html", [
          [ "udmaio::HwAccessorAxi", "classudmaio_1_1_hw_accessor_axi.html", null ]
        ] ],
        [ "udmaio::HwAccessorMmap< max_access_width_t >", "classudmaio_1_1_hw_accessor_mmap.html", [
          [ "udmaio::HwAccessorXdma< max_access_width_t >", "classudmaio_1_1_hw_accessor_xdma.html", null ]
        ] ],
        [ "udmaio::HwAccessorMock", "classudmaio_1_1_hw_accessor_mock.html", null ]
      ] ],
      [ "udmaio::UDmaBuf", "classudmaio_1_1_u_dma_buf.html", null ]
    ] ],
    [ "axi_dma::mm2s_curdesc_t", "structaxi__dma_1_1mm2s__curdesc__t.html", null ],
    [ "axi_dma::mm2s_dmacr_t", "structaxi__dma_1_1mm2s__dmacr__t.html", null ],
    [ "axi_dma::mm2s_dmasr_t", "structaxi__dma_1_1mm2s__dmasr__t.html", null ],
    [ "axi_vdma::mm2s_frmdly_stride_t", "structaxi__vdma_1_1mm2s__frmdly__stride__t.html", null ],
    [ "axi_vdma::mm2s_hsize_t", "structaxi__vdma_1_1mm2s__hsize__t.html", null ],
    [ "axi_dma::mm2s_length_t", "structaxi__dma_1_1mm2s__length__t.html", null ],
    [ "axi_vdma::mm2s_reg_index_t", "structaxi__vdma_1_1mm2s__reg__index__t.html", null ],
    [ "axi_dma::mm2s_taildesc_t", "structaxi__dma_1_1mm2s__taildesc__t.html", null ],
    [ "axi_vdma::mm2s_vdmacr_t", "structaxi__vdma_1_1mm2s__vdmacr__t.html", null ],
    [ "axi_vdma::mm2s_vdmasr_t", "structaxi__vdma_1_1mm2s__vdmasr__t.html", null ],
    [ "axi_vdma::mm2s_vsize_t", "structaxi__vdma_1_1mm2s__vsize__t.html", null ],
    [ "boost::noncopyable", null, [
      [ "udmaio::DataHandlerAbstract", "classudmaio_1_1_data_handler_abstract.html", null ],
      [ "udmaio::DmaBufferAbstract", "classudmaio_1_1_dma_buffer_abstract.html", [
        [ "udmaio::FpgaMemBufferOverAxi", "classudmaio_1_1_fpga_mem_buffer_over_axi.html", null ],
        [ "udmaio::FpgaMemBufferOverXdma", "classudmaio_1_1_fpga_mem_buffer_over_xdma.html", null ],
        [ "udmaio::UDmaBuf", "classudmaio_1_1_u_dma_buf.html", null ]
      ] ],
      [ "udmaio::HwAccessor", "classudmaio_1_1_hw_accessor.html", null ],
      [ "udmaio::UioIf", "classudmaio_1_1_uio_if.html", [
        [ "UioGpioStatus", "class_uio_gpio_status.html", null ],
        [ "UioTrafficGen", "class_uio_traffic_gen.html", null ],
        [ "udmaio::FpgaMemBufferOverAxi", "classudmaio_1_1_fpga_mem_buffer_over_axi.html", null ],
        [ "udmaio::UioAxiDmaIf", "classudmaio_1_1_uio_axi_dma_if.html", null ],
        [ "udmaio::UioAxiVdmaIf", "classudmaio_1_1_uio_axi_vdma_if.html", null ],
        [ "udmaio::UioMemSgdma", "classudmaio_1_1_uio_mem_sgdma.html", null ]
      ] ]
    ] ],
    [ "axi_vdma::park_ptr_reg_t", "structaxi__vdma_1_1park__ptr__reg__t.html", null ],
    [ "udmaio::RegAccessorBase< C >", "classudmaio_1_1_reg_accessor_base.html", [
      [ "udmaio::RegAccessorArray< S2mmDesc, 0, 1024, DESC_ADDR_STEP >", "classudmaio_1_1_reg_accessor_array.html", null ],
      [ "udmaio::RegAccessorArray< C, offset, 0, 0 >< UioGpioStatus::GpioData, 0 >", "classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4.html", null ],
      [ "udmaio::RegAccessorArray< C, offset, 0, 0 >< UioTrafficGen::StControl, 0x30 >", "classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4.html", null ],
      [ "udmaio::RegAccessorArray< C, offset, 0, 0 >< UioTrafficGen::StConfig, 0x34 >", "classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4.html", null ],
      [ "udmaio::RegAccessorArray< C, offset, 0, 0 >< UioTrafficGen::TrLength, 0x38 >", "classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4.html", null ],
      [ "udmaio::RegAccessorArray< C, offset, 0, 0 >< UioTrafficGen::ExtTrLength, 0x50 >", "classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4.html", null ],
      [ "udmaio::RegAccessorArray< C, offset, arr_size, arr_stride >", "classudmaio_1_1_reg_accessor_array.html", null ],
      [ "udmaio::RegAccessorArray< C, offset, 0, 0 >", "classudmaio_1_1_reg_accessor_array_3_01_c_00_01offset_00_010_00_010_01_4.html", null ],
      [ "udmaio::RegAccessorArrayElement< C >", "classudmaio_1_1_reg_accessor_array_element.html", null ]
    ] ],
    [ "udmaio::RegAccessorBase< S2mmDesc >", "classudmaio_1_1_reg_accessor_base.html", null ],
    [ "udmaio::RegAccessorBase< UioGpioStatus::GpioData >", "classudmaio_1_1_reg_accessor_base.html", null ],
    [ "udmaio::RegAccessorBase< UioTrafficGen::ExtTrLength >", "classudmaio_1_1_reg_accessor_base.html", null ],
    [ "udmaio::RegAccessorBase< UioTrafficGen::StConfig >", "classudmaio_1_1_reg_accessor_base.html", null ],
    [ "udmaio::RegAccessorBase< UioTrafficGen::StControl >", "classudmaio_1_1_reg_accessor_base.html", null ],
    [ "udmaio::RegAccessorBase< UioTrafficGen::TrLength >", "classudmaio_1_1_reg_accessor_base.html", null ],
    [ "axi_dma::s2mm_curdesc_t", "structaxi__dma_1_1s2mm__curdesc__t.html", null ],
    [ "axi_dma::s2mm_dmacr_t", "structaxi__dma_1_1s2mm__dmacr__t.html", null ],
    [ "axi_dma::s2mm_dmasr_t", "structaxi__dma_1_1s2mm__dmasr__t.html", null ],
    [ "axi_vdma::s2mm_frmdly_stride_t", "structaxi__vdma_1_1s2mm__frmdly__stride__t.html", null ],
    [ "axi_vdma::s2mm_hsize_t", "structaxi__vdma_1_1s2mm__hsize__t.html", null ],
    [ "axi_dma::s2mm_length_t", "structaxi__dma_1_1s2mm__length__t.html", null ],
    [ "axi_vdma::s2mm_reg_index_t", "structaxi__vdma_1_1s2mm__reg__index__t.html", null ],
    [ "axi_dma::s2mm_taildesc_t", "structaxi__dma_1_1s2mm__taildesc__t.html", null ],
    [ "axi_vdma::s2mm_vdma_irq_mask_t", "structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html", null ],
    [ "axi_vdma::s2mm_vdmacr_t", "structaxi__vdma_1_1s2mm__vdmacr__t.html", null ],
    [ "axi_vdma::s2mm_vdmasr_t", "structaxi__vdma_1_1s2mm__vdmasr__t.html", null ],
    [ "axi_vdma::s2mm_vsize_t", "structaxi__vdma_1_1s2mm__vsize__t.html", null ],
    [ "axi_dma::sg_ctl_t", "structaxi__dma_1_1sg__ctl__t.html", null ],
    [ "UioTrafficGen::StConfig", "struct_uio_traffic_gen_1_1_st_config.html", null ],
    [ "UioTrafficGen::StControl", "struct_uio_traffic_gen_1_1_st_control.html", null ],
    [ "UioTrafficGen::TrLength", "struct_uio_traffic_gen_1_1_tr_length.html", null ],
    [ "udmaio::UioConfigBase", "classudmaio_1_1_uio_config_base.html", [
      [ "udmaio::UioConfigUio", "classudmaio_1_1_uio_config_uio.html", null ],
      [ "udmaio::UioConfigXdma", "classudmaio_1_1_uio_config_xdma.html", null ]
    ] ],
    [ "udmaio::UioDeviceLocation", "classudmaio_1_1_uio_device_location.html", null ],
    [ "udmaio::UioRegion", "structudmaio_1_1_uio_region.html", null ],
    [ "axi_vdma::vdma_version_t", "structaxi__vdma_1_1vdma__version__t.html", null ]
];